[02/03 13:07:01      0s] 
[02/03 13:07:01      0s] Cadence Innovus(TM) Implementation System.
[02/03 13:07:01      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/03 13:07:01      0s] 
[02/03 13:07:01      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[02/03 13:07:01      0s] Options:	
[02/03 13:07:01      0s] Date:		Sat Feb  3 13:07:01 2024
[02/03 13:07:01      0s] Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (6cores*6cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
[02/03 13:07:01      0s] OS:		CentOS Linux 7 (Core)
[02/03 13:07:01      0s] 
[02/03 13:07:01      0s] License:
[02/03 13:07:01      0s] 		[13:07:01.088417] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

[02/03 13:07:01      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/03 13:07:01      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/03 13:07:21      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[02/03 13:07:23     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[02/03 13:07:23     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[02/03 13:07:23     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[02/03 13:07:23     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[02/03 13:07:23     10s] @(#)CDS: CPE v21.18-s053
[02/03 13:07:23     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[02/03 13:07:23     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[02/03 13:07:23     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/03 13:07:23     10s] @(#)CDS: RCDB 11.15.0
[02/03 13:07:23     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[02/03 13:07:23     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[02/03 13:07:23     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_606_phoenix_saul_yChKKS.

[02/03 13:07:23     10s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/03 13:07:27     11s] 
[02/03 13:07:27     11s] **INFO:  MMMC transition support version v31-84 
[02/03 13:07:27     11s] 
[02/03 13:07:27     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/03 13:07:27     11s] <CMD> suppressMessage ENCEXT-2799
[02/03 13:07:27     11s] <CMD> getVersion
[02/03 13:07:27     11s] [INFO] Loading PVS 23.10 fill procedures
[02/03 13:07:27     11s] <CMD> win
[02/03 13:07:46     12s] <CMD> setOaxMode -compressLevel 0
[02/03 13:07:46     12s] <CMD> setOaxMode -allowBitConnection true
[02/03 13:07:46     12s] <CMD> setOaxMode -allowTechUpdate false
[02/03 13:07:46     12s] <CMD> setOaxMode -updateMode true
[02/03 13:07:46     12s] <CMD> setDesignMode -process 180
[02/03 13:07:46     12s] ##  Process: 180           (User Set)               
[02/03 13:07:46     12s] ##     Node: (not set)                           
[02/03 13:07:46     12s] 
##  Check design process and node:  
##  Design tech node is not set.

[02/03 13:07:46     12s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[02/03 13:07:46     12s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/03 13:07:46     12s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[02/03 13:07:46     12s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[02/03 13:07:46     12s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[02/03 13:07:46     12s] <CMD> setViaGenMode -symmetrical_via_only true
[02/03 13:07:46     12s] <CMD> set_table_style -no_frame_fix_width
[02/03 13:07:46     12s] <CMD> set_global timing_report_enable_auto_column_width true
[02/03 13:07:46     12s] <CMD> setMultiCpuUsage -localCpu 4
[02/03 13:28:10    210s] <CMD> set init_gnd_net gnd3i
[02/03 13:28:10    210s] <CMD> set init_verilog ../genus/genus_output/counter_synth.v
[02/03 13:28:10    210s] <CMD> set init_mmmc_file xh018_ji3v.view
[02/03 13:28:10    210s] <CMD> set init_oa_ref_lib {D_CELLS_JI3V COUNTER_JI3}
[02/03 13:28:10    210s] <CMD> set init_pwr_net vdd3i
[02/03 13:28:10    210s] <CMD> init_design
[02/03 13:28:10    211s] #% Begin Load MMMC data ... (date=02/03 13:28:10, mem=853.8M)
[02/03 13:28:10    211s] #% End Load MMMC data ... (date=02/03 13:28:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=854.0M, current mem=854.0M)
[02/03 13:28:10    211s] Reading tech data from OA library 'D_CELLS_JI3V' ...
[02/03 13:28:10    211s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 13:28:10    211s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[02/03 13:28:10    211s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[02/03 13:28:10    211s] Set DBUPerIGU to M2 pitch 560.
[02/03 13:28:10    211s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[02/03 13:28:10    211s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[02/03 13:28:10    211s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[02/03 13:28:10    211s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[02/03 13:28:10    211s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[02/03 13:28:10    211s] 
##  Check design process and node:  
##  Design tech node is not set.

[02/03 13:28:10    211s] **WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[02/03 13:28:10    211s] **WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[02/03 13:28:10    211s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[02/03 13:28:10    211s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
[02/03 13:28:10    211s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
[02/03 13:28:10    211s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[02/03 13:28:10    211s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
[02/03 13:28:10    211s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
[02/03 13:28:10    211s] Reading OA reference library 'COUNTER_JI3' ...
[02/03 13:28:10    211s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'MPROBEJI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[02/03 13:28:10    211s] Type 'man IMPOAX-773' for more detail.
[02/03 13:28:10    211s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLP2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[02/03 13:28:10    211s] Type 'man IMPOAX-773' for more detail.
[02/03 13:28:10    211s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLP5JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[02/03 13:28:10    211s] Type 'man IMPOAX-773' for more detail.
[02/03 13:28:10    211s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLNP2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[02/03 13:28:10    211s] Type 'man IMPOAX-773' for more detail.
[02/03 13:28:10    211s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[02/03 13:28:10    211s] Type 'man IMPOAX-773' for more detail.
[02/03 13:28:10    211s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN5JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[02/03 13:28:10    211s] Type 'man IMPOAX-773' for more detail.
[02/03 13:28:10    211s] Loading view definition file from xh018_ji3v.view
[02/03 13:28:10    211s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[02/03 13:28:10    211s] Reading slow_liberty timing library /home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib.
[02/03 13:28:10    211s] Read 304 cells in library D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.
[02/03 13:28:10    211s] Library reading multithread flow ended.
[02/03 13:28:10    211s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[02/03 13:28:10    211s] Reading fast_liberty timing library /home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib.
[02/03 13:28:10    211s] Read 304 cells in library D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.
[02/03 13:28:10    211s] Library reading multithread flow ended.
[02/03 13:28:10    211s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=996.1M, current mem=895.4M)
[02/03 13:28:10    211s] *** End library_loading (cpu=0.01min, real=0.00min, mem=36.0M, fe_cpu=3.53min, fe_real=21.15min, fe_mem=1098.0M) ***
[02/03 13:28:10    211s] #% Begin Load netlist data ... (date=02/03 13:28:10, mem=895.4M)
[02/03 13:28:10    211s] *** Begin netlist parsing (mem=1098.0M) ***
[02/03 13:28:10    211s] Searching cell 'CLKVBUFJI3V' in refLibs ...
[02/03 13:28:11    212s] Created 304 new cells from 2 timing libraries.
[02/03 13:28:11    212s] Reading netlist ...
[02/03 13:28:11    212s] Backslashed names will retain backslash and a trailing blank character.
[02/03 13:28:11    212s] Reading verilog netlist '../genus/genus_output/counter_synth.v'
[02/03 13:28:11    212s] 
[02/03 13:28:11    212s] *** Memory Usage v#1 (Current mem = 1098.039M, initial mem = 478.105M) ***
[02/03 13:28:11    212s] *** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=1098.0M) ***
[02/03 13:28:11    212s] #% End Load netlist data ... (date=02/03 13:28:11, total cpu=0:00:00.6, real=0:00:01.0, peak res=902.6M, current mem=902.6M)
[02/03 13:28:11    212s] Top level cell is counter.
[02/03 13:28:11    212s] Hooked 608 DB cells to tlib cells.
[02/03 13:28:11    212s] ** Removed 1 unused lib cells.
[02/03 13:28:11    212s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=909.3M, current mem=909.3M)
[02/03 13:28:11    212s] Starting recursive module instantiation check.
[02/03 13:28:11    212s] No recursion found.
[02/03 13:28:11    212s] Building hierarchical netlist for Cell counter ...
[02/03 13:28:11    212s] *** Netlist is unique.
[02/03 13:28:11    212s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[02/03 13:28:11    212s] ** info: there are 607 modules.
[02/03 13:28:11    212s] ** info: there are 43 stdCell insts.
[02/03 13:28:11    212s] 
[02/03 13:28:11    212s] *** Memory Usage v#1 (Current mem = 1123.453M, initial mem = 478.105M) ***
[02/03 13:28:11    212s] Start create_tracks
[02/03 13:28:11    212s] Extraction setup Started 
[02/03 13:28:11    212s] 
[02/03 13:28:11    212s] Trim Metal Layers:
[02/03 13:28:11    212s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/03 13:28:11    212s] Reading Capacitance Table File CAPTBL/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[02/03 13:28:11    212s] Process name: XH018.
[02/03 13:28:11    212s] Reading Capacitance Table File CAPTBL/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[02/03 13:28:11    212s] Process name: XX018.
[02/03 13:28:11    212s] Importing multi-corner RC tables ... 
[02/03 13:28:11    212s] Summary of Active RC-Corners : 
[02/03 13:28:11    212s]  
[02/03 13:28:11    212s]  Analysis View: slow_functional_mode
[02/03 13:28:11    212s]     RC-Corner Name        : max_rc
[02/03 13:28:11    212s]     RC-Corner Index       : 0
[02/03 13:28:11    212s]     RC-Corner Temperature : 25 Celsius
[02/03 13:28:11    212s]     RC-Corner Cap Table   : 'CAPTBL/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[02/03 13:28:11    212s]     RC-Corner PreRoute Res Factor         : 1
[02/03 13:28:11    212s]     RC-Corner PreRoute Cap Factor         : 1
[02/03 13:28:11    212s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/03 13:28:11    212s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/03 13:28:11    212s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/03 13:28:11    212s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/03 13:28:11    212s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/03 13:28:11    212s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/03 13:28:11    212s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/03 13:28:11    212s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/03 13:28:11    212s]  
[02/03 13:28:11    212s]  Analysis View: fast_functional_mode
[02/03 13:28:11    212s]     RC-Corner Name        : min_rc
[02/03 13:28:11    212s]     RC-Corner Index       : 1
[02/03 13:28:11    212s]     RC-Corner Temperature : 25 Celsius
[02/03 13:28:11    212s]     RC-Corner Cap Table   : 'CAPTBL/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[02/03 13:28:11    212s]     RC-Corner PreRoute Res Factor         : 1
[02/03 13:28:11    212s]     RC-Corner PreRoute Cap Factor         : 1
[02/03 13:28:11    212s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/03 13:28:11    212s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/03 13:28:11    212s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/03 13:28:11    212s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/03 13:28:11    212s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/03 13:28:11    212s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/03 13:28:11    212s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/03 13:28:11    212s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/03 13:28:11    212s] 
[02/03 13:28:11    212s] Trim Metal Layers:
[02/03 13:28:11    212s] LayerId::1 widthSet size::4
[02/03 13:28:11    212s] LayerId::2 widthSet size::4
[02/03 13:28:11    212s] LayerId::3 widthSet size::4
[02/03 13:28:11    212s] LayerId::4 widthSet size::4
[02/03 13:28:11    212s] LayerId::5 widthSet size::4
[02/03 13:28:11    212s] LayerId::6 widthSet size::2
[02/03 13:28:11    212s] Updating RC grid for preRoute extraction ...
[02/03 13:28:11    212s] eee: pegSigSF::1.070000
[02/03 13:28:11    212s] Initializing multi-corner capacitance tables ... 
[02/03 13:28:11    212s] Initializing multi-corner resistance tables ...
[02/03 13:28:11    212s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:28:11    212s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:28:11    212s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:28:11    212s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:28:11    212s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:28:11    212s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:28:11    212s] {RT max_rc 0 6 6 {5 0} 1}
[02/03 13:28:11    212s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.444400 newSi=0.000000 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:28:11    212s] *Info: initialize multi-corner CTS.
[02/03 13:28:11    212s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.4M, current mem=927.2M)
[02/03 13:28:12    212s] Reading timing constraints file '../genus/genus_output/design.sdc' ...
[02/03 13:28:12    212s] Current (total cpu=0:03:33, real=0:21:11, peak res=1194.7M, current mem=1194.7M)
[02/03 13:28:12    212s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 9).
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 10).
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../genus/genus_output/design.sdc, Line 53).
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 13:28:12    212s] Type 'man IMPCTE-290' for more detail.
[02/03 13:28:12    212s] INFO (CTE): Reading of timing constraints file ../genus/genus_output/design.sdc completed, with 3 WARNING
[02/03 13:28:12    212s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.1M, current mem=1214.1M)
[02/03 13:28:12    212s] Current (total cpu=0:03:33, real=0:21:11, peak res=1214.1M, current mem=1214.1M)
[02/03 13:28:12    212s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/03 13:28:12    212s] Summary for sequential cells identification: 
[02/03 13:28:12    212s]   Identified SBFF number: 33
[02/03 13:28:12    212s]   Identified MBFF number: 0
[02/03 13:28:12    212s]   Identified SB Latch number: 0
[02/03 13:28:12    212s]   Identified MB Latch number: 0
[02/03 13:28:12    212s]   Not identified SBFF number: 0
[02/03 13:28:12    212s]   Not identified MBFF number: 0
[02/03 13:28:12    212s]   Not identified SB Latch number: 0
[02/03 13:28:12    212s]   Not identified MB Latch number: 0
[02/03 13:28:12    212s]   Number of sequential cells which are not FFs: 43
[02/03 13:28:12    212s] Total number of combinational cells: 147
[02/03 13:28:12    212s] Total number of sequential cells: 76
[02/03 13:28:12    212s] Total number of tristate cells: 8
[02/03 13:28:12    212s] Total number of level shifter cells: 0
[02/03 13:28:12    212s] Total number of power gating cells: 0
[02/03 13:28:12    212s] Total number of isolation cells: 0
[02/03 13:28:12    212s] Total number of power switch cells: 0
[02/03 13:28:12    212s] Total number of pulse generator cells: 0
[02/03 13:28:12    212s] Total number of always on buffers: 0
[02/03 13:28:12    212s] Total number of retention cells: 0
[02/03 13:28:12    212s] Total number of physical cells: 72
[02/03 13:28:12    212s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[02/03 13:28:12    212s] Total number of usable buffers: 9
[02/03 13:28:12    212s] List of unusable buffers:
[02/03 13:28:12    212s] Total number of unusable buffers: 0
[02/03 13:28:12    212s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[02/03 13:28:12    212s] Total number of usable inverters: 9
[02/03 13:28:12    212s] List of unusable inverters:
[02/03 13:28:12    212s] Total number of unusable inverters: 0
[02/03 13:28:12    212s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
[02/03 13:28:12    212s] Total number of identified usable delay cells: 4
[02/03 13:28:12    212s] List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[02/03 13:28:12    212s] Total number of identified unusable delay cells: 4
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] TimeStamp Deleting Cell Server Begin ...
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] TimeStamp Deleting Cell Server End ...
[02/03 13:28:12    212s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.9M, current mem=1234.9M)
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 13:28:12    212s] Summary for sequential cells identification: 
[02/03 13:28:12    212s]   Identified SBFF number: 33
[02/03 13:28:12    212s]   Identified MBFF number: 0
[02/03 13:28:12    212s]   Identified SB Latch number: 0
[02/03 13:28:12    212s]   Identified MB Latch number: 0
[02/03 13:28:12    212s]   Not identified SBFF number: 0
[02/03 13:28:12    212s]   Not identified MBFF number: 0
[02/03 13:28:12    212s]   Not identified SB Latch number: 0
[02/03 13:28:12    212s]   Not identified MB Latch number: 0
[02/03 13:28:12    212s]   Number of sequential cells which are not FFs: 43
[02/03 13:28:12    212s]  Visiting view : slow_functional_mode
[02/03 13:28:12    212s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 13:28:12    212s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 13:28:12    212s]  Visiting view : fast_functional_mode
[02/03 13:28:12    212s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 13:28:12    212s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 13:28:12    212s] TLC MultiMap info (StdDelay):
[02/03 13:28:12    212s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[02/03 13:28:12    212s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[02/03 13:28:12    212s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[02/03 13:28:12    212s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[02/03 13:28:12    212s]  Setting StdDelay to: 91ps
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] TimeStamp Deleting Cell Server Begin ...
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] TimeStamp Deleting Cell Server End ...
[02/03 13:28:12    212s] 
[02/03 13:28:12    212s] *** Summary of all messages that are not suppressed in this session:
[02/03 13:28:12    212s] Severity  ID               Count  Summary                                  
[02/03 13:28:12    212s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[02/03 13:28:12    212s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[02/03 13:28:12    212s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[02/03 13:28:12    212s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[02/03 13:28:12    212s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[02/03 13:28:12    212s] WARNING   IMPOAX-773           6  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/03 13:28:12    212s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[02/03 13:28:12    212s] WARNING   IMPCTE-290          12  Could not locate cell %s in any library ...
[02/03 13:28:12    212s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[02/03 13:28:12    212s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/03 13:28:12    212s] *** Message Summary: 35 warning(s), 0 error(s)
[02/03 13:28:12    212s] 
[02/03 13:32:07    240s] <CMD> clearGlobalNets
[02/03 13:32:07    240s] <CMD> globalNetConnect gnd3i -type pgpin -pin gnd3i -instanceBasename * -hierarchicalInstance {}
[02/03 13:32:07    240s] <CMD> globalNetConnect vdd3i -type pgpin -pin vdd3i -instanceBasename * -hierarchicalInstance {}
[02/03 13:32:25    242s] <CMD> saveDesign counter_ld
[02/03 13:32:26    242s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[02/03 13:32:26    242s] #% Begin save design ... (date=02/03 13:32:26, mem=1250.4M)
[02/03 13:32:26    242s] ----- oaOut ---------------------------
[02/03 13:32:26    242s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld
[02/03 13:32:26    242s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 13:32:26    242s] Special routes: 0 strips and 0 vias are created in OpenAccess database.
[02/03 13:32:26    242s] Signal Routes: Created 0 routes.
[02/03 13:32:26    242s] Created 43 insts; 86 instTerms; 48 nets; 0 routes.
[02/03 13:32:26    242s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:32:26    242s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:32:26    242s] TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:32:26    242s] % Begin Save ccopt configuration ... (date=02/03 13:32:26, mem=1252.9M)
[02/03 13:32:26    242s] % End Save ccopt configuration ... (date=02/03 13:32:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.7M, current mem=1253.7M)
[02/03 13:32:26    242s] % Begin Save AAE data ... (date=02/03 13:32:26, mem=1253.7M)
[02/03 13:32:26    242s] Saving AAE Data ...
[02/03 13:32:26    242s] % End Save AAE data ... (date=02/03 13:32:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.7M, current mem=1253.7M)
[02/03 13:32:26    242s] Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld/inn_data/gui.pref.tcl ...
[02/03 13:32:26    242s] Saving mode setting ...
[02/03 13:32:26    242s] Saving global file ...
[02/03 13:32:26    242s] Saving thumbnail file...
[02/03 13:32:26    242s] % Begin Save power constraints data ... (date=02/03 13:32:26, mem=1256.7M)
[02/03 13:32:26    242s] % End Save power constraints data ... (date=02/03 13:32:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1256.8M, current mem=1256.8M)
[02/03 13:32:26    242s] Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
[02/03 13:32:26    242s] Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld/inn_data/counter.prop
[02/03 13:32:26    242s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1489.0M) ***
[02/03 13:32:26    242s] #% End save design ... (date=02/03 13:32:26, total cpu=0:00:00.3, real=0:00:00.0, peak res=1287.5M, current mem=1254.6M)
[02/03 13:32:26    242s] *** Message Summary: 0 warning(s), 0 error(s)
[02/03 13:32:26    242s] 
[02/03 13:32:39    243s] <CMD> getIoFlowFlag
[02/03 13:33:00    245s] <CMD> setIoFlowFlag 0
[02/03 13:33:00    245s] <CMD> floorPlan -site core_ji3v -r 0.945646437995 0.4 10 10 10 10
[02/03 13:33:00    245s] Start create_tracks
[02/03 13:33:00    245s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/03 13:33:00    245s] <CMD> uiSetTool select
[02/03 13:33:00    245s] <CMD> getIoFlowFlag
[02/03 13:33:00    245s] <CMD> fit
[02/03 13:33:28    247s] <CMD> saveDesign counter_ld_fp
[02/03 13:33:28    247s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[02/03 13:33:28    247s] #% Begin save design ... (date=02/03 13:33:28, mem=1257.0M)
[02/03 13:33:28    247s] ----- oaOut ---------------------------
[02/03 13:33:28    247s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp
[02/03 13:33:28    247s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 13:33:28    247s] Special routes: 0 strips and 0 vias are created in OpenAccess database.
[02/03 13:33:28    247s] Signal Routes: Created 0 routes.
[02/03 13:33:28    247s] Created 43 insts; 86 instTerms; 48 nets; 0 routes.
[02/03 13:33:28    247s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:33:28    247s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:33:28    247s] TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:33:28    247s] % Begin Save ccopt configuration ... (date=02/03 13:33:28, mem=1257.0M)
[02/03 13:33:28    247s] % End Save ccopt configuration ... (date=02/03 13:33:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.0M, current mem=1257.0M)
[02/03 13:33:28    247s] % Begin Save AAE data ... (date=02/03 13:33:28, mem=1257.0M)
[02/03 13:33:28    247s] Saving AAE Data ...
[02/03 13:33:28    247s] % End Save AAE data ... (date=02/03 13:33:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.0M, current mem=1257.0M)
[02/03 13:33:28    247s] Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp/inn_data/gui.pref.tcl ...
[02/03 13:33:28    247s] Saving mode setting ...
[02/03 13:33:28    247s] Saving global file ...
[02/03 13:33:28    247s] Saving thumbnail file...
[02/03 13:33:29    247s] % Begin Save power constraints data ... (date=02/03 13:33:29, mem=1264.3M)
[02/03 13:33:29    247s] % End Save power constraints data ... (date=02/03 13:33:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.3M, current mem=1264.3M)
[02/03 13:33:29    247s] Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
[02/03 13:33:29    247s] Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp/inn_data/counter.prop
[02/03 13:33:29    247s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1517.7M) ***
[02/03 13:33:29    247s] #% End save design ... (date=02/03 13:33:29, total cpu=0:00:00.3, real=0:00:01.0, peak res=1292.4M, current mem=1264.8M)
[02/03 13:33:29    247s] *** Message Summary: 0 warning(s), 0 error(s)
[02/03 13:33:29    247s] 
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingOffset 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingThreshold 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingLayers {}
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingOffset 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingThreshold 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingLayers {}
[02/03 13:34:16    252s] <CMD> set sprCreateIeStripeWidth 10.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeStripeWidth 10.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingOffset 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingThreshold 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeRingLayers {}
[02/03 13:34:16    252s] <CMD> set sprCreateIeStripeWidth 10.0
[02/03 13:34:16    252s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/03 13:34:44    255s] 
[02/03 13:34:44    255s] viaInitial starts at Sat Feb  3 13:34:44 2024
viaInitial ends at Sat Feb  3 13:34:44 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[02/03 13:34:54    257s] The ring targets are set to core/block ring wires.
[02/03 13:34:54    257s] addRing command will consider rows while creating rings.
[02/03 13:34:54    257s] addRing command will disallow rings to go over rows.
[02/03 13:34:54    257s] addRing command will ignore shorts while creating rings.
[02/03 13:34:54    257s] <CMD> addRing -nets {gnd3i vdd3i} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 3.5 bottom 3.5 left 3.5 right 3.5} -spacing {top 0.23 bottom 0.23 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[02/03 13:34:54    257s] -parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[02/03 13:34:54    257s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[02/03 13:34:54    257s] 
[02/03 13:34:54    257s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1527.5M)
[02/03 13:34:54    257s] Ring generation is complete.
[02/03 13:34:54    257s] vias are now being generated.
[02/03 13:34:54    257s] addRing created 8 wires.
[02/03 13:34:54    257s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/03 13:34:54    257s] +--------+----------------+----------------+
[02/03 13:34:54    257s] |  Layer |     Created    |     Deleted    |
[02/03 13:34:54    257s] +--------+----------------+----------------+
[02/03 13:34:54    257s] |  MET1  |        4       |       NA       |
[02/03 13:34:54    257s] |  VIA1  |        8       |        0       |
[02/03 13:34:54    257s] |  MET2  |        4       |       NA       |
[02/03 13:34:54    257s] +--------+----------------+----------------+
[02/03 13:34:54    257s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[02/03 13:34:54    257s] setViaGenMode -parameterized_via_only is reset to default value: true.
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingOffset 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingThreshold 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingLayers {}
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingOffset 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingThreshold 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingLayers {}
[02/03 13:35:18    258s] <CMD> set sprCreateIeStripeWidth 10.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeStripeWidth 10.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingOffset 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingThreshold 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeRingLayers {}
[02/03 13:35:18    258s] <CMD> set sprCreateIeStripeWidth 10.0
[02/03 13:35:18    258s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/03 13:36:14    265s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[02/03 13:36:14    265s] addStripe will allow jog to connect padcore ring and block ring.
[02/03 13:36:14    265s] 
[02/03 13:36:14    265s] Stripes will stop at the boundary of the specified area.
[02/03 13:36:14    265s] When breaking rings, the power planner will consider the existence of blocks.
[02/03 13:36:14    265s] Stripes will not extend to closest target.
[02/03 13:36:14    265s] The power planner will set stripe antenna targets to none (no trimming allowed).
[02/03 13:36:14    265s] Stripes will not be created over regions without power planning wires.
[02/03 13:36:14    265s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[02/03 13:36:14    265s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[02/03 13:36:14    265s] Offset for stripe breaking is set to 0.
[02/03 13:36:14    265s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 1.8 -spacing 0.28 -number_of_sets 1 -start_from left -start_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[02/03 13:36:14    265s] 
[02/03 13:36:14    265s] Initialize fgc environment(mem: 1534.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:14    265s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:14    265s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:14    265s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:14    265s] Starting stripe generation ...
[02/03 13:36:14    265s] Non-Default Mode Option Settings :
[02/03 13:36:14    265s]   NONE
[02/03 13:36:14    265s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[02/03 13:36:14    265s] Type 'man IMPPP-4055' for more detail.
[02/03 13:36:14    265s] Stripe generation is complete.
[02/03 13:36:14    265s] vias are now being generated.
[02/03 13:36:14    265s] addStripe created 2 wires.
[02/03 13:36:14    265s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[02/03 13:36:14    265s] +--------+----------------+----------------+
[02/03 13:36:14    265s] |  Layer |     Created    |     Deleted    |
[02/03 13:36:14    265s] +--------+----------------+----------------+
[02/03 13:36:14    265s] |  VIA1  |        4       |        0       |
[02/03 13:36:14    265s] |  MET2  |        2       |       NA       |
[02/03 13:36:14    265s] +--------+----------------+----------------+
[02/03 13:36:19    265s] <CMD> undo
[02/03 13:36:28    266s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[02/03 13:36:28    266s] addStripe will allow jog to connect padcore ring and block ring.
[02/03 13:36:28    266s] 
[02/03 13:36:28    266s] Stripes will stop at the boundary of the specified area.
[02/03 13:36:28    266s] When breaking rings, the power planner will consider the existence of blocks.
[02/03 13:36:28    266s] Stripes will not extend to closest target.
[02/03 13:36:28    266s] The power planner will set stripe antenna targets to none (no trimming allowed).
[02/03 13:36:28    266s] Stripes will not be created over regions without power planning wires.
[02/03 13:36:28    266s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[02/03 13:36:28    266s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[02/03 13:36:28    266s] Offset for stripe breaking is set to 0.
[02/03 13:36:28    266s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 1.8 -spacing 0.28 -number_of_sets 1 -start_from left -start_offset 20 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[02/03 13:36:28    266s] 
[02/03 13:36:28    266s] Initialize fgc environment(mem: 1534.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:28    266s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:28    266s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:28    266s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:28    266s] Starting stripe generation ...
[02/03 13:36:28    266s] Non-Default Mode Option Settings :
[02/03 13:36:28    266s]   NONE
[02/03 13:36:28    266s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[02/03 13:36:28    266s] Type 'man IMPPP-4055' for more detail.
[02/03 13:36:28    266s] Stripe generation is complete.
[02/03 13:36:28    266s] vias are now being generated.
[02/03 13:36:28    266s] addStripe created 2 wires.
[02/03 13:36:28    266s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[02/03 13:36:28    266s] +--------+----------------+----------------+
[02/03 13:36:28    266s] |  Layer |     Created    |     Deleted    |
[02/03 13:36:28    266s] +--------+----------------+----------------+
[02/03 13:36:28    266s] |  VIA1  |        4       |        0       |
[02/03 13:36:28    266s] |  MET2  |        2       |       NA       |
[02/03 13:36:28    266s] +--------+----------------+----------------+
[02/03 13:36:33    266s] <CMD> undo
[02/03 13:36:39    266s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[02/03 13:36:39    266s] addStripe will allow jog to connect padcore ring and block ring.
[02/03 13:36:39    266s] 
[02/03 13:36:39    266s] Stripes will stop at the boundary of the specified area.
[02/03 13:36:39    266s] When breaking rings, the power planner will consider the existence of blocks.
[02/03 13:36:39    266s] Stripes will not extend to closest target.
[02/03 13:36:39    266s] The power planner will set stripe antenna targets to none (no trimming allowed).
[02/03 13:36:39    266s] Stripes will not be created over regions without power planning wires.
[02/03 13:36:39    266s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[02/03 13:36:39    266s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[02/03 13:36:39    266s] Offset for stripe breaking is set to 0.
[02/03 13:36:39    266s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 1.8 -spacing 0.28 -number_of_sets 1 -start_from left -start_offset 25 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[02/03 13:36:39    266s] 
[02/03 13:36:39    266s] Initialize fgc environment(mem: 1534.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:39    266s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:39    266s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:39    266s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
[02/03 13:36:39    266s] Starting stripe generation ...
[02/03 13:36:39    266s] Non-Default Mode Option Settings :
[02/03 13:36:39    266s]   NONE
[02/03 13:36:39    266s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[02/03 13:36:39    266s] Type 'man IMPPP-4055' for more detail.
[02/03 13:36:39    266s] Stripe generation is complete.
[02/03 13:36:39    266s] vias are now being generated.
[02/03 13:36:39    266s] addStripe created 2 wires.
[02/03 13:36:39    266s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[02/03 13:36:39    266s] +--------+----------------+----------------+
[02/03 13:36:39    266s] |  Layer |     Created    |     Deleted    |
[02/03 13:36:39    266s] +--------+----------------+----------------+
[02/03 13:36:39    266s] |  VIA1  |        4       |        0       |
[02/03 13:36:39    266s] |  MET2  |        2       |       NA       |
[02/03 13:36:39    266s] +--------+----------------+----------------+
[02/03 13:37:36    273s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[02/03 13:37:36    273s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) METTPL(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) METTPL(6) } -nets { gnd3i vdd3i } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) METTPL(6) }
[02/03 13:37:36    273s] *** Begin SPECIAL ROUTE on Sat Feb  3 13:37:36 2024 ***
[02/03 13:37:36    273s] SPECIAL ROUTE ran on directory: /home/saul/projects/mytests/test_mix/innovus
[02/03 13:37:36    273s] SPECIAL ROUTE ran on machine: phoenix (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 3.60Ghz)
[02/03 13:37:36    273s] 
[02/03 13:37:36    273s] Begin option processing ...
[02/03 13:37:36    273s] srouteConnectPowerBump set to false
[02/03 13:37:36    273s] routeSelectNet set to "gnd3i vdd3i"
[02/03 13:37:36    273s] routeSpecial set to true
[02/03 13:37:36    273s] srouteBlockPin set to "useLef"
[02/03 13:37:36    273s] srouteBottomLayerLimit set to 1
[02/03 13:37:36    273s] srouteBottomTargetLayerLimit set to 1
[02/03 13:37:36    273s] srouteConnectConverterPin set to false
[02/03 13:37:36    273s] srouteCrossoverViaBottomLayer set to 1
[02/03 13:37:36    273s] srouteCrossoverViaTopLayer set to 6
[02/03 13:37:36    273s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[02/03 13:37:36    273s] srouteFollowCorePinEnd set to 3
[02/03 13:37:36    273s] srouteJogControl set to "preferWithChanges differentLayer"
[02/03 13:37:36    273s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[02/03 13:37:36    273s] sroutePadPinAllPorts set to true
[02/03 13:37:36    273s] sroutePreserveExistingRoutes set to true
[02/03 13:37:36    273s] srouteRoutePowerBarPortOnBothDir set to true
[02/03 13:37:36    273s] srouteStopBlockPin set to "nearestTarget"
[02/03 13:37:36    273s] srouteTopLayerLimit set to 6
[02/03 13:37:36    273s] srouteTopTargetLayerLimit set to 6
[02/03 13:37:36    273s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3027.00 megs.
[02/03 13:37:36    273s] 
[02/03 13:37:36    273s] Reading DB technology information...
[02/03 13:37:36    273s] Finished reading DB technology information.
[02/03 13:37:36    273s] Reading floorplan and netlist information...
[02/03 13:37:36    273s] Finished reading floorplan and netlist information.
[02/03 13:37:36    273s] Read in 13 layers, 6 routing layers, 1 overlap layer
[02/03 13:37:36    273s] Read in 1 nondefault rule, 0 used
[02/03 13:37:36    273s] Read in 303 macros, 13 used
[02/03 13:37:36    273s] Read in 8 components
[02/03 13:37:36    273s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[02/03 13:37:36    273s] Read in 11 logical pins
[02/03 13:37:36    273s] Read in 11 nets
[02/03 13:37:36    273s] Read in 2 special nets, 2 routed
[02/03 13:37:36    273s] Read in 16 terminals
[02/03 13:37:36    273s] 2 nets selected.
[02/03 13:37:36    273s] 
[02/03 13:37:36    273s] Begin power routing ...
[02/03 13:37:36    273s] #create default rule from bind_ndr_rule rule=0x7f4016cdd190 0x7f400476cff0
[02/03 13:37:36    273s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:37:36    273s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/03 13:37:36    273s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/03 13:37:36    273s] Type 'man IMPSR-1256' for more detail.
[02/03 13:37:36    273s] Cannot find any AREAIO class pad pin of net vdd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/03 13:37:36    273s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/03 13:37:36    273s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/03 13:37:36    273s] Type 'man IMPSR-1256' for more detail.
[02/03 13:37:36    273s] Cannot find any AREAIO class pad pin of net gnd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/03 13:37:36    273s] CPU time for vdd3i FollowPin 0 seconds
[02/03 13:37:36    273s] CPU time for gnd3i FollowPin 0 seconds
[02/03 13:37:36    273s]   Number of IO ports routed: 0
[02/03 13:37:36    273s]   Number of Block ports routed: 0
[02/03 13:37:36    273s]   Number of Stripe ports routed: 0
[02/03 13:37:36    273s]   Number of Core ports routed: 22
[02/03 13:37:36    273s]   Number of Pad ports routed: 0
[02/03 13:37:36    273s]   Number of Power Bump ports routed: 0
[02/03 13:37:36    273s]   Number of Followpin connections: 11
[02/03 13:37:36    273s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3081.00 megs.
[02/03 13:37:36    273s] 
[02/03 13:37:36    273s] 
[02/03 13:37:36    273s] 
[02/03 13:37:36    273s]  Begin updating DB with routing results ...
[02/03 13:37:36    273s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/03 13:37:36    273s] Pin and blockage extraction finished
[02/03 13:37:36    273s] 
[02/03 13:37:36    273s] sroute created 33 wires.
[02/03 13:37:36    273s] ViaGen created 33 vias, deleted 0 via to avoid violation.
[02/03 13:37:36    273s] +--------+----------------+----------------+
[02/03 13:37:36    273s] |  Layer |     Created    |     Deleted    |
[02/03 13:37:36    273s] +--------+----------------+----------------+
[02/03 13:37:36    273s] |  MET1  |       33       |       NA       |
[02/03 13:37:36    273s] |  VIA1  |       33       |        0       |
[02/03 13:37:36    273s] +--------+----------------+----------------+
[02/03 13:37:47    273s] <CMD> getMultiCpuUsage -localCpu
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -quiet -area
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -check_only -quiet
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/03 13:37:47    273s] <CMD> get_verify_drc_mode -limit -quiet
[02/03 13:37:50    274s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[02/03 13:37:50    274s] <CMD> verify_drc
[02/03 13:37:50    274s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/03 13:37:50    274s] #-check_same_via_cell true               # bool, default=false, user setting
[02/03 13:37:50    274s] #-report counter.drc.rpt                 # string, default="", user setting
[02/03 13:37:50    274s]  *** Starting Verify DRC (MEM: 1589.8) ***
[02/03 13:37:50    274s] 
[02/03 13:37:50    274s]   VERIFY DRC ...... Starting Verification
[02/03 13:37:50    274s]   VERIFY DRC ...... Initializing
[02/03 13:37:50    274s]   VERIFY DRC ...... Deleting Existing Violations
[02/03 13:37:50    274s]   VERIFY DRC ...... Creating Sub-Areas
[02/03 13:37:50    274s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[02/03 13:37:50    274s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[02/03 13:37:50    274s]   VERIFY DRC ...... Using new threading
[02/03 13:37:50    274s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 73.360 64.960} 1 of 1
[02/03 13:37:50    274s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/03 13:37:50    274s] 
[02/03 13:37:50    274s]   Verification Complete : 0 Viols.
[02/03 13:37:50    274s] 
[02/03 13:37:50    274s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[02/03 13:37:50    274s] 
[02/03 13:37:50    274s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/03 13:38:11    275s] <CMD> saveDesign counter_ld_fp_pw
[02/03 13:38:11    275s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[02/03 13:38:11    275s] #% Begin save design ... (date=02/03 13:38:11, mem=1313.2M)
[02/03 13:38:11    275s] ----- oaOut ---------------------------
[02/03 13:38:11    275s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw
[02/03 13:38:11    275s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 13:38:11    275s] Special routes: 43 strips and 45 vias are created in OpenAccess database.
[02/03 13:38:11    275s] Signal Routes: Created 0 routes.
[02/03 13:38:11    275s] Created 43 insts; 86 instTerms; 48 nets; 0 routes.
[02/03 13:38:11    275s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:38:11    275s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:38:11    275s] TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:38:11    275s] % Begin Save ccopt configuration ... (date=02/03 13:38:11, mem=1313.5M)
[02/03 13:38:11    276s] % End Save ccopt configuration ... (date=02/03 13:38:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.7M, current mem=1313.7M)
[02/03 13:38:11    276s] % Begin Save AAE data ... (date=02/03 13:38:11, mem=1313.7M)
[02/03 13:38:11    276s] Saving AAE Data ...
[02/03 13:38:11    276s] % End Save AAE data ... (date=02/03 13:38:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.7M, current mem=1313.7M)
[02/03 13:38:11    276s] Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw/inn_data/gui.pref.tcl ...
[02/03 13:38:11    276s] Saving mode setting ...
[02/03 13:38:11    276s] Saving global file ...
[02/03 13:38:11    276s] Saving thumbnail file...
[02/03 13:38:11    276s] % Begin Save power constraints data ... (date=02/03 13:38:11, mem=1314.3M)
[02/03 13:38:11    276s] % End Save power constraints data ... (date=02/03 13:38:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1314.3M, current mem=1314.3M)
[02/03 13:38:12    276s] Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
[02/03 13:38:12    276s] Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw/inn_data/counter.prop
[02/03 13:38:12    276s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1594.4M) ***
[02/03 13:38:12    276s] #% End save design ... (date=02/03 13:38:12, total cpu=0:00:00.4, real=0:00:01.0, peak res=1345.1M, current mem=1315.1M)
[02/03 13:38:12    276s] *** Message Summary: 0 warning(s), 0 error(s)
[02/03 13:38:12    276s] 
[02/03 13:39:23    282s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/03 13:39:23    282s] <CMD> setPinAssignMode -pinEditInBatch true
[02/03 13:39:23    282s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 0.56 -start 0.0 0.0 -pin {clk enable reset}
[02/03 13:39:23    282s] Successfully spread [3] pins.
[02/03 13:39:23    282s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1599.5M).
[02/03 13:39:23    282s] <CMD> setPinAssignMode -pinEditInBatch false
[02/03 13:39:32    283s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/03 13:39:32    283s] <CMD> setPinAssignMode -pinEditInBatch true
[02/03 13:39:32    283s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {clk enable reset}
[02/03 13:39:32    283s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:39:32    283s] Successfully spread [3] pins.
[02/03 13:39:32    283s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.5M).
[02/03 13:39:32    283s] <CMD> setPinAssignMode -pinEditInBatch false
[02/03 13:39:33    283s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/03 13:39:33    283s] <CMD> setPinAssignMode -pinEditInBatch true
[02/03 13:39:33    283s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {clk enable reset}
[02/03 13:39:33    283s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:39:33    283s] Successfully spread [3] pins.
[02/03 13:39:33    283s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.6M).
[02/03 13:39:33    283s] <CMD> setPinAssignMode -pinEditInBatch false
[02/03 13:39:44    284s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/03 13:39:44    284s] <CMD> setPinAssignMode -pinEditInBatch true
[02/03 13:39:44    284s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 2 -pin {clk enable reset}
[02/03 13:39:44    284s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:39:44    284s] Successfully spread [3] pins.
[02/03 13:39:44    284s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.7M).
[02/03 13:39:44    284s] <CMD> setPinAssignMode -pinEditInBatch false
[02/03 13:40:04    285s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/03 13:40:04    285s] <CMD> setPinAssignMode -pinEditInBatch true
[02/03 13:40:04    285s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 2.24 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
[02/03 13:40:04    285s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:40:04    285s] Selected [8] pin for spreading. Could not spread (6 out of 8) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[02/03 13:40:04    285s] 
[02/03 13:40:04    285s] Following pins are not spread:
[02/03 13:40:04    285s]   out[0]
[02/03 13:40:04    285s]   out[1]
[02/03 13:40:04    285s]   out[2]
[02/03 13:40:04    285s]   out[5]
[02/03 13:40:04    285s]   out[6]
[02/03 13:40:04    285s]   out[7]
[02/03 13:40:04    285s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.8M).
[02/03 13:40:11    286s] <CMD> setPinAssignMode -pinEditInBatch false
[02/03 13:40:16    286s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/03 13:40:16    286s] <CMD> setPinAssignMode -pinEditInBatch true
[02/03 13:40:16    286s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 2.24 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
[02/03 13:40:16    286s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:40:16    286s] Selected [8] pin for spreading. Could not spread (6 out of 8) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[02/03 13:40:16    286s] 
[02/03 13:40:16    286s] Following pins are not spread:
[02/03 13:40:16    286s]   out[0]
[02/03 13:40:16    286s]   out[1]
[02/03 13:40:16    286s]   out[2]
[02/03 13:40:16    286s]   out[5]
[02/03 13:40:16    286s]   out[6]
[02/03 13:40:16    286s]   out[7]
[02/03 13:40:16    286s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1593.9M).
[02/03 13:40:22    288s] <CMD> setPinAssignMode -pinEditInBatch false
[02/03 13:40:29    289s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/03 13:40:29    289s] <CMD> setPinAssignMode -pinEditInBatch true
[02/03 13:40:29    289s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 2.24 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
[02/03 13:40:29    289s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:40:29    289s] Successfully spread [8] pins.
[02/03 13:40:29    289s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.0M).
[02/03 13:40:29    289s] <CMD> setPinAssignMode -pinEditInBatch false
[02/03 13:40:38    289s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/03 13:40:38    289s] <CMD> setPinAssignMode -pinEditInBatch true
[02/03 13:40:38    289s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 2 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
[02/03 13:40:38    289s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:40:38    289s] Successfully spread [8] pins.
[02/03 13:40:38    289s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.1M).
[02/03 13:40:38    289s] <CMD> setPinAssignMode -pinEditInBatch false
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -quiet -area
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -check_only -quiet
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/03 13:40:57    291s] <CMD> get_verify_drc_mode -limit -quiet
[02/03 13:41:00    291s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[02/03 13:41:00    291s] <CMD> verify_drc
[02/03 13:41:00    291s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/03 13:41:00    291s] #-check_same_via_cell true               # bool, default=false, user setting
[02/03 13:41:00    291s] #-report counter.drc.rpt                 # string, default="", user setting
[02/03 13:41:00    291s]  *** Starting Verify DRC (MEM: 1598.1) ***
[02/03 13:41:00    291s] 
[02/03 13:41:00    292s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:41:00    292s]   VERIFY DRC ...... Starting Verification
[02/03 13:41:00    292s]   VERIFY DRC ...... Initializing
[02/03 13:41:00    292s]   VERIFY DRC ...... Deleting Existing Violations
[02/03 13:41:00    292s]   VERIFY DRC ...... Creating Sub-Areas
[02/03 13:41:00    292s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[02/03 13:41:00    292s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[02/03 13:41:00    292s]   VERIFY DRC ...... Using new threading
[02/03 13:41:00    292s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 73.360 64.960} 1 of 1
[02/03 13:41:00    292s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/03 13:41:00    292s] 
[02/03 13:41:00    292s]   Verification Complete : 0 Viols.
[02/03 13:41:00    292s] 
[02/03 13:41:00    292s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[02/03 13:41:00    292s] 
[02/03 13:41:00    292s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/03 13:41:19    293s] <CMD> saveDesign counter_ld_fp_pw_pn
[02/03 13:41:19    293s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[02/03 13:41:19    293s] #% Begin save design ... (date=02/03 13:41:19, mem=1324.0M)
[02/03 13:41:19    293s] ----- oaOut ---------------------------
[02/03 13:41:19    293s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn
[02/03 13:41:19    293s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 13:41:19    293s] Special routes: 43 strips and 45 vias are created in OpenAccess database.
[02/03 13:41:19    293s] Signal Routes: Created 0 routes.
[02/03 13:41:19    293s] Created 43 insts; 86 instTerms; 48 nets; 0 routes.
[02/03 13:41:19    293s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:41:19    293s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:41:19    293s] TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:41:19    293s] % Begin Save ccopt configuration ... (date=02/03 13:41:19, mem=1324.0M)
[02/03 13:41:19    293s] % End Save ccopt configuration ... (date=02/03 13:41:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.1M, current mem=1324.1M)
[02/03 13:41:19    293s] % Begin Save AAE data ... (date=02/03 13:41:19, mem=1324.1M)
[02/03 13:41:19    293s] Saving AAE Data ...
[02/03 13:41:19    293s] % End Save AAE data ... (date=02/03 13:41:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.1M, current mem=1324.1M)
[02/03 13:41:19    293s] Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn/inn_data/gui.pref.tcl ...
[02/03 13:41:19    293s] Saving mode setting ...
[02/03 13:41:19    293s] Saving global file ...
[02/03 13:41:19    293s] Saving thumbnail file...
[02/03 13:41:19    293s] % Begin Save power constraints data ... (date=02/03 13:41:19, mem=1324.4M)
[02/03 13:41:19    293s] % End Save power constraints data ... (date=02/03 13:41:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.4M, current mem=1324.4M)
[02/03 13:41:19    293s] Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
[02/03 13:41:19    293s] Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn/inn_data/counter.prop
[02/03 13:41:19    293s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1600.8M) ***
[02/03 13:41:20    293s] #% End save design ... (date=02/03 13:41:20, total cpu=0:00:00.3, real=0:00:01.0, peak res=1355.2M, current mem=1324.5M)
[02/03 13:41:20    293s] *** Message Summary: 0 warning(s), 0 error(s)
[02/03 13:41:20    293s] 
[02/03 13:43:15    304s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 13:43:15    304s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_prePlace -outDir timingReports
[02/03 13:43:15    304s] *** timeDesign #1 [begin] : totSession cpu/real = 0:05:04.3/0:36:03.3 (0.1), mem = 1605.9M
[02/03 13:43:15    304s] Multithreaded Timing Analysis is initialized with 4 threads
[02/03 13:43:15    304s] 
[02/03 13:43:15    304s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/03 13:43:15    304s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/03 13:43:15    304s] Set Using Default Delay Limit as 101.
[02/03 13:43:15    304s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/03 13:43:15    304s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[02/03 13:43:15    304s] Set Default Net Delay as 0 ps.
[02/03 13:43:15    304s] Set Default Net Load as 0 pF. 
[02/03 13:43:15    304s] Set Default Input Pin Transition as 1 ps.
[02/03 13:43:15    304s] Effort level <high> specified for reg2reg path_group
[02/03 13:43:15    304s] All LLGs are deleted
[02/03 13:43:15    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:15    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:15    304s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1828.9M, EPOCH TIME: 1706985795.578221
[02/03 13:43:15    304s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1828.9M, EPOCH TIME: 1706985795.578320
[02/03 13:43:15    304s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1828.9M, EPOCH TIME: 1706985795.578403
[02/03 13:43:15    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:15    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:15    304s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1828.9M, EPOCH TIME: 1706985795.578552
[02/03 13:43:15    304s] Max number of tech site patterns supported in site array is 256.
[02/03 13:43:15    304s] Core basic site is core_ji3v
[02/03 13:43:15    304s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1828.9M, EPOCH TIME: 1706985795.585445
[02/03 13:43:15    304s] After signature check, allow fast init is false, keep pre-filter is false.
[02/03 13:43:15    304s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/03 13:43:15    304s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1860.9M, EPOCH TIME: 1706985795.586612
[02/03 13:43:15    304s] Use non-trimmed site array because memory saving is not enough.
[02/03 13:43:15    304s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 13:43:15    304s] SiteArray: use 16,384 bytes
[02/03 13:43:15    304s] SiteArray: current memory after site array memory allocation 1860.9M
[02/03 13:43:15    304s] SiteArray: FP blocked sites are writable
[02/03 13:43:15    304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f3fe70c89b8.
[02/03 13:43:15    304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[02/03 13:43:15    304s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1989.0M, EPOCH TIME: 1706985795.588608
[02/03 13:43:15    304s] Process 46 wires and vias for routing blockage analysis
[02/03 13:43:15    304s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1989.0M, EPOCH TIME: 1706985795.589141
[02/03 13:43:15    304s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 13:43:15    304s] Atter site array init, number of instance map data is 0.
[02/03 13:43:15    304s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1989.0M, EPOCH TIME: 1706985795.589642
[02/03 13:43:15    304s] 
[02/03 13:43:15    304s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:43:15    304s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1989.0M, EPOCH TIME: 1706985795.589941
[02/03 13:43:15    304s] All LLGs are deleted
[02/03 13:43:15    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:15    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:15    304s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1989.0M, EPOCH TIME: 1706985795.590133
[02/03 13:43:15    304s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1989.0M, EPOCH TIME: 1706985795.590194
[02/03 13:43:15    304s] Starting delay calculation for Setup views
[02/03 13:43:15    304s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:43:16    304s] AAE DB initialization (MEM=1988.97 CPU=0:00:00.0 REAL=0:00:01.0) 
[02/03 13:43:16    304s] #################################################################################
[02/03 13:43:16    304s] # Design Stage: PreRoute
[02/03 13:43:16    304s] # Design Name: counter
[02/03 13:43:16    304s] # Design Mode: 180nm
[02/03 13:43:16    304s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:43:16    304s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:43:16    304s] # Signoff Settings: SI Off 
[02/03 13:43:16    304s] #################################################################################
[02/03 13:43:16    304s] Topological Sorting (REAL = 0:00:00.0, MEM = 1989.0M, InitMEM = 1989.0M)
[02/03 13:43:16    304s] Calculate delays in BcWc mode...
[02/03 13:43:16    304s] Start delay calculation (fullDC) (4 T). (MEM=1988.97)
[02/03 13:43:16    304s] Start AAE Lib Loading. (MEM=2000.48)
[02/03 13:43:16    304s] End AAE Lib Loading. (MEM=2038.64 CPU=0:00:00.0 Real=0:00:00.0)
[02/03 13:43:16    304s] End AAE Lib Interpolated Model. (MEM=2038.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:43:16    305s] Total number of fetched objects 46
[02/03 13:43:16    305s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:43:16    305s] End delay calculation. (MEM=2305.72 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:43:16    305s] End delay calculation (fullDC). (MEM=2234.02 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 13:43:16    305s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2234.0M) ***
[02/03 13:43:16    305s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:05:05 mem=2265.0M)
[02/03 13:43:16    305s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.416  |  0.416  |  2.551  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 13:43:16    305s] All LLGs are deleted
[02/03 13:43:16    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2211.5M, EPOCH TIME: 1706985796.294679
[02/03 13:43:16    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2211.5M, EPOCH TIME: 1706985796.294779
[02/03 13:43:16    305s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2211.5M, EPOCH TIME: 1706985796.294883
[02/03 13:43:16    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2211.5M, EPOCH TIME: 1706985796.295076
[02/03 13:43:16    305s] Max number of tech site patterns supported in site array is 256.
[02/03 13:43:16    305s] Core basic site is core_ji3v
[02/03 13:43:16    305s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2211.5M, EPOCH TIME: 1706985796.302496
[02/03 13:43:16    305s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:43:16    305s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:43:16    305s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2212.5M, EPOCH TIME: 1706985796.304437
[02/03 13:43:16    305s] Fast DP-INIT is on for default
[02/03 13:43:16    305s] Atter site array init, number of instance map data is 0.
[02/03 13:43:16    305s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2212.5M, EPOCH TIME: 1706985796.304667
[02/03 13:43:16    305s] 
[02/03 13:43:16    305s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:43:16    305s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2212.5M, EPOCH TIME: 1706985796.304845
[02/03 13:43:16    305s] All LLGs are deleted
[02/03 13:43:16    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2212.5M, EPOCH TIME: 1706985796.304989
[02/03 13:43:16    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2212.5M, EPOCH TIME: 1706985796.305055
[02/03 13:43:16    305s] Density: 39.895%
------------------------------------------------------------------

[02/03 13:43:16    305s] All LLGs are deleted
[02/03 13:43:16    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2212.5M, EPOCH TIME: 1706985796.306187
[02/03 13:43:16    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2212.5M, EPOCH TIME: 1706985796.306265
[02/03 13:43:16    305s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2212.5M, EPOCH TIME: 1706985796.306326
[02/03 13:43:16    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2212.5M, EPOCH TIME: 1706985796.306502
[02/03 13:43:16    305s] Max number of tech site patterns supported in site array is 256.
[02/03 13:43:16    305s] Core basic site is core_ji3v
[02/03 13:43:16    305s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2212.5M, EPOCH TIME: 1706985796.313401
[02/03 13:43:16    305s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:43:16    305s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:43:16    305s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2212.5M, EPOCH TIME: 1706985796.313859
[02/03 13:43:16    305s] Fast DP-INIT is on for default
[02/03 13:43:16    305s] Atter site array init, number of instance map data is 0.
[02/03 13:43:16    305s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2212.5M, EPOCH TIME: 1706985796.314083
[02/03 13:43:16    305s] 
[02/03 13:43:16    305s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:43:16    305s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2212.5M, EPOCH TIME: 1706985796.314270
[02/03 13:43:16    305s] All LLGs are deleted
[02/03 13:43:16    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:43:16    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2212.5M, EPOCH TIME: 1706985796.314405
[02/03 13:43:16    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2212.5M, EPOCH TIME: 1706985796.314462
[02/03 13:43:16    305s] Set Using Default Delay Limit as 1000.
[02/03 13:43:16    305s] Resetting back High Fanout Nets as non-ideal
[02/03 13:43:16    305s] Set Default Net Delay as 1000 ps.
[02/03 13:43:16    305s] Set Default Input Pin Transition as 0.1 ps.
[02/03 13:43:16    305s] Set Default Net Load as 0.5 pF. 
[02/03 13:43:16    305s] Reported timing to dir timingReports
[02/03 13:43:16    305s] Total CPU time: 0.91 sec
[02/03 13:43:16    305s] Total Real time: 1.0 sec
[02/03 13:43:16    305s] Total Memory Usage: 2099.972656 Mbytes
[02/03 13:43:16    305s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.9/0:00:01.0 (1.0), totSession cpu/real = 0:05:05.2/0:36:04.2 (0.1), mem = 2100.0M
[02/03 13:43:16    305s] 
[02/03 13:43:16    305s] =============================================================================================
[02/03 13:43:16    305s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[02/03 13:43:16    305s] =============================================================================================
[02/03 13:43:16    305s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:43:16    305s] ---------------------------------------------------------------------------------------------
[02/03 13:43:16    305s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:43:16    305s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.1 % )     0:00:00.8 /  0:00:00.7    0.9
[02/03 13:43:16    305s] [ TimingUpdate           ]      1   0:00:00.4  (  45.8 % )     0:00:00.7 /  0:00:00.6    0.9
[02/03 13:43:16    305s] [ FullDelayCalc          ]      1   0:00:00.2  (  23.4 % )     0:00:00.2 /  0:00:00.1    0.6
[02/03 13:43:16    305s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 13:43:16    305s] [ GenerateReports        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.5
[02/03 13:43:16    305s] [ MISC                   ]          0:00:00.2  (  22.3 % )     0:00:00.2 /  0:00:00.2    1.1
[02/03 13:43:16    305s] ---------------------------------------------------------------------------------------------
[02/03 13:43:16    305s]  timeDesign #1 TOTAL                0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    1.0
[02/03 13:43:16    305s] ---------------------------------------------------------------------------------------------
[02/03 13:43:16    305s] 
[02/03 13:43:59    309s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[02/03 13:43:59    309s] <CMD> setEndCapMode -reset
[02/03 13:43:59    309s] <CMD> setEndCapMode -boundary_tap false
[02/03 13:43:59    309s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[02/03 13:43:59    309s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule virtuosoDefaultSetup
[02/03 13:43:59    309s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[02/03 13:43:59    309s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[02/03 13:45:00    314s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[02/03 13:45:00    314s] <CMD> setEndCapMode -reset
[02/03 13:45:00    314s] <CMD> setEndCapMode -boundary_tap false
[02/03 13:45:00    314s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[02/03 13:45:00    314s] <CMD> setTieHiLoMode -reset
[02/03 13:45:00    314s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[02/03 13:45:09    315s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[02/03 13:45:09    315s] <CMD> setEndCapMode -reset
[02/03 13:45:09    315s] <CMD> setEndCapMode -boundary_tap false
[02/03 13:45:09    315s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[02/03 13:45:09    315s] <CMD> setTieHiLoMode -reset
[02/03 13:45:09    315s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[02/03 13:45:18    316s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[02/03 13:45:18    316s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[02/03 13:45:18    316s] <CMD> report_message -start_cmd
[02/03 13:45:18    316s] <CMD> getRouteMode -maxRouteLayer -quiet
[02/03 13:45:18    316s] <CMD> getRouteMode -user -maxRouteLayer
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -maxRouteLayer
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[02/03 13:45:18    316s] <CMD> getPlaceMode -timingDriven -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -adaptive -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[02/03 13:45:18    316s] <CMD> getPlaceMode -ignoreScan -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -ignoreScan
[02/03 13:45:18    316s] <CMD> getPlaceMode -repairPlace -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -repairPlace
[02/03 13:45:18    316s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[02/03 13:45:18    316s] *** placeDesign #1 [begin] : totSession cpu/real = 0:05:16.0/0:38:06.3 (0.1), mem = 2104.1M
[02/03 13:45:18    316s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:18    316s] <CMD> um::push_snapshot_stack
[02/03 13:45:18    316s] <CMD> getDesignMode -quiet -flowEffort
[02/03 13:45:18    316s] <CMD> getDesignMode -highSpeedCore -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -adaptive
[02/03 13:45:18    316s] <CMD> set spgFlowInInitialPlace 1
[02/03 13:45:18    316s] <CMD> getPlaceMode -sdpAlignment -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -softGuide -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -useSdpGroup -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -sdpAlignment -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/03 13:45:18    316s] <CMD> getPlaceMode -sdpPlace -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -sdpPlace -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[02/03 13:45:18    316s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[02/03 13:45:18    316s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 8, percentage of missing scan cell = 0.00% (0 / 8)
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_check_library -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -trimView -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[02/03 13:45:18    316s] <CMD> getPlaceMode -congEffort -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[02/03 13:45:18    316s] <CMD> getPlaceMode -ignoreScan -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -ignoreScan
[02/03 13:45:18    316s] <CMD> getPlaceMode -repairPlace -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -repairPlace
[02/03 13:45:18    316s] <CMD> getPlaceMode -congEffort -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -fp -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -timingDriven -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -timingDriven
[02/03 13:45:18    316s] <CMD> getPlaceMode -fastFp -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -clusterMode -quiet
[02/03 13:45:18    316s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[02/03 13:45:18    316s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[02/03 13:45:18    316s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -forceTiming -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -fp -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -fastfp -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -timingDriven -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -fp -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -fastfp -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -powerDriven -quiet
[02/03 13:45:18    316s] <CMD> getExtractRCMode -quiet -engine
[02/03 13:45:18    316s] <CMD> getAnalysisMode -quiet -clkSrcPath
[02/03 13:45:18    316s] <CMD> getAnalysisMode -quiet -clockPropagation
[02/03 13:45:18    316s] <CMD> getAnalysisMode -quiet -cppr
[02/03 13:45:18    316s] <CMD> setExtractRCMode -engine preRoute
[02/03 13:45:18    316s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[02/03 13:45:18    316s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:18    316s] <CMD_INTERNAL> isAnalysisModeSetup
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[02/03 13:45:18    316s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -clusterMode
[02/03 13:45:18    316s] <CMD> getPlaceMode -wl_budget_mode -quiet
[02/03 13:45:18    316s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[02/03 13:45:18    316s] <CMD> getPlaceMode -wl_budget_mode -quiet
[02/03 13:45:18    316s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -user -resetCombineRFLevel
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[02/03 13:45:18    316s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[02/03 13:45:18    316s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[02/03 13:45:18    316s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -expNewFastMode
[02/03 13:45:18    316s] <CMD> setPlaceMode -expHiddenFastMode 1
[02/03 13:45:18    316s] <CMD> setPlaceMode -reset -ignoreScan
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[02/03 13:45:18    316s] <CMD_INTERNAL> colorizeGeometry
[02/03 13:45:18    316s] #Start colorize_geometry on Sat Feb  3 13:45:18 2024
[02/03 13:45:18    316s] #
[02/03 13:45:18    316s] ### Time Record (colorize_geometry) is installed.
[02/03 13:45:18    316s] ### Time Record (Pre Callback) is installed.
[02/03 13:45:18    316s] ### Time Record (Pre Callback) is uninstalled.
[02/03 13:45:18    316s] ### Time Record (DB Import) is installed.
[02/03 13:45:18    316s] ### info: trigger incremental cell import ( 303 new cells ).
[02/03 13:45:18    316s] ### info: trigger incremental reloading library data ( #cell = 303 ).
[02/03 13:45:18    316s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=245952394 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:45:18    316s] ### Time Record (DB Import) is uninstalled.
[02/03 13:45:18    316s] ### Time Record (DB Export) is installed.
[02/03 13:45:18    316s] Extracting standard cell pins and blockage ...... 
[02/03 13:45:18    316s] Pin and blockage extraction finished
[02/03 13:45:18    316s] ### export design design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=245952394 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:45:18    316s] ### Time Record (DB Export) is uninstalled.
[02/03 13:45:18    316s] ### Time Record (Post Callback) is installed.
[02/03 13:45:18    316s] ### Time Record (Post Callback) is uninstalled.
[02/03 13:45:18    316s] #
[02/03 13:45:18    316s] #colorize_geometry statistics:
[02/03 13:45:18    316s] #Cpu time = 00:00:00
[02/03 13:45:18    316s] #Elapsed time = 00:00:00
[02/03 13:45:18    316s] #Increased memory = 6.80 (MB)
[02/03 13:45:18    316s] #Total memory = 1515.64 (MB)
[02/03 13:45:18    316s] #Peak memory = 1593.46 (MB)
[02/03 13:45:18    316s] #Number of warnings = 0
[02/03 13:45:18    316s] #Total number of warnings = 0
[02/03 13:45:18    316s] #Number of fails = 0
[02/03 13:45:18    316s] #Total number of fails = 0
[02/03 13:45:18    316s] #Complete colorize_geometry on Sat Feb  3 13:45:18 2024
[02/03 13:45:18    316s] #
[02/03 13:45:18    316s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 13:45:18    316s] ### Time Record (colorize_geometry) is uninstalled.
[02/03 13:45:18    316s] ### 
[02/03 13:45:18    316s] ###   Scalability Statistics
[02/03 13:45:18    316s] ### 
[02/03 13:45:18    316s] ### ------------------------+----------------+----------------+----------------+
[02/03 13:45:18    316s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/03 13:45:18    316s] ### ------------------------+----------------+----------------+----------------+
[02/03 13:45:18    316s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/03 13:45:18    316s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/03 13:45:18    316s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/03 13:45:18    316s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/03 13:45:18    316s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[02/03 13:45:18    316s] ### ------------------------+----------------+----------------+----------------+
[02/03 13:45:18    316s] ### 
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[02/03 13:45:18    316s] *** Starting placeDesign default flow ***
[02/03 13:45:18    316s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[02/03 13:45:18    316s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[02/03 13:45:18    316s] <CMD> deleteBufferTree -decloneInv
[02/03 13:45:18    316s] ### Creating LA Mngr. totSessionCpu=0:05:16 mem=2079.1M
[02/03 13:45:18    316s] ### Creating LA Mngr, finished. totSessionCpu=0:05:16 mem=2079.1M
[02/03 13:45:18    316s] *** Start deleteBufferTree ***
[02/03 13:45:18    316s] Info: Detect buffers to remove automatically.
[02/03 13:45:18    316s] Analyzing netlist ...
[02/03 13:45:18    316s] Updating netlist
[02/03 13:45:18    316s] 
[02/03 13:45:18    316s] *summary: 0 instances (buffers/inverters) removed
[02/03 13:45:18    316s] *** Finish deleteBufferTree (0:00:00.0) ***
[02/03 13:45:18    316s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[02/03 13:45:18    316s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[02/03 13:45:18    316s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 13:45:18    316s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[02/03 13:45:18    316s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 13:45:18    316s] **INFO: Enable pre-place timing setting for timing analysis
[02/03 13:45:18    316s] Set Using Default Delay Limit as 101.
[02/03 13:45:18    316s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/03 13:45:18    316s] <CMD> set delaycal_use_default_delay_limit 101
[02/03 13:45:18    316s] Set Default Net Delay as 0 ps.
[02/03 13:45:18    316s] <CMD> set delaycal_default_net_delay 0
[02/03 13:45:18    316s] Set Default Net Load as 0 pF. 
[02/03 13:45:18    316s] <CMD> set delaycal_default_net_load 0
[02/03 13:45:18    316s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/03 13:45:18    316s] <CMD> getAnalysisMode -clkSrcPath -quiet
[02/03 13:45:18    316s] <CMD> getAnalysisMode -clockPropagation -quiet
[02/03 13:45:18    316s] <CMD> getAnalysisMode -checkType -quiet
[02/03 13:45:18    316s] <CMD> buildTimingGraph
[02/03 13:45:18    316s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/03 13:45:18    316s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/03 13:45:18    316s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[02/03 13:45:18    316s] **INFO: Analyzing IO path groups for slack adjustment
[02/03 13:45:18    316s] <CMD> get_global timing_enable_path_group_priority
[02/03 13:45:18    316s] <CMD> get_global timing_constraint_enable_group_path_resetting
[02/03 13:45:18    316s] <CMD> set_global timing_enable_path_group_priority false
[02/03 13:45:18    316s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[02/03 13:45:18    316s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[02/03 13:45:18    316s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/03 13:45:18    316s] <CMD> group_path -name in2reg_tmp.606 -from {0x63 0x66} -to 0x67 -ignore_source_of_trigger_arc
[02/03 13:45:18    316s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[02/03 13:45:18    316s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/03 13:45:18    316s] <CMD> group_path -name in2out_tmp.606 -from {0x6e 0x71} -to 0x72 -ignore_source_of_trigger_arc
[02/03 13:45:18    316s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/03 13:45:18    316s] <CMD> group_path -name reg2reg_tmp.606 -from 0x78 -to 0x7d
[02/03 13:45:18    316s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/03 13:45:18    316s] <CMD> group_path -name reg2out_tmp.606 -from 0x88 -to 0x8d
[02/03 13:45:18    316s] <CMD> setPathGroupOptions reg2reg_tmp.606 -effortLevel high
[02/03 13:45:18    316s] Effort level <high> specified for reg2reg_tmp.606 path_group
[02/03 13:45:18    316s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:45:18    316s] #################################################################################
[02/03 13:45:18    316s] # Design Stage: PreRoute
[02/03 13:45:18    316s] # Design Name: counter
[02/03 13:45:18    316s] # Design Mode: 180nm
[02/03 13:45:18    316s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:45:18    316s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:45:18    316s] # Signoff Settings: SI Off 
[02/03 13:45:18    316s] #################################################################################
[02/03 13:45:18    316s] Topological Sorting (REAL = 0:00:00.0, MEM = 2097.2M, InitMEM = 2097.2M)
[02/03 13:45:18    316s] Calculate delays in BcWc mode...
[02/03 13:45:18    316s] Start delay calculation (fullDC) (4 T). (MEM=2097.16)
[02/03 13:45:18    316s] End AAE Lib Interpolated Model. (MEM=2108.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:45:18    316s] Total number of fetched objects 46
[02/03 13:45:18    316s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:45:18    316s] End delay calculation. (MEM=2248.36 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:45:18    316s] End delay calculation (fullDC). (MEM=2248.36 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:45:18    316s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2248.4M) ***
[02/03 13:45:18    316s] <CMD> reset_path_group -name reg2out_tmp.606
[02/03 13:45:18    316s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:18    316s] <CMD> reset_path_group -name in2reg_tmp.606
[02/03 13:45:18    316s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:18    316s] <CMD> reset_path_group -name in2out_tmp.606
[02/03 13:45:18    316s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:18    316s] <CMD> reset_path_group -name reg2reg_tmp.606
[02/03 13:45:18    316s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:18    316s] **INFO: Disable pre-place timing setting for timing analysis
[02/03 13:45:18    316s] <CMD> setDelayCalMode -ignoreNetLoad false
[02/03 13:45:18    316s] Set Using Default Delay Limit as 1000.
[02/03 13:45:18    316s] <CMD> set delaycal_use_default_delay_limit 1000
[02/03 13:45:18    316s] Set Default Net Delay as 1000 ps.
[02/03 13:45:18    316s] <CMD> set delaycal_default_net_delay 1000ps
[02/03 13:45:18    316s] Set Default Net Load as 0.5 pF. 
[02/03 13:45:18    316s] <CMD> set delaycal_default_net_load 0.5pf
[02/03 13:45:18    316s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/03 13:45:18    316s] <CMD> all_setup_analysis_views
[02/03 13:45:18    316s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:18    316s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 13:45:18    316s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[02/03 13:45:18    316s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[02/03 13:45:18    316s] <CMD> getPlaceMode -quiet -expSkipGP
[02/03 13:45:18    316s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2238.8M, EPOCH TIME: 1706985918.696125
[02/03 13:45:18    316s] Deleted 0 physical inst  (cell - / prefix -).
[02/03 13:45:18    316s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2238.8M, EPOCH TIME: 1706985918.696255
[02/03 13:45:18    316s] **Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
[02/03 13:45:18    316s]   Deleted 0 logical insts of cell LOGIC1JI3V
[02/03 13:45:18    316s]   Deleted 0 logical insts of cell LOGIC0JI3V
[02/03 13:45:18    316s] INFO: #ExclusiveGroups=0
[02/03 13:45:18    316s] INFO: There are no Exclusive Groups.
[02/03 13:45:18    316s] *** Starting "NanoPlace(TM) placement v#4 (mem=2238.8M)" ...
[02/03 13:45:18    316s] <CMD> setDelayCalMode -engine feDc
[02/03 13:45:18    316s] Wait...
[02/03 13:45:18    316s] *** Build Buffered Sizing Timing Model
[02/03 13:45:18    316s] (cpu=0:00:00.2 mem=2270.9M) ***
[02/03 13:45:18    316s] *** Build Virtual Sizing Timing Model
[02/03 13:45:18    316s] (cpu=0:00:00.2 mem=2270.9M) ***
[02/03 13:45:18    316s] No user-set net weight.
[02/03 13:45:18    316s] Net fanout histogram:
[02/03 13:45:18    316s] 2		: 23 (50.0%) nets
[02/03 13:45:18    316s] 3		: 11 (23.9%) nets
[02/03 13:45:18    316s] 4     -	14	: 12 (26.1%) nets
[02/03 13:45:18    316s] 15    -	39	: 0 (0.0%) nets
[02/03 13:45:18    316s] 40    -	79	: 0 (0.0%) nets
[02/03 13:45:18    316s] 80    -	159	: 0 (0.0%) nets
[02/03 13:45:18    316s] 160   -	319	: 0 (0.0%) nets
[02/03 13:45:18    316s] 320   -	639	: 0 (0.0%) nets
[02/03 13:45:18    316s] 640   -	1279	: 0 (0.0%) nets
[02/03 13:45:18    316s] 1280  -	2559	: 0 (0.0%) nets
[02/03 13:45:18    316s] 2560  -	5119	: 0 (0.0%) nets
[02/03 13:45:18    316s] 5120+		: 0 (0.0%) nets
[02/03 13:45:18    316s] no activity file in design. spp won't run.
[02/03 13:45:18    316s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/03 13:45:18    316s] Scan chains were not defined.
[02/03 13:45:18    316s] Processing tracks to init pin-track alignment.
[02/03 13:45:18    316s] z: 2, totalTracks: 1
[02/03 13:45:18    316s] z: 4, totalTracks: 1
[02/03 13:45:18    316s] z: 6, totalTracks: 1
[02/03 13:45:18    316s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:45:18    316s] All LLGs are deleted
[02/03 13:45:18    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:18    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:18    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2270.9M, EPOCH TIME: 1706985918.949262
[02/03 13:45:18    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2270.9M, EPOCH TIME: 1706985918.949357
[02/03 13:45:18    316s] #std cell=43 (0 fixed + 43 movable) #buf cell=0 #inv cell=6 #block=0 (0 floating + 0 preplaced)
[02/03 13:45:18    316s] #ioInst=0 #net=46 #term=154 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=11
[02/03 13:45:18    316s] stdCell: 43 single + 0 double + 0 multi
[02/03 13:45:18    316s] Total standard cell length = 0.2122 (mm), area = 0.0010 (mm^2)
[02/03 13:45:18    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2270.9M, EPOCH TIME: 1706985918.949506
[02/03 13:45:18    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:18    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:18    316s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2270.9M, EPOCH TIME: 1706985918.949666
[02/03 13:45:18    316s] Max number of tech site patterns supported in site array is 256.
[02/03 13:45:18    316s] Core basic site is core_ji3v
[02/03 13:45:18    316s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2270.9M, EPOCH TIME: 1706985918.956838
[02/03 13:45:18    316s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:45:18    316s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/03 13:45:18    316s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2302.9M, EPOCH TIME: 1706985918.957913
[02/03 13:45:18    316s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 13:45:18    316s] SiteArray: use 16,384 bytes
[02/03 13:45:18    316s] SiteArray: current memory after site array memory allocation 2302.9M
[02/03 13:45:18    316s] SiteArray: FP blocked sites are writable
[02/03 13:45:18    316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:45:18    316s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2302.9M, EPOCH TIME: 1706985918.958166
[02/03 13:45:18    316s] Process 46 wires and vias for routing blockage analysis
[02/03 13:45:18    316s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2302.9M, EPOCH TIME: 1706985918.958614
[02/03 13:45:18    316s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 13:45:18    316s] Atter site array init, number of instance map data is 0.
[02/03 13:45:18    316s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2302.9M, EPOCH TIME: 1706985918.958714
[02/03 13:45:18    316s] 
[02/03 13:45:18    316s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:18    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2302.9M, EPOCH TIME: 1706985918.958876
[02/03 13:45:18    316s] 
[02/03 13:45:18    316s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:18    316s] Average module density = 0.399.
[02/03 13:45:18    316s] Density for the design = 0.399.
[02/03 13:45:18    316s]        = stdcell_area 379 sites (951 um^2) / alloc_area 950 sites (2383 um^2).
[02/03 13:45:18    316s] Pin Density = 0.1621.
[02/03 13:45:18    316s]             = total # of pins 154 / total area 950.
[02/03 13:45:18    316s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2302.9M, EPOCH TIME: 1706985918.959042
[02/03 13:45:18    316s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2302.9M, EPOCH TIME: 1706985918.959108
[02/03 13:45:18    316s] OPERPROF: Starting pre-place ADS at level 1, MEM:2302.9M, EPOCH TIME: 1706985918.959155
[02/03 13:45:18    316s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2302.9M, EPOCH TIME: 1706985918.959236
[02/03 13:45:18    316s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2302.9M, EPOCH TIME: 1706985918.959277
[02/03 13:45:18    316s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2302.9M, EPOCH TIME: 1706985918.959325
[02/03 13:45:18    316s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2302.9M, EPOCH TIME: 1706985918.959365
[02/03 13:45:18    316s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2302.9M, EPOCH TIME: 1706985918.959401
[02/03 13:45:18    316s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2302.9M, EPOCH TIME: 1706985918.959450
[02/03 13:45:18    316s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2302.9M, EPOCH TIME: 1706985918.959488
[02/03 13:45:18    316s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2302.9M, EPOCH TIME: 1706985918.959526
[02/03 13:45:18    316s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2302.9M, EPOCH TIME: 1706985918.959563
[02/03 13:45:18    316s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2302.9M, EPOCH TIME: 1706985918.959602
[02/03 13:45:18    316s] ADSU 0.399 -> 0.546. site 950.000 -> 694.000. GS 35.840
[02/03 13:45:18    316s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:2302.9M, EPOCH TIME: 1706985918.959699
[02/03 13:45:18    316s] OPERPROF: Starting spMPad at level 1, MEM:2142.9M, EPOCH TIME: 1706985918.960467
[02/03 13:45:18    316s] OPERPROF:   Starting spContextMPad at level 2, MEM:2142.9M, EPOCH TIME: 1706985918.960519
[02/03 13:45:18    316s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2142.9M, EPOCH TIME: 1706985918.960558
[02/03 13:45:18    316s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2142.9M, EPOCH TIME: 1706985918.960598
[02/03 13:45:18    316s] Initial padding reaches pin density 0.391 for top
[02/03 13:45:18    316s] InitPadU 0.546 -> 0.836 for top
[02/03 13:45:18    316s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[02/03 13:45:18    316s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2142.9M, EPOCH TIME: 1706985918.960904
[02/03 13:45:18    316s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2142.9M, EPOCH TIME: 1706985918.960962
[02/03 13:45:18    316s] === lastAutoLevel = 5 
[02/03 13:45:18    316s] OPERPROF: Starting spInitNetWt at level 1, MEM:2142.9M, EPOCH TIME: 1706985918.961057
[02/03 13:45:18    316s] no activity file in design. spp won't run.
[02/03 13:45:18    316s] [spp] 0
[02/03 13:45:18    316s] [adp] 0:1:1:3
[02/03 13:45:19    316s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.110, REAL:0.123, MEM:2216.7M, EPOCH TIME: 1706985919.083713
[02/03 13:45:19    316s] Clock gating cells determined by native netlist tracing.
[02/03 13:45:19    316s] no activity file in design. spp won't run.
[02/03 13:45:19    316s] no activity file in design. spp won't run.
[02/03 13:45:19    316s] <CMD> createBasicPathGroups -quiet
[02/03 13:45:19    316s] Effort level <high> specified for reg2reg path_group
[02/03 13:45:19    316s] OPERPROF: Starting npMain at level 1, MEM:2221.7M, EPOCH TIME: 1706985919.134589
[02/03 13:45:20    316s] OPERPROF:   Starting npPlace at level 2, MEM:2253.7M, EPOCH TIME: 1706985920.148769
[02/03 13:45:20    316s] Iteration  1: Total net bbox = 5.746e+02 (7.30e+01 5.02e+02)
[02/03 13:45:20    316s]               Est.  stn bbox = 6.401e+02 (8.13e+01 5.59e+02)
[02/03 13:45:20    316s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2269.7M
[02/03 13:45:20    316s] Iteration  2: Total net bbox = 5.746e+02 (7.30e+01 5.02e+02)
[02/03 13:45:20    316s]               Est.  stn bbox = 6.401e+02 (8.13e+01 5.59e+02)
[02/03 13:45:20    316s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2269.7M
[02/03 13:45:20    316s] exp_mt_sequential is set from setPlaceMode option to 1
[02/03 13:45:20    316s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/03 13:45:20    316s] place_exp_mt_interval set to default 32
[02/03 13:45:20    316s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/03 13:45:20    316s] Iteration  3: Total net bbox = 5.226e+02 (8.31e+01 4.39e+02)
[02/03 13:45:20    316s]               Est.  stn bbox = 5.979e+02 (9.60e+01 5.02e+02)
[02/03 13:45:20    316s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2269.7M
[02/03 13:45:20    316s] Total number of setup views is 1.
[02/03 13:45:20    316s] Total number of active setup views is 1.
[02/03 13:45:20    316s] Active setup views:
[02/03 13:45:20    316s]     slow_functional_mode
[02/03 13:45:20    316s] Iteration  4: Total net bbox = 8.455e+02 (3.52e+02 4.94e+02)
[02/03 13:45:20    316s]               Est.  stn bbox = 9.723e+02 (4.04e+02 5.68e+02)
[02/03 13:45:20    316s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2269.7M
[02/03 13:45:20    316s] Iteration  5: Total net bbox = 1.070e+03 (4.51e+02 6.19e+02)
[02/03 13:45:20    316s]               Est.  stn bbox = 1.211e+03 (5.11e+02 7.00e+02)
[02/03 13:45:20    316s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2269.7M
[02/03 13:45:20    316s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.177, MEM:2269.7M, EPOCH TIME: 1706985920.326043
[02/03 13:45:20    316s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:1.192, MEM:2269.7M, EPOCH TIME: 1706985920.326444
[02/03 13:45:20    316s] [adp] clock
[02/03 13:45:20    316s] [adp] weight, nr nets, wire length
[02/03 13:45:20    316s] [adp]      0        1  80.217000
[02/03 13:45:20    316s] [adp] data
[02/03 13:45:20    316s] [adp] weight, nr nets, wire length
[02/03 13:45:20    316s] [adp]      0       45  1022.915000
[02/03 13:45:20    316s] [adp] 0.000000|0.000000|0.000000
[02/03 13:45:20    316s] Iteration  6: Total net bbox = 1.103e+03 (4.90e+02 6.13e+02)
[02/03 13:45:20    316s]               Est.  stn bbox = 1.247e+03 (5.53e+02 6.94e+02)
[02/03 13:45:20    316s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2269.7M
[02/03 13:45:20    316s] *** cost = 1.103e+03 (4.90e+02 6.13e+02) (cpu for global=0:00:00.2) real=0:00:01.0***
[02/03 13:45:20    316s] Placement multithread real runtime: 0:00:01.0 with 4 threads.
[02/03 13:45:20    316s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[02/03 13:45:20    316s] <CMD> reset_path_group
[02/03 13:45:20    316s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:20    316s] Saved padding area to DB
[02/03 13:45:20    316s] All LLGs are deleted
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2269.7M, EPOCH TIME: 1706985920.341121
[02/03 13:45:20    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2269.7M, EPOCH TIME: 1706985920.341210
[02/03 13:45:20    316s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.2
[02/03 13:45:20    316s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[02/03 13:45:20    316s] <CMD> scanReorder
[02/03 13:45:20    316s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/03 13:45:20    316s] Type 'man IMPSP-9025' for more detail.
[02/03 13:45:20    316s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2269.7M, EPOCH TIME: 1706985920.342368
[02/03 13:45:20    316s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2269.7M, EPOCH TIME: 1706985920.342455
[02/03 13:45:20    316s] Processing tracks to init pin-track alignment.
[02/03 13:45:20    316s] z: 2, totalTracks: 1
[02/03 13:45:20    316s] z: 4, totalTracks: 1
[02/03 13:45:20    316s] z: 6, totalTracks: 1
[02/03 13:45:20    316s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:45:20    316s] All LLGs are deleted
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2269.7M, EPOCH TIME: 1706985920.343598
[02/03 13:45:20    316s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2269.7M, EPOCH TIME: 1706985920.343666
[02/03 13:45:20    316s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2269.7M, EPOCH TIME: 1706985920.343729
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2269.7M, EPOCH TIME: 1706985920.343919
[02/03 13:45:20    316s] Max number of tech site patterns supported in site array is 256.
[02/03 13:45:20    316s] Core basic site is core_ji3v
[02/03 13:45:20    316s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2269.7M, EPOCH TIME: 1706985920.351106
[02/03 13:45:20    316s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:45:20    316s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:45:20    316s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:2285.7M, EPOCH TIME: 1706985920.352246
[02/03 13:45:20    316s] Fast DP-INIT is on for default
[02/03 13:45:20    316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:45:20    316s] Atter site array init, number of instance map data is 0.
[02/03 13:45:20    316s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2285.7M, EPOCH TIME: 1706985920.352510
[02/03 13:45:20    316s] 
[02/03 13:45:20    316s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:20    316s] OPERPROF:       Starting CMU at level 4, MEM:2285.7M, EPOCH TIME: 1706985920.352660
[02/03 13:45:20    316s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.017, MEM:2285.7M, EPOCH TIME: 1706985920.369899
[02/03 13:45:20    316s] 
[02/03 13:45:20    316s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:45:20    316s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:2285.7M, EPOCH TIME: 1706985920.369981
[02/03 13:45:20    316s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2285.7M, EPOCH TIME: 1706985920.370024
[02/03 13:45:20    316s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2285.7M, EPOCH TIME: 1706985920.370776
[02/03 13:45:20    316s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2285.7MB).
[02/03 13:45:20    316s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.028, MEM:2285.7M, EPOCH TIME: 1706985920.370925
[02/03 13:45:20    316s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.029, MEM:2285.7M, EPOCH TIME: 1706985920.370971
[02/03 13:45:20    316s] TDRefine: refinePlace mode is spiral
[02/03 13:45:20    316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.1
[02/03 13:45:20    316s] OPERPROF: Starting RefinePlace at level 1, MEM:2285.7M, EPOCH TIME: 1706985920.371045
[02/03 13:45:20    316s] *** Starting refinePlace (0:05:17 mem=2285.7M) ***
[02/03 13:45:20    316s] Total net bbox length = 1.103e+03 (4.900e+02 6.131e+02) (ext = 3.104e+02)
[02/03 13:45:20    316s] 
[02/03 13:45:20    316s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:20    316s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:45:20    316s] (I)      Default pattern map key = counter_default.
[02/03 13:45:20    316s] (I)      Default pattern map key = counter_default.
[02/03 13:45:20    316s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2285.7M, EPOCH TIME: 1706985920.372191
[02/03 13:45:20    316s] Starting refinePlace ...
[02/03 13:45:20    316s] (I)      Default pattern map key = counter_default.
[02/03 13:45:20    316s] (I)      Default pattern map key = counter_default.
[02/03 13:45:20    316s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2317.7M, EPOCH TIME: 1706985920.373766
[02/03 13:45:20    316s] DDP initSite1 nrRow 10 nrJob 10
[02/03 13:45:20    316s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2317.7M, EPOCH TIME: 1706985920.373884
[02/03 13:45:20    316s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2317.7M, EPOCH TIME: 1706985920.374047
[02/03 13:45:20    316s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2317.7M, EPOCH TIME: 1706985920.374168
[02/03 13:45:20    316s] DDP markSite nrRow 10 nrJob 10
[02/03 13:45:20    316s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2317.7M, EPOCH TIME: 1706985920.374344
[02/03 13:45:20    316s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2317.7M, EPOCH TIME: 1706985920.374472
[02/03 13:45:20    316s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2317.7M, EPOCH TIME: 1706985920.374587
[02/03 13:45:20    316s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2317.7M, EPOCH TIME: 1706985920.374626
[02/03 13:45:20    316s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2317.7M, EPOCH TIME: 1706985920.374759
[02/03 13:45:20    316s] ** Cut row section cpu time 0:00:00.0.
[02/03 13:45:20    316s]  ** Cut row section real time 0:00:00.0.
[02/03 13:45:20    316s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2317.7M, EPOCH TIME: 1706985920.374888
[02/03 13:45:20    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:45:20    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[02/03 13:45:20    316s]   Spread Effort: high, standalone mode, useDDP on.
[02/03 13:45:20    316s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2253.7MB) @(0:05:17 - 0:05:17).
[02/03 13:45:20    316s] Move report: preRPlace moves 43 insts, mean move: 1.85 um, max move: 4.66 um 
[02/03 13:45:20    316s] 	Max move on inst (g220__9945): (49.19, 27.91) --> (49.28, 32.48)
[02/03 13:45:20    316s] 	Length: 10 sites, height: 1 rows, site name: core_ji3v, cell type: EN2JI3VX0
[02/03 13:45:20    316s] wireLenOptFixPriorityInst 0 inst fixed
[02/03 13:45:20    316s] tweakage running in 4 threads.
[02/03 13:45:20    316s] Placement tweakage begins.
[02/03 13:45:20    316s] wire length = 1.432e+03
[02/03 13:45:20    316s] wire length = 1.392e+03
[02/03 13:45:20    316s] Placement tweakage ends.
[02/03 13:45:20    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:45:20    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[02/03 13:45:20    316s] Move report: tweak moves 6 insts, mean move: 4.57 um, max move: 9.52 um 
[02/03 13:45:20    316s] 	Max move on inst (g219__4733): (58.80, 32.48) --> (49.28, 32.48)
[02/03 13:45:20    316s] 
[02/03 13:45:20    316s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 13:45:20    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:45:20    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[02/03 13:45:20    316s] Move report: legalization moves 4 insts, mean move: 2.52 um, max move: 5.60 um spiral
[02/03 13:45:20    316s] 	Max move on inst (g202__5122): (38.08, 50.40) --> (32.48, 50.40)
[02/03 13:45:20    316s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:45:20    316s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:45:20    316s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2259.7MB) @(0:05:17 - 0:05:17).
[02/03 13:45:20    316s] Move report: Detail placement moves 43 insts, mean move: 2.43 um, max move: 13.38 um 
[02/03 13:45:20    316s] 	Max move on inst (g219__4733): (59.03, 28.85) --> (49.28, 32.48)
[02/03 13:45:20    316s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2259.7MB
[02/03 13:45:20    316s] Statistics of distance of Instance movement in refine placement:
[02/03 13:45:20    316s]   maximum (X+Y) =        13.38 um
[02/03 13:45:20    316s]   inst (g219__4733) with max move: (59.028, 28.85) -> (49.28, 32.48)
[02/03 13:45:20    316s]   mean    (X+Y) =         2.43 um
[02/03 13:45:20    316s] Summary Report:
[02/03 13:45:20    316s] Instances move: 43 (out of 43 movable)
[02/03 13:45:20    316s] Instances flipped: 0
[02/03 13:45:20    316s] Mean displacement: 2.43 um
[02/03 13:45:20    316s] Max displacement: 13.38 um (Instance: g219__4733) (59.028, 28.85) -> (49.28, 32.48)
[02/03 13:45:20    316s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NO2JI3VX0
[02/03 13:45:20    316s] Total instances moved : 43
[02/03 13:45:20    316s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.019, MEM:2259.7M, EPOCH TIME: 1706985920.391354
[02/03 13:45:20    316s] Total net bbox length = 1.148e+03 (4.754e+02 6.730e+02) (ext = 2.923e+02)
[02/03 13:45:20    316s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2259.7MB
[02/03 13:45:20    316s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2259.7MB) @(0:05:17 - 0:05:17).
[02/03 13:45:20    316s] *** Finished refinePlace (0:05:17 mem=2259.7M) ***
[02/03 13:45:20    316s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.1
[02/03 13:45:20    316s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.021, MEM:2259.7M, EPOCH TIME: 1706985920.391582
[02/03 13:45:20    316s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2259.7M, EPOCH TIME: 1706985920.391627
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] All LLGs are deleted
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2259.7M, EPOCH TIME: 1706985920.391824
[02/03 13:45:20    316s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2259.7M, EPOCH TIME: 1706985920.391889
[02/03 13:45:20    316s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2254.7M, EPOCH TIME: 1706985920.392754
[02/03 13:45:20    316s] *** End of Placement (cpu=0:00:00.6, real=0:00:02.0, mem=2254.7M) ***
[02/03 13:45:20    316s] Processing tracks to init pin-track alignment.
[02/03 13:45:20    316s] z: 2, totalTracks: 1
[02/03 13:45:20    316s] z: 4, totalTracks: 1
[02/03 13:45:20    316s] z: 6, totalTracks: 1
[02/03 13:45:20    316s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:45:20    316s] All LLGs are deleted
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2254.7M, EPOCH TIME: 1706985920.393734
[02/03 13:45:20    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2254.7M, EPOCH TIME: 1706985920.393803
[02/03 13:45:20    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2254.7M, EPOCH TIME: 1706985920.393880
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2254.7M, EPOCH TIME: 1706985920.394038
[02/03 13:45:20    316s] Max number of tech site patterns supported in site array is 256.
[02/03 13:45:20    316s] Core basic site is core_ji3v
[02/03 13:45:20    316s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2254.7M, EPOCH TIME: 1706985920.401246
[02/03 13:45:20    316s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:45:20    316s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:45:20    316s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2286.8M, EPOCH TIME: 1706985920.402368
[02/03 13:45:20    316s] Fast DP-INIT is on for default
[02/03 13:45:20    316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:45:20    316s] Atter site array init, number of instance map data is 0.
[02/03 13:45:20    316s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2286.8M, EPOCH TIME: 1706985920.402602
[02/03 13:45:20    316s] 
[02/03 13:45:20    316s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:20    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2286.8M, EPOCH TIME: 1706985920.402778
[02/03 13:45:20    316s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2286.8M, EPOCH TIME: 1706985920.402852
[02/03 13:45:20    316s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2286.8M, EPOCH TIME: 1706985920.402910
[02/03 13:45:20    316s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:2286.7M, EPOCH TIME: 1706985920.404017
[02/03 13:45:20    316s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[02/03 13:45:20    316s] Density distribution unevenness ratio = 0.000%
[02/03 13:45:20    316s] Density distribution unevenness ratio (U70) = 0.000%
[02/03 13:45:20    316s] Density distribution unevenness ratio (U80) = 0.000%
[02/03 13:45:20    316s] Density distribution unevenness ratio (U90) = 0.000%
[02/03 13:45:20    316s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:2286.7M, EPOCH TIME: 1706985920.404109
[02/03 13:45:20    316s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2286.7M, EPOCH TIME: 1706985920.404152
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] All LLGs are deleted
[02/03 13:45:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    316s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2286.7M, EPOCH TIME: 1706985920.404283
[02/03 13:45:20    316s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2286.7M, EPOCH TIME: 1706985920.404339
[02/03 13:45:20    316s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2286.7M, EPOCH TIME: 1706985920.404654
[02/03 13:45:20    316s] *** Free Virtual Timing Model ...(mem=2286.7M)
[02/03 13:45:20    316s] <CMD> setDelayCalMode -engine aae
[02/03 13:45:20    316s] <CMD> all_setup_analysis_views
[02/03 13:45:20    316s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:20    316s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[02/03 13:45:20    316s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[02/03 13:45:20    316s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[02/03 13:45:20    316s] <CMD> get_ccopt_clock_trees *
[02/03 13:45:20    316s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[02/03 13:45:20    316s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[02/03 13:45:20    316s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[02/03 13:45:20    316s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[02/03 13:45:20    316s] <CMD> getPlaceMode -quiet -timingEffort
[02/03 13:45:20    316s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 13:45:20    316s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[02/03 13:45:20    316s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 13:45:20    316s] **INFO: Enable pre-place timing setting for timing analysis
[02/03 13:45:20    316s] Set Using Default Delay Limit as 101.
[02/03 13:45:20    316s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/03 13:45:20    316s] <CMD> set delaycal_use_default_delay_limit 101
[02/03 13:45:20    316s] Set Default Net Delay as 0 ps.
[02/03 13:45:20    316s] <CMD> set delaycal_default_net_delay 0
[02/03 13:45:20    316s] Set Default Net Load as 0 pF. 
[02/03 13:45:20    316s] <CMD> set delaycal_default_net_load 0
[02/03 13:45:20    316s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/03 13:45:20    316s] <CMD> getAnalysisMode -clkSrcPath -quiet
[02/03 13:45:20    316s] <CMD> getAnalysisMode -clockPropagation -quiet
[02/03 13:45:20    316s] <CMD> getAnalysisMode -checkType -quiet
[02/03 13:45:20    316s] <CMD> buildTimingGraph
[02/03 13:45:20    316s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/03 13:45:20    316s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/03 13:45:20    316s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[02/03 13:45:20    316s] **INFO: Analyzing IO path groups for slack adjustment
[02/03 13:45:20    316s] <CMD> get_global timing_enable_path_group_priority
[02/03 13:45:20    316s] <CMD> get_global timing_constraint_enable_group_path_resetting
[02/03 13:45:20    316s] <CMD> set_global timing_enable_path_group_priority false
[02/03 13:45:20    316s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[02/03 13:45:20    316s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[02/03 13:45:20    316s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/03 13:45:20    316s] <CMD> group_path -name in2reg_tmp.606 -from {0xb2 0xb5} -to 0xb6 -ignore_source_of_trigger_arc
[02/03 13:45:20    316s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[02/03 13:45:20    316s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/03 13:45:20    316s] <CMD> group_path -name in2out_tmp.606 -from {0xbd 0xc0} -to 0xc1 -ignore_source_of_trigger_arc
[02/03 13:45:20    316s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/03 13:45:20    316s] <CMD> group_path -name reg2reg_tmp.606 -from 0xc7 -to 0xcc
[02/03 13:45:20    316s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/03 13:45:20    316s] <CMD> group_path -name reg2out_tmp.606 -from 0xd7 -to 0xdc
[02/03 13:45:20    316s] <CMD> setPathGroupOptions reg2reg_tmp.606 -effortLevel high
[02/03 13:45:20    316s] Effort level <high> specified for reg2reg_tmp.606 path_group
[02/03 13:45:20    317s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:45:20    317s] #################################################################################
[02/03 13:45:20    317s] # Design Stage: PreRoute
[02/03 13:45:20    317s] # Design Name: counter
[02/03 13:45:20    317s] # Design Mode: 180nm
[02/03 13:45:20    317s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:45:20    317s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:45:20    317s] # Signoff Settings: SI Off 
[02/03 13:45:20    317s] #################################################################################
[02/03 13:45:20    317s] Topological Sorting (REAL = 0:00:00.0, MEM = 2275.2M, InitMEM = 2275.2M)
[02/03 13:45:20    317s] Calculate delays in BcWc mode...
[02/03 13:45:20    317s] Start delay calculation (fullDC) (4 T). (MEM=2275.23)
[02/03 13:45:20    317s] End AAE Lib Interpolated Model. (MEM=2286.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:45:20    317s] Total number of fetched objects 46
[02/03 13:45:20    317s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:45:20    317s] End delay calculation. (MEM=2416.9 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:45:20    317s] End delay calculation (fullDC). (MEM=2416.9 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:45:20    317s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2416.9M) ***
[02/03 13:45:20    317s] <CMD> reset_path_group -name reg2out_tmp.606
[02/03 13:45:20    317s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:20    317s] <CMD> reset_path_group -name in2reg_tmp.606
[02/03 13:45:20    317s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:20    317s] <CMD> reset_path_group -name in2out_tmp.606
[02/03 13:45:20    317s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:20    317s] <CMD> reset_path_group -name reg2reg_tmp.606
[02/03 13:45:20    317s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/03 13:45:20    317s] **INFO: Disable pre-place timing setting for timing analysis
[02/03 13:45:20    317s] <CMD> setDelayCalMode -ignoreNetLoad false
[02/03 13:45:20    317s] Set Using Default Delay Limit as 1000.
[02/03 13:45:20    317s] <CMD> set delaycal_use_default_delay_limit 1000
[02/03 13:45:20    317s] Set Default Net Delay as 1000 ps.
[02/03 13:45:20    317s] <CMD> set delaycal_default_net_delay 1000ps
[02/03 13:45:20    317s] Set Default Net Load as 0.5 pF. 
[02/03 13:45:20    317s] <CMD> set delaycal_default_net_load 0.5pf
[02/03 13:45:20    317s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/03 13:45:20    317s] <CMD> all_setup_analysis_views
[02/03 13:45:20    317s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[02/03 13:45:20    317s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -improveWithPsp
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[02/03 13:45:20    317s] <CMD> getPlaceMode -congRepair -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -fp -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[02/03 13:45:20    317s] <CMD> getPlaceMode -user -congRepairMaxIter
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[02/03 13:45:20    317s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[02/03 13:45:20    317s] <CMD> setPlaceMode -congRepairMaxIter 1
[02/03 13:45:20    317s] <CMD> getPlaceMode -quickCTS -quiet
[02/03 13:45:20    317s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[02/03 13:45:20    317s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[02/03 13:45:20    317s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[02/03 13:45:20    317s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/03 13:45:20    317s] <CMD> congRepair
[02/03 13:45:20    317s] Info: Disable timing driven in postCTS congRepair.
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] Starting congRepair ...
[02/03 13:45:20    317s] User Input Parameters:
[02/03 13:45:20    317s] - Congestion Driven    : On
[02/03 13:45:20    317s] - Timing Driven        : Off
[02/03 13:45:20    317s] - Area-Violation Based : On
[02/03 13:45:20    317s] - Start Rollback Level : -5
[02/03 13:45:20    317s] - Legalized            : On
[02/03 13:45:20    317s] - Window Based         : Off
[02/03 13:45:20    317s] - eDen incr mode       : Off
[02/03 13:45:20    317s] - Small incr mode      : Off
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2407.4M, EPOCH TIME: 1706985920.588822
[02/03 13:45:20    317s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:2407.4M, EPOCH TIME: 1706985920.592714
[02/03 13:45:20    317s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2407.4M, EPOCH TIME: 1706985920.592772
[02/03 13:45:20    317s] Starting Early Global Route congestion estimation: mem = 2407.4M
[02/03 13:45:20    317s] (I)      ============================ Layers =============================
[02/03 13:45:20    317s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:45:20    317s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:45:20    317s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:45:20    317s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:45:20    317s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:45:20    317s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:45:20    317s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:45:20    317s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:45:20    317s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:45:20    317s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:45:20    317s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:45:20    317s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:45:20    317s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:45:20    317s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:45:20    317s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:45:20    317s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:45:20    317s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:45:20    317s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:45:20    317s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:45:20    317s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:45:20    317s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:45:20    317s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:45:20    317s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:45:20    317s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:45:20    317s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:45:20    317s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:45:20    317s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:45:20    317s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:45:20    317s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:45:20    317s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:45:20    317s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:45:20    317s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:45:20    317s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:45:20    317s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:45:20    317s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:45:20    317s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:45:20    317s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:45:20    317s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:45:20    317s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:45:20    317s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:45:20    317s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:45:20    317s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:45:20    317s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:45:20    317s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:45:20    317s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:45:20    317s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:45:20    317s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:45:20    317s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:45:20    317s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:45:20    317s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:45:20    317s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:45:20    317s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:45:20    317s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:45:20    317s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:45:20    317s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:45:20    317s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:45:20    317s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:45:20    317s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:45:20    317s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:45:20    317s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:45:20    317s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:45:20    317s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:45:20    317s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:45:20    317s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:45:20    317s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:45:20    317s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:45:20    317s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:45:20    317s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:45:20    317s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:45:20    317s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:45:20    317s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:45:20    317s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:45:20    317s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:45:20    317s] (I)      Started Import and model ( Curr Mem: 2407.39 MB )
[02/03 13:45:20    317s] (I)      Default pattern map key = counter_default.
[02/03 13:45:20    317s] (I)      == Non-default Options ==
[02/03 13:45:20    317s] (I)      Maximum routing layer                              : 4
[02/03 13:45:20    317s] (I)      Number of threads                                  : 4
[02/03 13:45:20    317s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 13:45:20    317s] (I)      Method to set GCell size                           : row
[02/03 13:45:20    317s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:45:20    317s] (I)      Use row-based GCell size
[02/03 13:45:20    317s] (I)      Use row-based GCell align
[02/03 13:45:20    317s] (I)      layer 0 area = 202000
[02/03 13:45:20    317s] (I)      layer 1 area = 202000
[02/03 13:45:20    317s] (I)      layer 2 area = 202000
[02/03 13:45:20    317s] (I)      layer 3 area = 202000
[02/03 13:45:20    317s] (I)      GCell unit size   : 4480
[02/03 13:45:20    317s] (I)      GCell multiplier  : 1
[02/03 13:45:20    317s] (I)      GCell row height  : 4480
[02/03 13:45:20    317s] (I)      Actual row height : 4480
[02/03 13:45:20    317s] (I)      GCell align ref   : 10080 10080
[02/03 13:45:20    317s] [NR-eGR] Track table information for default rule: 
[02/03 13:45:20    317s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:45:20    317s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:45:20    317s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:45:20    317s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:45:20    317s] [NR-eGR] METTP has single uniform track structure
[02/03 13:45:20    317s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:45:20    317s] (I)      ================= Default via ==================
[02/03 13:45:20    317s] (I)      +---+--------------------+---------------------+
[02/03 13:45:20    317s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:45:20    317s] (I)      +---+--------------------+---------------------+
[02/03 13:45:20    317s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:45:20    317s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:45:20    317s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:45:20    317s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:45:20    317s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:45:20    317s] (I)      +---+--------------------+---------------------+
[02/03 13:45:20    317s] [NR-eGR] Read 51 PG shapes
[02/03 13:45:20    317s] [NR-eGR] Read 0 clock shapes
[02/03 13:45:20    317s] [NR-eGR] Read 0 other shapes
[02/03 13:45:20    317s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:45:20    317s] [NR-eGR] #Instance Blockages : 0
[02/03 13:45:20    317s] [NR-eGR] #PG Blockages       : 51
[02/03 13:45:20    317s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:45:20    317s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:45:20    317s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:45:20    317s] [NR-eGR] #Other Blockages    : 0
[02/03 13:45:20    317s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:45:20    317s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:45:20    317s] [NR-eGR] Read 46 nets ( ignored 0 )
[02/03 13:45:20    317s] (I)      early_global_route_priority property id does not exist.
[02/03 13:45:20    317s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:45:20    317s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:45:20    317s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:45:20    317s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 13:45:20    317s] (I)      Number of ignored nets                =      0
[02/03 13:45:20    317s] (I)      Number of connected nets              =      0
[02/03 13:45:20    317s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:45:20    317s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:45:20    317s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:45:20    317s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:45:20    317s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:45:20    317s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:45:20    317s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:45:20    317s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:45:20    317s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:45:20    317s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:45:20    317s] (I)      Ndr track 0 does not exist
[02/03 13:45:20    317s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:45:20    317s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:45:20    317s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:45:20    317s] (I)      Site width          :   560  (dbu)
[02/03 13:45:20    317s] (I)      Row height          :  4480  (dbu)
[02/03 13:45:20    317s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:45:20    317s] (I)      GCell width         :  4480  (dbu)
[02/03 13:45:20    317s] (I)      GCell height        :  4480  (dbu)
[02/03 13:45:20    317s] (I)      Grid                :    17    15     4
[02/03 13:45:20    317s] (I)      Layer numbers       :     1     2     3     4
[02/03 13:45:20    317s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 13:45:20    317s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 13:45:20    317s] (I)      Default wire width  :   230   280   280   280
[02/03 13:45:20    317s] (I)      Default wire space  :   230   280   280   280
[02/03 13:45:20    317s] (I)      Default wire pitch  :   460   560   560   560
[02/03 13:45:20    317s] (I)      Default pitch size  :   460   560   560   560
[02/03 13:45:20    317s] (I)      First track coord   :   280   280   280   280
[02/03 13:45:20    317s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 13:45:20    317s] (I)      Total num of tracks :   116   131   116   131
[02/03 13:45:20    317s] (I)      Num of masks        :     1     1     1     1
[02/03 13:45:20    317s] (I)      Num of trim masks   :     0     0     0     0
[02/03 13:45:20    317s] (I)      --------------------------------------------------------
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] [NR-eGR] ============ Routing rule table ============
[02/03 13:45:20    317s] [NR-eGR] Rule id: 0  Nets: 46
[02/03 13:45:20    317s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:45:20    317s] (I)                    Layer    2    3    4 
[02/03 13:45:20    317s] (I)                    Pitch  560  560  560 
[02/03 13:45:20    317s] (I)             #Used tracks    1    1    1 
[02/03 13:45:20    317s] (I)       #Fully used tracks    1    1    1 
[02/03 13:45:20    317s] [NR-eGR] ========================================
[02/03 13:45:20    317s] [NR-eGR] 
[02/03 13:45:20    317s] (I)      =============== Blocked Tracks ===============
[02/03 13:45:20    317s] (I)      +-------+---------+----------+---------------+
[02/03 13:45:20    317s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:45:20    317s] (I)      +-------+---------+----------+---------------+
[02/03 13:45:20    317s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:45:20    317s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:45:20    317s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:45:20    317s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 13:45:20    317s] (I)      +-------+---------+----------+---------------+
[02/03 13:45:20    317s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2407.39 MB )
[02/03 13:45:20    317s] (I)      Reset routing kernel
[02/03 13:45:20    317s] (I)      Started Global Routing ( Curr Mem: 2407.39 MB )
[02/03 13:45:20    317s] (I)      totalPins=154  totalGlobalPin=147 (95.45%)
[02/03 13:45:20    317s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 13:45:20    317s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 4]
[02/03 13:45:20    317s] (I)      
[02/03 13:45:20    317s] (I)      ============  Phase 1a Route ============
[02/03 13:45:20    317s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 4.99% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:45:20    317s] (I)      
[02/03 13:45:20    317s] (I)      ============  Phase 1b Route ============
[02/03 13:45:20    317s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 4.99% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:45:20    317s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.348480e+03um
[02/03 13:45:20    317s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:45:20    317s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:45:20    317s] (I)      
[02/03 13:45:20    317s] (I)      ============  Phase 1c Route ============
[02/03 13:45:20    317s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 4.99% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:45:20    317s] (I)      
[02/03 13:45:20    317s] (I)      ============  Phase 1d Route ============
[02/03 13:45:20    317s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 4.99% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:45:20    317s] (I)      
[02/03 13:45:20    317s] (I)      ============  Phase 1e Route ============
[02/03 13:45:20    317s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 4.99% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:45:20    317s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.348480e+03um
[02/03 13:45:20    317s] (I)      
[02/03 13:45:20    317s] (I)      ============  Phase 1l Route ============
[02/03 13:45:20    317s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:45:20    317s] (I)      Layer  2:       1320       211         0         112        1792    ( 5.88%) 
[02/03 13:45:20    317s] (I)      Layer  3:       1856       131         0           0        1920    ( 0.00%) 
[02/03 13:45:20    317s] (I)      Layer  4:       1834        23         0           0        1904    ( 0.00%) 
[02/03 13:45:20    317s] (I)      Total:          5010       365         0         112        5616    ( 1.96%) 
[02/03 13:45:20    317s] (I)      
[02/03 13:45:20    317s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:45:20    317s] [NR-eGR]                        OverCon            
[02/03 13:45:20    317s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:45:20    317s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 13:45:20    317s] [NR-eGR] ----------------------------------------------
[02/03 13:45:20    317s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:45:20    317s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 13:45:20    317s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:45:20    317s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 13:45:20    317s] [NR-eGR] ----------------------------------------------
[02/03 13:45:20    317s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 13:45:20    317s] [NR-eGR] 
[02/03 13:45:20    317s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2439.40 MB )
[02/03 13:45:20    317s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 13:45:20    317s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 13:45:20    317s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2439.4M
[02/03 13:45:20    317s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.028, MEM:2439.4M, EPOCH TIME: 1706985920.620367
[02/03 13:45:20    317s] OPERPROF: Starting HotSpotCal at level 1, MEM:2439.4M, EPOCH TIME: 1706985920.620410
[02/03 13:45:20    317s] [hotspot] +------------+---------------+---------------+
[02/03 13:45:20    317s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:45:20    317s] [hotspot] +------------+---------------+---------------+
[02/03 13:45:20    317s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:45:20    317s] [hotspot] +------------+---------------+---------------+
[02/03 13:45:20    317s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:45:20    317s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:45:20    317s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2439.4M, EPOCH TIME: 1706985920.622156
[02/03 13:45:20    317s] Skipped repairing congestion.
[02/03 13:45:20    317s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2439.4M, EPOCH TIME: 1706985920.622230
[02/03 13:45:20    317s] Starting Early Global Route wiring: mem = 2439.4M
[02/03 13:45:20    317s] (I)      ============= Track Assignment ============
[02/03 13:45:20    317s] (I)      Started Track Assignment (4T) ( Curr Mem: 2439.39 MB )
[02/03 13:45:20    317s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 13:45:20    317s] (I)      Run Multi-thread track assignment
[02/03 13:45:20    317s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.40 MB )
[02/03 13:45:20    317s] (I)      Started Export ( Curr Mem: 2439.40 MB )
[02/03 13:45:20    317s] [NR-eGR]                 Length (um)  Vias 
[02/03 13:45:20    317s] [NR-eGR] ----------------------------------
[02/03 13:45:20    317s] [NR-eGR]  MET1    (1H)             0   143 
[02/03 13:45:20    317s] [NR-eGR]  MET2    (2V)           708   198 
[02/03 13:45:20    317s] [NR-eGR]  MET3    (3H)           587    19 
[02/03 13:45:20    317s] [NR-eGR]  MET4    (4V)           110     0 
[02/03 13:45:20    317s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 13:45:20    317s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 13:45:20    317s] [NR-eGR] ----------------------------------
[02/03 13:45:20    317s] [NR-eGR]          Total         1405   360 
[02/03 13:45:20    317s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:45:20    317s] [NR-eGR] Total half perimeter of net bounding box: 1148um
[02/03 13:45:20    317s] [NR-eGR] Total length: 1405um, number of vias: 360
[02/03 13:45:20    317s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:45:20    317s] [NR-eGR] Total eGR-routed clock nets wire length: 124um, number of vias: 14
[02/03 13:45:20    317s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:45:20    317s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.40 MB )
[02/03 13:45:20    317s] Early Global Route wiring runtime: 0.01 seconds, mem = 2242.4M
[02/03 13:45:20    317s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.006, MEM:2242.4M, EPOCH TIME: 1706985920.628371
[02/03 13:45:20    317s] Tdgp not successfully inited but do clear! skip clearing
[02/03 13:45:20    317s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:45:20    317s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/03 13:45:20    317s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/03 13:45:20    317s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -congRepairMaxIter
[02/03 13:45:20    317s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/03 13:45:20    317s] <CMD> all_setup_analysis_views
[02/03 13:45:20    317s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:20    317s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[02/03 13:45:20    317s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[02/03 13:45:20    317s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -timingEffort
[02/03 13:45:20    317s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[02/03 13:45:20    317s] *** Finishing placeDesign default flow ***
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[02/03 13:45:20    317s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 2242.4M **
[02/03 13:45:20    317s] <CMD> getPlaceMode -trimView -quiet
[02/03 13:45:20    317s] <CMD> getOptMode -quiet -viewOptPolishing
[02/03 13:45:20    317s] <CMD> getOptMode -quiet -fastViewOpt
[02/03 13:45:20    317s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[02/03 13:45:20    317s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[02/03 13:45:20    317s] Tdgp not successfully inited but do clear! skip clearing
[02/03 13:45:20    317s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[02/03 13:45:20    317s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:20    317s] <CMD> setExtractRCMode -engine preRoute
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -ignoreScan
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -repairPlace
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[02/03 13:45:20    317s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[02/03 13:45:20    317s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[02/03 13:45:20    317s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -clusterMode
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[02/03 13:45:20    317s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 13:45:20    317s] <CMD> setPlaceMode -reset -expHiddenFastMode
[02/03 13:45:20    317s] <CMD> getPlaceMode -tcg2Pass -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/03 13:45:20    317s] <CMD> getPlaceMode -fp -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -fastfp -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -doRPlace -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[02/03 13:45:20    317s] <CMD> getPlaceMode -quickCTS -quiet
[02/03 13:45:20    317s] <CMD> set spgFlowInInitialPlace 0
[02/03 13:45:20    317s] <CMD> getPlaceMode -user -maxRouteLayer
[02/03 13:45:20    317s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[02/03 13:45:20    317s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[02/03 13:45:20    317s] <CMD> getDesignMode -quiet -flowEffort
[02/03 13:45:20    317s] <CMD> report_message -end_cmd
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] *** Summary of all messages that are not suppressed in this session:
[02/03 13:45:20    317s] Severity  ID               Count  Summary                                  
[02/03 13:45:20    317s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/03 13:45:20    317s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/03 13:45:20    317s] *** Message Summary: 3 warning(s), 0 error(s)
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] <CMD> um::create_snapshot -name final -auto min
[02/03 13:45:20    317s] <CMD> um::pop_snapshot_stack
[02/03 13:45:20    317s] <CMD> um::create_snapshot -name place_design
[02/03 13:45:20    317s] *** placeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:02.2 (0.5), totSession cpu/real = 0:05:17.2/0:38:08.5 (0.1), mem = 2242.4M
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] =============================================================================================
[02/03 13:45:20    317s]  Final TAT Report : placeDesign #1                                              21.18-s099_1
[02/03 13:45:20    317s] =============================================================================================
[02/03 13:45:20    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:45:20    317s] ---------------------------------------------------------------------------------------------
[02/03 13:45:20    317s] [ TimingUpdate           ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[02/03 13:45:20    317s] [ FullDelayCalc          ]      3   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 13:45:20    317s] [ MISC                   ]          0:00:02.1  (  94.6 % )     0:00:02.1 /  0:00:01.0    0.5
[02/03 13:45:20    317s] ---------------------------------------------------------------------------------------------
[02/03 13:45:20    317s]  placeDesign #1 TOTAL               0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.2    0.5
[02/03 13:45:20    317s] ---------------------------------------------------------------------------------------------
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 13:45:20    317s] <CMD> checkPlace output/TM_select_3.checkPlace
[02/03 13:45:20    317s] OPERPROF: Starting checkPlace at level 1, MEM:2242.4M, EPOCH TIME: 1706985920.642312
[02/03 13:45:20    317s] Processing tracks to init pin-track alignment.
[02/03 13:45:20    317s] z: 2, totalTracks: 1
[02/03 13:45:20    317s] z: 4, totalTracks: 1
[02/03 13:45:20    317s] z: 6, totalTracks: 1
[02/03 13:45:20    317s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:45:20    317s] All LLGs are deleted
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2242.4M, EPOCH TIME: 1706985920.643597
[02/03 13:45:20    317s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2242.4M, EPOCH TIME: 1706985920.643677
[02/03 13:45:20    317s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2242.4M, EPOCH TIME: 1706985920.643726
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2242.4M, EPOCH TIME: 1706985920.643905
[02/03 13:45:20    317s] Max number of tech site patterns supported in site array is 256.
[02/03 13:45:20    317s] Core basic site is core_ji3v
[02/03 13:45:20    317s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2242.4M, EPOCH TIME: 1706985920.651057
[02/03 13:45:20    317s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 13:45:20    317s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 13:45:20    317s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2242.4M, EPOCH TIME: 1706985920.652079
[02/03 13:45:20    317s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 13:45:20    317s] SiteArray: use 16,384 bytes
[02/03 13:45:20    317s] SiteArray: current memory after site array memory allocation 2242.4M
[02/03 13:45:20    317s] SiteArray: FP blocked sites are writable
[02/03 13:45:20    317s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:45:20    317s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2242.4M, EPOCH TIME: 1706985920.652406
[02/03 13:45:20    317s] Process 46 wires and vias for routing blockage analysis
[02/03 13:45:20    317s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2242.4M, EPOCH TIME: 1706985920.653577
[02/03 13:45:20    317s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 13:45:20    317s] Atter site array init, number of instance map data is 0.
[02/03 13:45:20    317s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2242.4M, EPOCH TIME: 1706985920.653672
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:20    317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2242.4M, EPOCH TIME: 1706985920.653839
[02/03 13:45:20    317s] ** NOTE: Created directory path 'output' for file 'output/TM_select_3.checkPlace'.
[02/03 13:45:20    317s] Begin checking placement ... (start mem=2242.4M, init mem=2242.4M)
[02/03 13:45:20    317s] Begin checking exclusive groups violation ...
[02/03 13:45:20    317s] There are 0 groups to check, max #box is 0, total #box is 0
[02/03 13:45:20    317s] Finished checking exclusive groups violations. Found 0 Vio.
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] Running CheckPlace using 4 threads!...
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] ...checkPlace MT is done!
[02/03 13:45:20    317s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:45:20    317s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[02/03 13:45:20    317s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2210.4M, EPOCH TIME: 1706985920.674613
[02/03 13:45:20    317s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2210.4M, EPOCH TIME: 1706985920.674706
[02/03 13:45:20    317s] *info: Placed = 43            
[02/03 13:45:20    317s] *info: Unplaced = 0           
[02/03 13:45:20    317s] Placement Density:39.89%(951/2383)
[02/03 13:45:20    317s] Placement Density (including fixed std cells):39.89%(951/2383)
[02/03 13:45:20    317s] All LLGs are deleted
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2210.4M, EPOCH TIME: 1706985920.675172
[02/03 13:45:20    317s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2210.4M, EPOCH TIME: 1706985920.675255
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2210.4M)
[02/03 13:45:20    317s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.034, MEM:2210.4M, EPOCH TIME: 1706985920.675964
[02/03 13:45:20    317s] <CMD> setDrawView place
[02/03 13:45:20    317s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 13:45:20    317s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix TM_select_3_preCTS -outDir timingReports
[02/03 13:45:20    317s] #optDebug: fT-S <1 1 0 0 0>
[02/03 13:45:20    317s] *** timeDesign #2 [begin] : totSession cpu/real = 0:05:17.2/0:38:08.6 (0.1), mem = 2210.4M
[02/03 13:45:20    317s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2208.4M, EPOCH TIME: 1706985920.684165
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] All LLGs are deleted
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2208.4M, EPOCH TIME: 1706985920.684238
[02/03 13:45:20    317s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2208.4M, EPOCH TIME: 1706985920.684282
[02/03 13:45:20    317s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2208.4M, EPOCH TIME: 1706985920.684334
[02/03 13:45:20    317s] Start to check current routing status for nets...
[02/03 13:45:20    317s] All nets are already routed correctly.
[02/03 13:45:20    317s] End to check current routing status for nets (mem=2208.4M)
[02/03 13:45:20    317s] Extraction called for design 'counter' of instances=43 and nets=48 using extraction engine 'preRoute' .
[02/03 13:45:20    317s] PreRoute RC Extraction called for design counter.
[02/03 13:45:20    317s] RC Extraction called in multi-corner(2) mode.
[02/03 13:45:20    317s] RCMode: PreRoute
[02/03 13:45:20    317s]       RC Corner Indexes            0       1   
[02/03 13:45:20    317s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 13:45:20    317s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 13:45:20    317s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 13:45:20    317s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 13:45:20    317s] Shrink Factor                : 1.00000
[02/03 13:45:20    317s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 13:45:20    317s] Using capacitance table file ...
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s] Trim Metal Layers:
[02/03 13:45:20    317s] LayerId::1 widthSet size::4
[02/03 13:45:20    317s] LayerId::2 widthSet size::4
[02/03 13:45:20    317s] LayerId::3 widthSet size::4
[02/03 13:45:20    317s] LayerId::4 widthSet size::4
[02/03 13:45:20    317s] LayerId::5 widthSet size::4
[02/03 13:45:20    317s] LayerId::6 widthSet size::2
[02/03 13:45:20    317s] Updating RC grid for preRoute extraction ...
[02/03 13:45:20    317s] eee: pegSigSF::1.070000
[02/03 13:45:20    317s] Initializing multi-corner capacitance tables ... 
[02/03 13:45:20    317s] Initializing multi-corner resistance tables ...
[02/03 13:45:20    317s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:45:20    317s] eee: l::2 avDens::0.074106 usedTrk::23.713951 availTrk::320.000000 sigTrk::23.713951
[02/03 13:45:20    317s] eee: l::3 avDens::0.040957 usedTrk::13.106250 availTrk::320.000000 sigTrk::13.106250
[02/03 13:45:20    317s] eee: l::4 avDens::0.010208 usedTrk::2.450000 availTrk::240.000000 sigTrk::2.450000
[02/03 13:45:20    317s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:45:20    317s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:45:20    317s] {RT max_rc 0 4 4 0}
[02/03 13:45:20    317s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.078147 aWlH=0.000000 lMod=0 pMax=0.829800 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:45:20    317s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2216.391M)
[02/03 13:45:20    317s] Effort level <high> specified for reg2reg path_group
[02/03 13:45:20    317s] All LLGs are deleted
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2256.6M, EPOCH TIME: 1706985920.751444
[02/03 13:45:20    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2256.6M, EPOCH TIME: 1706985920.751536
[02/03 13:45:20    317s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2256.6M, EPOCH TIME: 1706985920.751599
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2256.6M, EPOCH TIME: 1706985920.751767
[02/03 13:45:20    317s] Max number of tech site patterns supported in site array is 256.
[02/03 13:45:20    317s] Core basic site is core_ji3v
[02/03 13:45:20    317s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2256.6M, EPOCH TIME: 1706985920.759195
[02/03 13:45:20    317s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 13:45:20    317s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 13:45:20    317s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2280.6M, EPOCH TIME: 1706985920.760540
[02/03 13:45:20    317s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 13:45:20    317s] SiteArray: use 16,384 bytes
[02/03 13:45:20    317s] SiteArray: current memory after site array memory allocation 2280.6M
[02/03 13:45:20    317s] SiteArray: FP blocked sites are writable
[02/03 13:45:20    317s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2280.6M, EPOCH TIME: 1706985920.760865
[02/03 13:45:20    317s] Process 46 wires and vias for routing blockage analysis
[02/03 13:45:20    317s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:2280.6M, EPOCH TIME: 1706985920.761490
[02/03 13:45:20    317s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 13:45:20    317s] Atter site array init, number of instance map data is 0.
[02/03 13:45:20    317s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2280.6M, EPOCH TIME: 1706985920.761596
[02/03 13:45:20    317s] 
[02/03 13:45:20    317s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:20    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2280.6M, EPOCH TIME: 1706985920.761919
[02/03 13:45:20    317s] All LLGs are deleted
[02/03 13:45:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:20    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2280.6M, EPOCH TIME: 1706985920.762077
[02/03 13:45:20    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2280.6M, EPOCH TIME: 1706985920.762134
[02/03 13:45:20    317s] Starting delay calculation for Setup views
[02/03 13:45:20    317s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:45:20    317s] #################################################################################
[02/03 13:45:20    317s] # Design Stage: PreRoute
[02/03 13:45:20    317s] # Design Name: counter
[02/03 13:45:20    317s] # Design Mode: 180nm
[02/03 13:45:20    317s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:45:20    317s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:45:20    317s] # Signoff Settings: SI Off 
[02/03 13:45:20    317s] #################################################################################
[02/03 13:45:20    317s] Topological Sorting (REAL = 0:00:00.0, MEM = 2278.6M, InitMEM = 2278.6M)
[02/03 13:45:20    317s] Calculate delays in BcWc mode...
[02/03 13:45:20    317s] Start delay calculation (fullDC) (4 T). (MEM=2278.59)
[02/03 13:45:20    317s] End AAE Lib Interpolated Model. (MEM=2290.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:45:20    317s] Total number of fetched objects 46
[02/03 13:45:20    317s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:45:20    317s] End delay calculation. (MEM=2429.8 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 13:45:20    317s] End delay calculation (fullDC). (MEM=2429.8 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 13:45:20    317s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2429.8M) ***
[02/03 13:45:20    317s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:17 mem=2460.8M)
[02/03 13:45:21    317s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.143  | -0.143  |  2.507  |
|           TNS (ns):| -0.143  | -0.143  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 13:45:21    317s] All LLGs are deleted
[02/03 13:45:21    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.6M, EPOCH TIME: 1706985921.792398
[02/03 13:45:21    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.6M, EPOCH TIME: 1706985921.792490
[02/03 13:45:21    317s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2305.6M, EPOCH TIME: 1706985921.792550
[02/03 13:45:21    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2305.6M, EPOCH TIME: 1706985921.792726
[02/03 13:45:21    317s] Max number of tech site patterns supported in site array is 256.
[02/03 13:45:21    317s] Core basic site is core_ji3v
[02/03 13:45:21    317s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2305.6M, EPOCH TIME: 1706985921.800290
[02/03 13:45:21    317s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:45:21    317s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:45:21    317s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2305.6M, EPOCH TIME: 1706985921.801453
[02/03 13:45:21    317s] Fast DP-INIT is on for default
[02/03 13:45:21    317s] Atter site array init, number of instance map data is 0.
[02/03 13:45:21    317s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2305.6M, EPOCH TIME: 1706985921.801653
[02/03 13:45:21    317s] 
[02/03 13:45:21    317s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:21    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2305.6M, EPOCH TIME: 1706985921.801850
[02/03 13:45:21    317s] All LLGs are deleted
[02/03 13:45:21    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.6M, EPOCH TIME: 1706985921.801987
[02/03 13:45:21    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.6M, EPOCH TIME: 1706985921.802046
[02/03 13:45:21    317s] Density: 39.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 13:45:21    317s] All LLGs are deleted
[02/03 13:45:21    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.6M, EPOCH TIME: 1706985921.803190
[02/03 13:45:21    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.6M, EPOCH TIME: 1706985921.803255
[02/03 13:45:21    317s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2305.6M, EPOCH TIME: 1706985921.803309
[02/03 13:45:21    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2305.6M, EPOCH TIME: 1706985921.803447
[02/03 13:45:21    317s] Max number of tech site patterns supported in site array is 256.
[02/03 13:45:21    317s] Core basic site is core_ji3v
[02/03 13:45:21    317s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2305.6M, EPOCH TIME: 1706985921.810762
[02/03 13:45:21    317s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:45:21    317s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:45:21    317s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2305.6M, EPOCH TIME: 1706985921.811592
[02/03 13:45:21    317s] Fast DP-INIT is on for default
[02/03 13:45:21    317s] Atter site array init, number of instance map data is 0.
[02/03 13:45:21    317s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2305.6M, EPOCH TIME: 1706985921.811932
[02/03 13:45:21    317s] 
[02/03 13:45:21    317s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:21    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2305.6M, EPOCH TIME: 1706985921.812236
[02/03 13:45:21    317s] All LLGs are deleted
[02/03 13:45:21    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:21    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.6M, EPOCH TIME: 1706985921.812369
[02/03 13:45:21    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.6M, EPOCH TIME: 1706985921.812428
[02/03 13:45:21    317s] Reported timing to dir timingReports
[02/03 13:45:21    317s] Total CPU time: 0.35 sec
[02/03 13:45:21    317s] Total Real time: 1.0 sec
[02/03 13:45:21    317s] Total Memory Usage: 2305.570312 Mbytes
[02/03 13:45:21    317s] Info: pop threads available for lower-level modules during optimization.
[02/03 13:45:21    317s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.3/0:00:01.1 (0.3), totSession cpu/real = 0:05:17.6/0:38:09.7 (0.1), mem = 2305.6M
[02/03 13:45:21    317s] 
[02/03 13:45:21    317s] =============================================================================================
[02/03 13:45:21    317s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[02/03 13:45:21    317s] =============================================================================================
[02/03 13:45:21    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:45:21    317s] ---------------------------------------------------------------------------------------------
[02/03 13:45:21    317s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:45:21    317s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.2 % )     0:00:01.1 /  0:00:00.3    0.3
[02/03 13:45:21    317s] [ DrvReport              ]      1   0:00:00.8  (  65.9 % )     0:00:00.8 /  0:00:00.0    0.0
[02/03 13:45:21    317s] [ ExtractRC              ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.4
[02/03 13:45:21    317s] [ TimingUpdate           ]      1   0:00:00.1  (   8.0 % )     0:00:00.2 /  0:00:00.2    0.8
[02/03 13:45:21    317s] [ FullDelayCalc          ]      1   0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    0.7
[02/03 13:45:21    317s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/03 13:45:21    317s] [ GenerateReports        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 13:45:21    317s] [ MISC                   ]          0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.0    0.7
[02/03 13:45:21    317s] ---------------------------------------------------------------------------------------------
[02/03 13:45:21    317s]  timeDesign #2 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.3    0.3
[02/03 13:45:21    317s] ---------------------------------------------------------------------------------------------
[02/03 13:45:21    317s] 
[02/03 13:45:43    318s] <CMD> addTieHiLo -cell {LOGIC1JI3V LOGIC0JI3V} -prefix LTIE
[02/03 13:45:43    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:2309.7M, EPOCH TIME: 1706985943.611314
[02/03 13:45:43    318s] Processing tracks to init pin-track alignment.
[02/03 13:45:43    318s] z: 2, totalTracks: 1
[02/03 13:45:43    318s] z: 4, totalTracks: 1
[02/03 13:45:43    318s] z: 6, totalTracks: 1
[02/03 13:45:43    318s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:45:43    318s] All LLGs are deleted
[02/03 13:45:43    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:43    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:43    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2309.7M, EPOCH TIME: 1706985943.615372
[02/03 13:45:43    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2309.7M, EPOCH TIME: 1706985943.615701
[02/03 13:45:43    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2309.7M, EPOCH TIME: 1706985943.616046
[02/03 13:45:43    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:43    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:43    318s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2309.7M, EPOCH TIME: 1706985943.617024
[02/03 13:45:43    318s] Max number of tech site patterns supported in site array is 256.
[02/03 13:45:43    318s] Core basic site is core_ji3v
[02/03 13:45:43    319s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2309.7M, EPOCH TIME: 1706985943.630403
[02/03 13:45:43    319s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:45:43    319s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:45:43    319s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2309.7M, EPOCH TIME: 1706985943.631513
[02/03 13:45:43    319s] Fast DP-INIT is on for default
[02/03 13:45:43    319s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:45:43    319s] Atter site array init, number of instance map data is 0.
[02/03 13:45:43    319s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2309.7M, EPOCH TIME: 1706985943.631829
[02/03 13:45:43    319s] 
[02/03 13:45:43    319s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:45:43    319s] 
[02/03 13:45:43    319s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 13:45:43    319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2309.7M, EPOCH TIME: 1706985943.632034
[02/03 13:45:43    319s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2309.7M, EPOCH TIME: 1706985943.632091
[02/03 13:45:43    319s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2309.7M, EPOCH TIME: 1706985943.634039
[02/03 13:45:43    319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2309.7MB).
[02/03 13:45:43    319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:2309.7M, EPOCH TIME: 1706985943.634170
[02/03 13:45:43    319s] Options: No distance constraint, Max Fan-out = 10.
[02/03 13:45:43    319s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2309.7M, EPOCH TIME: 1706985943.634249
[02/03 13:45:43    319s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2309.7M, EPOCH TIME: 1706985943.634299
[02/03 13:45:43    319s] INFO: Total Number of Tie Cells (LOGIC1JI3V) placed: 0  
[02/03 13:45:43    319s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2309.7M, EPOCH TIME: 1706985943.634492
[02/03 13:45:43    319s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2309.7M, EPOCH TIME: 1706985943.634540
[02/03 13:45:43    319s] INFO: Total Number of Tie Cells (LOGIC0JI3V) placed: 0  
[02/03 13:45:43    319s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2309.7M, EPOCH TIME: 1706985943.634615
[02/03 13:45:43    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43).
[02/03 13:45:43    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:43    319s] All LLGs are deleted
[02/03 13:45:43    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:43    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:45:43    319s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2309.7M, EPOCH TIME: 1706985943.634842
[02/03 13:45:43    319s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2309.7M, EPOCH TIME: 1706985943.634927
[02/03 13:45:43    319s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2304.7M, EPOCH TIME: 1706985943.635493
[02/03 13:53:16    362s] <CMD> zoomBox 3.06400 2.67000 71.65700 64.07500
[02/03 13:53:18    362s] <CMD> zoomBox 13.62800 12.45900 63.18600 56.82400
[02/03 13:53:25    363s] <CMD> setLayerPreference node_overlay -isVisible 1
[02/03 13:53:25    363s] 
[02/03 13:53:25    363s] 
[02/03 13:53:25    363s] 
[02/03 13:53:25    363s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[02/03 13:53:25    363s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[02/03 13:53:27    363s] <CMD> fit
[02/03 13:53:29    363s] <CMD> zoomBox -3.66800 -3.64000 77.02800 68.60000
[02/03 13:53:31    363s] <CMD> zoomBox -3.66900 -3.58200 77.02800 68.65900
[02/03 13:53:34    363s] <CMD> setLayerPreference node_overlay -isVisible 0
[02/03 13:54:08    364s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 13:54:08    364s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
[02/03 13:54:08    364s] #optDebug: fT-S <1 1 0 0 0>
[02/03 13:54:08    364s] *** timeDesign #3 [begin] : totSession cpu/real = 0:06:04.2/0:46:56.0 (0.1), mem = 2316.2M
[02/03 13:54:08    364s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2312.2M, EPOCH TIME: 1706986448.144741
[02/03 13:54:08    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] All LLGs are deleted
[02/03 13:54:08    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2312.2M, EPOCH TIME: 1706986448.144821
[02/03 13:54:08    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2312.2M, EPOCH TIME: 1706986448.144868
[02/03 13:54:08    364s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2312.2M, EPOCH TIME: 1706986448.144923
[02/03 13:54:08    364s] Start to check current routing status for nets...
[02/03 13:54:08    364s] All nets are already routed correctly.
[02/03 13:54:08    364s] End to check current routing status for nets (mem=2312.2M)
[02/03 13:54:08    364s] Effort level <high> specified for reg2reg path_group
[02/03 13:54:08    364s] All LLGs are deleted
[02/03 13:54:08    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.2M, EPOCH TIME: 1706986448.173715
[02/03 13:54:08    364s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.2M, EPOCH TIME: 1706986448.173826
[02/03 13:54:08    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2315.2M, EPOCH TIME: 1706986448.173904
[02/03 13:54:08    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2315.2M, EPOCH TIME: 1706986448.174104
[02/03 13:54:08    364s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:08    364s] Core basic site is core_ji3v
[02/03 13:54:08    364s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2315.2M, EPOCH TIME: 1706986448.181736
[02/03 13:54:08    364s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:08    364s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:08    364s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2315.2M, EPOCH TIME: 1706986448.183267
[02/03 13:54:08    364s] Fast DP-INIT is on for default
[02/03 13:54:08    364s] Atter site array init, number of instance map data is 0.
[02/03 13:54:08    364s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2315.2M, EPOCH TIME: 1706986448.183590
[02/03 13:54:08    364s] 
[02/03 13:54:08    364s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:08    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2315.2M, EPOCH TIME: 1706986448.183928
[02/03 13:54:08    364s] All LLGs are deleted
[02/03 13:54:08    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:08    364s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.2M, EPOCH TIME: 1706986448.184116
[02/03 13:54:08    364s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.2M, EPOCH TIME: 1706986448.184193
[02/03 13:54:09    364s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.143  | -0.143  |  2.507  |
|           TNS (ns):| -0.143  | -0.143  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 13:54:09    364s] All LLGs are deleted
[02/03 13:54:09    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2317.0M, EPOCH TIME: 1706986449.031445
[02/03 13:54:09    364s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2317.0M, EPOCH TIME: 1706986449.031535
[02/03 13:54:09    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2317.0M, EPOCH TIME: 1706986449.031596
[02/03 13:54:09    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2317.0M, EPOCH TIME: 1706986449.031767
[02/03 13:54:09    364s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:09    364s] Core basic site is core_ji3v
[02/03 13:54:09    364s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2317.0M, EPOCH TIME: 1706986449.038887
[02/03 13:54:09    364s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:09    364s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:09    364s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2317.0M, EPOCH TIME: 1706986449.040264
[02/03 13:54:09    364s] Fast DP-INIT is on for default
[02/03 13:54:09    364s] Atter site array init, number of instance map data is 0.
[02/03 13:54:09    364s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2317.0M, EPOCH TIME: 1706986449.040530
[02/03 13:54:09    364s] 
[02/03 13:54:09    364s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:09    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2317.0M, EPOCH TIME: 1706986449.040910
[02/03 13:54:09    364s] All LLGs are deleted
[02/03 13:54:09    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2317.0M, EPOCH TIME: 1706986449.041050
[02/03 13:54:09    364s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2317.0M, EPOCH TIME: 1706986449.041108
[02/03 13:54:09    364s] Density: 39.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 13:54:09    364s] All LLGs are deleted
[02/03 13:54:09    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2317.0M, EPOCH TIME: 1706986449.042169
[02/03 13:54:09    364s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2317.0M, EPOCH TIME: 1706986449.042232
[02/03 13:54:09    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2317.0M, EPOCH TIME: 1706986449.042284
[02/03 13:54:09    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2317.0M, EPOCH TIME: 1706986449.042416
[02/03 13:54:09    364s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:09    364s] Core basic site is core_ji3v
[02/03 13:54:09    364s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2317.0M, EPOCH TIME: 1706986449.049313
[02/03 13:54:09    364s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:09    364s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:09    364s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2317.0M, EPOCH TIME: 1706986449.050517
[02/03 13:54:09    364s] Fast DP-INIT is on for default
[02/03 13:54:09    364s] Atter site array init, number of instance map data is 0.
[02/03 13:54:09    364s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.008, MEM:2317.0M, EPOCH TIME: 1706986449.050770
[02/03 13:54:09    364s] 
[02/03 13:54:09    364s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:09    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.009, MEM:2317.0M, EPOCH TIME: 1706986449.051104
[02/03 13:54:09    364s] All LLGs are deleted
[02/03 13:54:09    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:09    364s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2317.0M, EPOCH TIME: 1706986449.051232
[02/03 13:54:09    364s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2317.0M, EPOCH TIME: 1706986449.051296
[02/03 13:54:09    364s] Reported timing to dir timingReports
[02/03 13:54:09    364s] Total CPU time: 0.13 sec
[02/03 13:54:09    364s] Total Real time: 1.0 sec
[02/03 13:54:09    364s] Total Memory Usage: 2317.015625 Mbytes
[02/03 13:54:09    364s] Info: pop threads available for lower-level modules during optimization.
[02/03 13:54:09    364s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.1/0:00:00.9 (0.1), totSession cpu/real = 0:06:04.4/0:46:57.0 (0.1), mem = 2317.0M
[02/03 13:54:09    364s] 
[02/03 13:54:09    364s] =============================================================================================
[02/03 13:54:09    364s]  Final TAT Report : timeDesign #3                                               21.18-s099_1
[02/03 13:54:09    364s] =============================================================================================
[02/03 13:54:09    364s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:54:09    364s] ---------------------------------------------------------------------------------------------
[02/03 13:54:09    364s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:54:09    364s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.0 % )     0:00:00.9 /  0:00:00.1    0.1
[02/03 13:54:09    364s] [ DrvReport              ]      1   0:00:00.8  (  87.1 % )     0:00:00.8 /  0:00:00.0    0.0
[02/03 13:54:09    364s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:54:09    364s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.5
[02/03 13:54:09    364s] [ GenerateReports        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 13:54:09    364s] [ MISC                   ]          0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 13:54:09    364s] ---------------------------------------------------------------------------------------------
[02/03 13:54:09    364s]  timeDesign #3 TOTAL                0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.1    0.1
[02/03 13:54:09    364s] ---------------------------------------------------------------------------------------------
[02/03 13:54:09    364s] 
[02/03 13:54:12    365s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 13:54:12    365s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
[02/03 13:54:12    365s] *** timeDesign #4 [begin] : totSession cpu/real = 0:06:05.0/0:47:00.7 (0.1), mem = 2317.0M
[02/03 13:54:12    365s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2269.5M, EPOCH TIME: 1706986452.850916
[02/03 13:54:12    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] All LLGs are deleted
[02/03 13:54:12    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.5M, EPOCH TIME: 1706986452.851002
[02/03 13:54:12    365s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2269.5M, EPOCH TIME: 1706986452.851090
[02/03 13:54:12    365s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2269.5M, EPOCH TIME: 1706986452.851186
[02/03 13:54:12    365s] Start to check current routing status for nets...
[02/03 13:54:12    365s] All nets are already routed correctly.
[02/03 13:54:12    365s] End to check current routing status for nets (mem=2269.5M)
[02/03 13:54:12    365s] Effort level <high> specified for reg2reg path_group
[02/03 13:54:12    365s] All LLGs are deleted
[02/03 13:54:12    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2313.5M, EPOCH TIME: 1706986452.890502
[02/03 13:54:12    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2313.5M, EPOCH TIME: 1706986452.890593
[02/03 13:54:12    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2313.5M, EPOCH TIME: 1706986452.890659
[02/03 13:54:12    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2313.5M, EPOCH TIME: 1706986452.890864
[02/03 13:54:12    365s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:12    365s] Core basic site is core_ji3v
[02/03 13:54:12    365s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2313.5M, EPOCH TIME: 1706986452.898087
[02/03 13:54:12    365s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:12    365s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:12    365s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2313.5M, EPOCH TIME: 1706986452.899619
[02/03 13:54:12    365s] Fast DP-INIT is on for default
[02/03 13:54:12    365s] Atter site array init, number of instance map data is 0.
[02/03 13:54:12    365s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2313.5M, EPOCH TIME: 1706986452.899888
[02/03 13:54:12    365s] 
[02/03 13:54:12    365s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:12    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2313.5M, EPOCH TIME: 1706986452.900076
[02/03 13:54:12    365s] All LLGs are deleted
[02/03 13:54:12    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:12    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2313.5M, EPOCH TIME: 1706986452.900247
[02/03 13:54:12    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2313.5M, EPOCH TIME: 1706986452.900306
[02/03 13:54:12    365s] OPTC: user 20.0
[02/03 13:54:12    365s] Starting delay calculation for Hold views
[02/03 13:54:12    365s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:54:12    365s] #################################################################################
[02/03 13:54:12    365s] # Design Stage: PreRoute
[02/03 13:54:12    365s] # Design Name: counter
[02/03 13:54:12    365s] # Design Mode: 180nm
[02/03 13:54:12    365s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:54:12    365s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:54:12    365s] # Signoff Settings: SI Off 
[02/03 13:54:12    365s] #################################################################################
[02/03 13:54:12    365s] Topological Sorting (REAL = 0:00:00.0, MEM = 2311.5M, InitMEM = 2311.5M)
[02/03 13:54:12    365s] Calculate delays in BcWc mode...
[02/03 13:54:12    365s] Start delay calculation (fullDC) (4 T). (MEM=2311.46)
[02/03 13:54:12    365s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 13:54:12    365s] End AAE Lib Interpolated Model. (MEM=2322.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:54:12    365s] Total number of fetched objects 46
[02/03 13:54:12    365s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:54:12    365s] End delay calculation. (MEM=2470.66 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:54:12    365s] End delay calculation (fullDC). (MEM=2470.66 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:54:12    365s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2470.7M) ***
[02/03 13:54:13    365s] Turning on fast DC mode.
[02/03 13:54:13    365s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:06:05 mem=2493.7M)
[02/03 13:54:13    365s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.967  | -0.027  | -0.967  |
|           TNS (ns):| -7.682  | -0.153  | -7.682  |
|    Violating Paths:|    8    |    8    |    8    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 13:54:13    365s] All LLGs are deleted
[02/03 13:54:13    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2395.1M, EPOCH TIME: 1706986453.053946
[02/03 13:54:13    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2395.1M, EPOCH TIME: 1706986453.054053
[02/03 13:54:13    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2395.1M, EPOCH TIME: 1706986453.054116
[02/03 13:54:13    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2395.1M, EPOCH TIME: 1706986453.054302
[02/03 13:54:13    365s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:13    365s] Core basic site is core_ji3v
[02/03 13:54:13    365s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2395.1M, EPOCH TIME: 1706986453.061527
[02/03 13:54:13    365s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:13    365s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:13    365s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2396.1M, EPOCH TIME: 1706986453.062837
[02/03 13:54:13    365s] Fast DP-INIT is on for default
[02/03 13:54:13    365s] Atter site array init, number of instance map data is 0.
[02/03 13:54:13    365s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2396.1M, EPOCH TIME: 1706986453.063142
[02/03 13:54:13    365s] 
[02/03 13:54:13    365s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:13    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2396.1M, EPOCH TIME: 1706986453.063512
[02/03 13:54:13    365s] All LLGs are deleted
[02/03 13:54:13    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2396.1M, EPOCH TIME: 1706986453.063650
[02/03 13:54:13    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2396.1M, EPOCH TIME: 1706986453.063707
[02/03 13:54:13    365s] Density: 39.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 13:54:13    365s] All LLGs are deleted
[02/03 13:54:13    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2396.1M, EPOCH TIME: 1706986453.064922
[02/03 13:54:13    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2396.1M, EPOCH TIME: 1706986453.064985
[02/03 13:54:13    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2396.1M, EPOCH TIME: 1706986453.065038
[02/03 13:54:13    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2396.1M, EPOCH TIME: 1706986453.065170
[02/03 13:54:13    365s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:13    365s] Core basic site is core_ji3v
[02/03 13:54:13    365s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2396.1M, EPOCH TIME: 1706986453.072238
[02/03 13:54:13    365s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:13    365s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:13    365s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2396.1M, EPOCH TIME: 1706986453.072646
[02/03 13:54:13    365s] Fast DP-INIT is on for default
[02/03 13:54:13    365s] Atter site array init, number of instance map data is 0.
[02/03 13:54:13    365s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2396.1M, EPOCH TIME: 1706986453.072963
[02/03 13:54:13    365s] 
[02/03 13:54:13    365s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:13    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2396.1M, EPOCH TIME: 1706986453.073281
[02/03 13:54:13    365s] All LLGs are deleted
[02/03 13:54:13    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:13    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2396.1M, EPOCH TIME: 1706986453.073406
[02/03 13:54:13    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2396.1M, EPOCH TIME: 1706986453.073462
[02/03 13:54:13    365s] Reported timing to dir timingReports
[02/03 13:54:13    365s] Total CPU time: 0.29 sec
[02/03 13:54:13    365s] Total Real time: 1.0 sec
[02/03 13:54:13    365s] Total Memory Usage: 2292.613281 Mbytes
[02/03 13:54:13    365s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:06:05.3/0:47:01.0 (0.1), mem = 2292.6M
[02/03 13:54:13    365s] 
[02/03 13:54:13    365s] =============================================================================================
[02/03 13:54:13    365s]  Final TAT Report : timeDesign #4                                               21.18-s099_1
[02/03 13:54:13    365s] =============================================================================================
[02/03 13:54:13    365s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:54:13    365s] ---------------------------------------------------------------------------------------------
[02/03 13:54:13    365s] [ ViewPruning            ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:54:13    365s] [ OptSummaryReport       ]      1   0:00:00.0  (  12.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 13:54:13    365s] [ TimingUpdate           ]      1   0:00:00.1  (  29.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:54:13    365s] [ FullDelayCalc          ]      1   0:00:00.0  (  12.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 13:54:13    365s] [ TimingReport           ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 13:54:13    365s] [ GenerateReports        ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 13:54:13    365s] [ MISC                   ]          0:00:00.1  (  34.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:54:13    365s] ---------------------------------------------------------------------------------------------
[02/03 13:54:13    365s]  timeDesign #4 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/03 13:54:13    365s] ---------------------------------------------------------------------------------------------
[02/03 13:54:13    365s] 
[02/03 13:54:16    366s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 13:54:16    366s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
[02/03 13:54:16    366s] *** timeDesign #5 [begin] : totSession cpu/real = 0:06:06.0/0:47:04.9 (0.1), mem = 2292.6M
[02/03 13:54:16    366s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2292.6M, EPOCH TIME: 1706986456.993397
[02/03 13:54:16    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:16    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:16    366s] All LLGs are deleted
[02/03 13:54:16    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:16    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:16    366s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2292.6M, EPOCH TIME: 1706986456.993474
[02/03 13:54:16    366s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2292.6M, EPOCH TIME: 1706986456.993516
[02/03 13:54:16    366s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2292.6M, EPOCH TIME: 1706986456.993575
[02/03 13:54:16    366s] Start to check current routing status for nets...
[02/03 13:54:16    366s] All nets are already routed correctly.
[02/03 13:54:16    366s] End to check current routing status for nets (mem=2292.6M)
[02/03 13:54:16    366s] Effort level <high> specified for reg2reg path_group
[02/03 13:54:17    366s] All LLGs are deleted
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2334.6M, EPOCH TIME: 1706986457.032496
[02/03 13:54:17    366s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2334.6M, EPOCH TIME: 1706986457.032595
[02/03 13:54:17    366s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2334.6M, EPOCH TIME: 1706986457.032661
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2334.6M, EPOCH TIME: 1706986457.032848
[02/03 13:54:17    366s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:17    366s] Core basic site is core_ji3v
[02/03 13:54:17    366s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2334.6M, EPOCH TIME: 1706986457.040048
[02/03 13:54:17    366s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:17    366s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:17    366s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2334.6M, EPOCH TIME: 1706986457.041163
[02/03 13:54:17    366s] Fast DP-INIT is on for default
[02/03 13:54:17    366s] Atter site array init, number of instance map data is 0.
[02/03 13:54:17    366s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2334.6M, EPOCH TIME: 1706986457.041490
[02/03 13:54:17    366s] 
[02/03 13:54:17    366s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:17    366s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2334.6M, EPOCH TIME: 1706986457.041708
[02/03 13:54:17    366s] All LLGs are deleted
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2334.6M, EPOCH TIME: 1706986457.041904
[02/03 13:54:17    366s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2334.6M, EPOCH TIME: 1706986457.041966
[02/03 13:54:17    366s] OPTC: user 20.0
[02/03 13:54:17    366s] Starting delay calculation for Hold views
[02/03 13:54:17    366s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:54:17    366s] #################################################################################
[02/03 13:54:17    366s] # Design Stage: PreRoute
[02/03 13:54:17    366s] # Design Name: counter
[02/03 13:54:17    366s] # Design Mode: 180nm
[02/03 13:54:17    366s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:54:17    366s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:54:17    366s] # Signoff Settings: SI Off 
[02/03 13:54:17    366s] #################################################################################
[02/03 13:54:17    366s] Topological Sorting (REAL = 0:00:00.0, MEM = 2332.6M, InitMEM = 2332.6M)
[02/03 13:54:17    366s] Calculate delays in BcWc mode...
[02/03 13:54:17    366s] Start delay calculation (fullDC) (4 T). (MEM=2332.55)
[02/03 13:54:17    366s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 13:54:17    366s] End AAE Lib Interpolated Model. (MEM=2344.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:54:17    366s] Total number of fetched objects 46
[02/03 13:54:17    366s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:54:17    366s] End delay calculation. (MEM=2483.76 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:54:17    366s] End delay calculation (fullDC). (MEM=2483.76 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:54:17    366s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2483.8M) ***
[02/03 13:54:17    366s] Turning on fast DC mode.
[02/03 13:54:17    366s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:06 mem=2514.8M)
[02/03 13:54:17    366s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.967  | -0.027  | -0.967  |
|           TNS (ns):| -7.682  | -0.153  | -7.682  |
|    Violating Paths:|    8    |    8    |    8    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 13:54:17    366s] All LLGs are deleted
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2410.7M, EPOCH TIME: 1706986457.189486
[02/03 13:54:17    366s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2410.7M, EPOCH TIME: 1706986457.189589
[02/03 13:54:17    366s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2410.7M, EPOCH TIME: 1706986457.189648
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2410.7M, EPOCH TIME: 1706986457.189804
[02/03 13:54:17    366s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:17    366s] Core basic site is core_ji3v
[02/03 13:54:17    366s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2410.7M, EPOCH TIME: 1706986457.197240
[02/03 13:54:17    366s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:17    366s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:17    366s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2411.8M, EPOCH TIME: 1706986457.198683
[02/03 13:54:17    366s] Fast DP-INIT is on for default
[02/03 13:54:17    366s] Atter site array init, number of instance map data is 0.
[02/03 13:54:17    366s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2411.8M, EPOCH TIME: 1706986457.198939
[02/03 13:54:17    366s] 
[02/03 13:54:17    366s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:17    366s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2411.8M, EPOCH TIME: 1706986457.199157
[02/03 13:54:17    366s] All LLGs are deleted
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2411.8M, EPOCH TIME: 1706986457.199291
[02/03 13:54:17    366s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2411.8M, EPOCH TIME: 1706986457.199349
[02/03 13:54:17    366s] Density: 39.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 13:54:17    366s] All LLGs are deleted
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2411.8M, EPOCH TIME: 1706986457.200378
[02/03 13:54:17    366s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2411.8M, EPOCH TIME: 1706986457.200441
[02/03 13:54:17    366s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2411.8M, EPOCH TIME: 1706986457.200494
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2411.8M, EPOCH TIME: 1706986457.200618
[02/03 13:54:17    366s] Max number of tech site patterns supported in site array is 256.
[02/03 13:54:17    366s] Core basic site is core_ji3v
[02/03 13:54:17    366s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2411.8M, EPOCH TIME: 1706986457.208073
[02/03 13:54:17    366s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:54:17    366s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:54:17    366s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2411.8M, EPOCH TIME: 1706986457.208557
[02/03 13:54:17    366s] Fast DP-INIT is on for default
[02/03 13:54:17    366s] Atter site array init, number of instance map data is 0.
[02/03 13:54:17    366s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2411.8M, EPOCH TIME: 1706986457.208870
[02/03 13:54:17    366s] 
[02/03 13:54:17    366s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:54:17    366s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2411.8M, EPOCH TIME: 1706986457.209110
[02/03 13:54:17    366s] All LLGs are deleted
[02/03 13:54:17    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:54:17    366s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2411.8M, EPOCH TIME: 1706986457.209238
[02/03 13:54:17    366s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2411.8M, EPOCH TIME: 1706986457.209295
[02/03 13:54:17    366s] Reported timing to dir timingReports
[02/03 13:54:17    366s] Total CPU time: 0.29 sec
[02/03 13:54:17    366s] Total Real time: 1.0 sec
[02/03 13:54:17    366s] Total Memory Usage: 2312.230469 Mbytes
[02/03 13:54:17    366s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.1), totSession cpu/real = 0:06:06.3/0:47:05.1 (0.1), mem = 2312.2M
[02/03 13:54:17    366s] 
[02/03 13:54:17    366s] =============================================================================================
[02/03 13:54:17    366s]  Final TAT Report : timeDesign #5                                               21.18-s099_1
[02/03 13:54:17    366s] =============================================================================================
[02/03 13:54:17    366s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:54:17    366s] ---------------------------------------------------------------------------------------------
[02/03 13:54:17    366s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:54:17    366s] [ OptSummaryReport       ]      1   0:00:00.0  (  12.8 % )     0:00:00.2 /  0:00:00.2    1.1
[02/03 13:54:17    366s] [ TimingUpdate           ]      1   0:00:00.1  (  30.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:54:17    366s] [ FullDelayCalc          ]      1   0:00:00.0  (  12.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 13:54:17    366s] [ TimingReport           ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.8
[02/03 13:54:17    366s] [ GenerateReports        ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 13:54:17    366s] [ MISC                   ]          0:00:00.1  (  33.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:54:17    366s] ---------------------------------------------------------------------------------------------
[02/03 13:54:17    366s]  timeDesign #5 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.1
[02/03 13:54:17    366s] ---------------------------------------------------------------------------------------------
[02/03 13:54:17    366s] 
[02/03 13:55:24    373s] <CMD> setEndCapMode -reset
[02/03 13:55:24    373s] <CMD> setEndCapMode -boundary_tap false
[02/03 13:55:24    373s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/03 13:55:24    373s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[02/03 13:55:24    373s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 13:55:24    373s] <CMD> optDesign -preCTS
[02/03 13:55:24    373s] Executing: place_opt_design -opt
[02/03 13:55:24    373s] **INFO: User settings:
[02/03 13:55:24    373s] setDesignMode -process                            180
[02/03 13:55:24    373s] setExtractRCMode -coupling_c_th                   3
[02/03 13:55:24    373s] setExtractRCMode -engine                          preRoute
[02/03 13:55:24    373s] setExtractRCMode -relative_c_th                   0.03
[02/03 13:55:24    373s] setExtractRCMode -total_c_th                      5
[02/03 13:55:24    373s] setUsefulSkewMode -maxAllowedDelay                1
[02/03 13:55:24    373s] setUsefulSkewMode -noBoundary                     false
[02/03 13:55:24    373s] setDelayCalMode -enable_high_fanout               true
[02/03 13:55:24    373s] setDelayCalMode -engine                           aae
[02/03 13:55:24    373s] setDelayCalMode -ignoreNetLoad                    false
[02/03 13:55:24    373s] setDelayCalMode -socv_accuracy_mode               low
[02/03 13:55:24    373s] setOptMode -fixCap                                true
[02/03 13:55:24    373s] setOptMode -fixFanoutLoad                         false
[02/03 13:55:24    373s] setOptMode -fixTran                               true
[02/03 13:55:24    373s] setAnalysisMode -analysisType                     bcwc
[02/03 13:55:24    373s] setAnalysisMode -checkType                        setup
[02/03 13:55:24    373s] setAnalysisMode -clkSrcPath                       false
[02/03 13:55:24    373s] setAnalysisMode -clockPropagation                 forcedIdeal
[02/03 13:55:24    373s] setAnalysisMode -virtualIPO                       false
[02/03 13:55:24    373s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[02/03 13:55:24    373s] setRouteMode -earlyGlobalMaxRouteLayer            3
[02/03 13:55:24    373s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:06:13.1/0:48:12.2 (0.1), mem = 2316.3M
[02/03 13:55:24    373s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/03 13:55:24    373s] *** Starting GigaPlace ***
[02/03 13:55:24    373s] #optDebug: fT-E <X 2 3 1 0>
[02/03 13:55:24    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:2316.3M, EPOCH TIME: 1706986524.279477
[02/03 13:55:24    373s] Processing tracks to init pin-track alignment.
[02/03 13:55:24    373s] z: 2, totalTracks: 1
[02/03 13:55:24    373s] z: 4, totalTracks: 1
[02/03 13:55:24    373s] z: 6, totalTracks: 1
[02/03 13:55:24    373s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:24    373s] All LLGs are deleted
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2316.3M, EPOCH TIME: 1706986524.280606
[02/03 13:55:24    373s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1706986524.280684
[02/03 13:55:24    373s] # Building counter llgBox search-tree.
[02/03 13:55:24    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2316.3M, EPOCH TIME: 1706986524.280771
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2316.3M, EPOCH TIME: 1706986524.281069
[02/03 13:55:24    373s] Max number of tech site patterns supported in site array is 256.
[02/03 13:55:24    373s] Core basic site is core_ji3v
[02/03 13:55:24    373s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2316.3M, EPOCH TIME: 1706986524.288107
[02/03 13:55:24    373s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:55:24    373s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/03 13:55:24    373s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1706986524.288577
[02/03 13:55:24    373s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 13:55:24    373s] SiteArray: use 16,384 bytes
[02/03 13:55:24    373s] SiteArray: current memory after site array memory allocation 2316.3M
[02/03 13:55:24    373s] SiteArray: FP blocked sites are writable
[02/03 13:55:24    373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:55:24    373s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2316.3M, EPOCH TIME: 1706986524.289003
[02/03 13:55:24    373s] Process 46 wires and vias for routing blockage analysis
[02/03 13:55:24    373s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1706986524.289502
[02/03 13:55:24    373s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 13:55:24    373s] Atter site array init, number of instance map data is 0.
[02/03 13:55:24    373s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2316.3M, EPOCH TIME: 1706986524.289646
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:24    373s] OPERPROF:     Starting CMU at level 3, MEM:2316.3M, EPOCH TIME: 1706986524.289809
[02/03 13:55:24    373s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2316.3M, EPOCH TIME: 1706986524.293474
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:24    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2316.3M, EPOCH TIME: 1706986524.293589
[02/03 13:55:24    373s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2316.3M, EPOCH TIME: 1706986524.293645
[02/03 13:55:24    373s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:2316.3M, EPOCH TIME: 1706986524.294819
[02/03 13:55:24    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2316.3MB).
[02/03 13:55:24    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:2316.3M, EPOCH TIME: 1706986524.294932
[02/03 13:55:24    373s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2316.3M, EPOCH TIME: 1706986524.294970
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] All LLGs are deleted
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2316.3M, EPOCH TIME: 1706986524.295165
[02/03 13:55:24    373s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1706986524.295245
[02/03 13:55:24    373s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2312.3M, EPOCH TIME: 1706986524.295856
[02/03 13:55:24    373s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:13.2/0:48:12.2 (0.1), mem = 2312.3M
[02/03 13:55:24    373s] VSMManager cleared!
[02/03 13:55:24    373s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:13.2/0:48:12.2 (0.1), mem = 2312.3M
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] =============================================================================================
[02/03 13:55:24    373s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[02/03 13:55:24    373s] =============================================================================================
[02/03 13:55:24    373s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:24    373s] ---------------------------------------------------------------------------------------------
[02/03 13:55:24    373s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:24    373s] ---------------------------------------------------------------------------------------------
[02/03 13:55:24    373s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:24    373s] ---------------------------------------------------------------------------------------------
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] Enable CTE adjustment.
[02/03 13:55:24    373s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1637.8M, totSessionCpu=0:06:13 **
[02/03 13:55:24    373s] Info: 4 threads available for lower-level modules during optimization.
[02/03 13:55:24    373s] GigaOpt running with 4 threads.
[02/03 13:55:24    373s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:13.2/0:48:12.2 (0.1), mem = 2312.3M
[02/03 13:55:24    373s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/03 13:55:24    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:2312.3M, EPOCH TIME: 1706986524.305221
[02/03 13:55:24    373s] Processing tracks to init pin-track alignment.
[02/03 13:55:24    373s] z: 2, totalTracks: 1
[02/03 13:55:24    373s] z: 4, totalTracks: 1
[02/03 13:55:24    373s] z: 6, totalTracks: 1
[02/03 13:55:24    373s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:24    373s] All LLGs are deleted
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2312.3M, EPOCH TIME: 1706986524.305990
[02/03 13:55:24    373s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2312.3M, EPOCH TIME: 1706986524.306057
[02/03 13:55:24    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2312.3M, EPOCH TIME: 1706986524.306113
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2312.3M, EPOCH TIME: 1706986524.306259
[02/03 13:55:24    373s] Max number of tech site patterns supported in site array is 256.
[02/03 13:55:24    373s] Core basic site is core_ji3v
[02/03 13:55:24    373s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2312.3M, EPOCH TIME: 1706986524.313642
[02/03 13:55:24    373s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:55:24    373s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:55:24    373s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2312.3M, EPOCH TIME: 1706986524.315166
[02/03 13:55:24    373s] Fast DP-INIT is on for default
[02/03 13:55:24    373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:55:24    373s] Atter site array init, number of instance map data is 0.
[02/03 13:55:24    373s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2312.3M, EPOCH TIME: 1706986524.315425
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:24    373s] OPERPROF:     Starting CMU at level 3, MEM:2312.3M, EPOCH TIME: 1706986524.315680
[02/03 13:55:24    373s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2312.3M, EPOCH TIME: 1706986524.315797
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:24    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2312.3M, EPOCH TIME: 1706986524.315887
[02/03 13:55:24    373s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2312.3M, EPOCH TIME: 1706986524.315931
[02/03 13:55:24    373s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2312.3M, EPOCH TIME: 1706986524.317017
[02/03 13:55:24    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2312.3MB).
[02/03 13:55:24    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2312.3M, EPOCH TIME: 1706986524.317127
[02/03 13:55:24    373s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2312.3M, EPOCH TIME: 1706986524.317197
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:2312.3M, EPOCH TIME: 1706986524.317683
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 13:55:24    373s] Summary for sequential cells identification: 
[02/03 13:55:24    373s]   Identified SBFF number: 33
[02/03 13:55:24    373s]   Identified MBFF number: 0
[02/03 13:55:24    373s]   Identified SB Latch number: 0
[02/03 13:55:24    373s]   Identified MB Latch number: 0
[02/03 13:55:24    373s]   Not identified SBFF number: 0
[02/03 13:55:24    373s]   Not identified MBFF number: 0
[02/03 13:55:24    373s]   Not identified SB Latch number: 0
[02/03 13:55:24    373s]   Not identified MB Latch number: 0
[02/03 13:55:24    373s]   Number of sequential cells which are not FFs: 43
[02/03 13:55:24    373s]  Visiting view : slow_functional_mode
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 13:55:24    373s]  Visiting view : fast_functional_mode
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 13:55:24    373s] TLC MultiMap info (StdDelay):
[02/03 13:55:24    373s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 13:55:24    373s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 13:55:24    373s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 13:55:24    373s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 13:55:24    373s]  Setting StdDelay to: 91ps
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] Creating Lib Analyzer ...
[02/03 13:55:24    373s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:55:24    373s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:55:24    373s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:55:24    373s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:55:24    373s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] {RT max_rc 0 3 3 0}
[02/03 13:55:24    373s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:14 mem=2320.3M
[02/03 13:55:24    373s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:14 mem=2320.3M
[02/03 13:55:24    373s] Creating Lib Analyzer, finished. 
[02/03 13:55:24    373s] #optDebug: fT-S <1 2 3 1 0>
[02/03 13:55:24    373s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1646.9M, totSessionCpu=0:06:14 **
[02/03 13:55:24    373s] *** optDesign -preCTS ***
[02/03 13:55:24    373s] DRC Margin: user margin 0.0; extra margin 0.2
[02/03 13:55:24    373s] Setup Target Slack: user slack 0; extra slack 0.0
[02/03 13:55:24    373s] Hold Target Slack: user slack 0
[02/03 13:55:24    373s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2320.3M, EPOCH TIME: 1706986524.859384
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:24    373s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2320.3M, EPOCH TIME: 1706986524.867439
[02/03 13:55:24    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:24    373s] Multi-VT timing optimization disabled based on library information.
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Deleting Cell Server Begin ...
[02/03 13:55:24    373s] Deleting Lib Analyzer.
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Deleting Cell Server End ...
[02/03 13:55:24    373s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 13:55:24    373s] Summary for sequential cells identification: 
[02/03 13:55:24    373s]   Identified SBFF number: 33
[02/03 13:55:24    373s]   Identified MBFF number: 0
[02/03 13:55:24    373s]   Identified SB Latch number: 0
[02/03 13:55:24    373s]   Identified MB Latch number: 0
[02/03 13:55:24    373s]   Not identified SBFF number: 0
[02/03 13:55:24    373s]   Not identified MBFF number: 0
[02/03 13:55:24    373s]   Not identified SB Latch number: 0
[02/03 13:55:24    373s]   Not identified MB Latch number: 0
[02/03 13:55:24    373s]   Number of sequential cells which are not FFs: 43
[02/03 13:55:24    373s]  Visiting view : slow_functional_mode
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 13:55:24    373s]  Visiting view : fast_functional_mode
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 13:55:24    373s] TLC MultiMap info (StdDelay):
[02/03 13:55:24    373s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 13:55:24    373s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 13:55:24    373s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 13:55:24    373s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 13:55:24    373s]  Setting StdDelay to: 91ps
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Deleting Cell Server Begin ...
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Deleting Cell Server End ...
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] Creating Lib Analyzer ...
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 13:55:24    373s] Summary for sequential cells identification: 
[02/03 13:55:24    373s]   Identified SBFF number: 33
[02/03 13:55:24    373s]   Identified MBFF number: 0
[02/03 13:55:24    373s]   Identified SB Latch number: 0
[02/03 13:55:24    373s]   Identified MB Latch number: 0
[02/03 13:55:24    373s]   Not identified SBFF number: 0
[02/03 13:55:24    373s]   Not identified MBFF number: 0
[02/03 13:55:24    373s]   Not identified SB Latch number: 0
[02/03 13:55:24    373s]   Not identified MB Latch number: 0
[02/03 13:55:24    373s]   Number of sequential cells which are not FFs: 43
[02/03 13:55:24    373s]  Visiting view : slow_functional_mode
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 13:55:24    373s]  Visiting view : fast_functional_mode
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 13:55:24    373s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 13:55:24    373s] TLC MultiMap info (StdDelay):
[02/03 13:55:24    373s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 13:55:24    373s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 13:55:24    373s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 13:55:24    373s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 13:55:24    373s]  Setting StdDelay to: 91ps
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 13:55:24    373s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:55:24    373s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:55:24    373s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:55:24    373s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:55:24    373s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:55:24    373s] 
[02/03 13:55:24    373s] {RT max_rc 0 3 3 0}
[02/03 13:55:25    374s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:14 mem=2320.3M
[02/03 13:55:25    374s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:14 mem=2320.3M
[02/03 13:55:25    374s] Creating Lib Analyzer, finished. 
[02/03 13:55:25    374s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2320.3M, EPOCH TIME: 1706986525.347973
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] All LLGs are deleted
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2320.3M, EPOCH TIME: 1706986525.348044
[02/03 13:55:25    374s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2320.3M, EPOCH TIME: 1706986525.348092
[02/03 13:55:25    374s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2320.3M, EPOCH TIME: 1706986525.348373
[02/03 13:55:25    374s] {MMLU 0 0 46}
[02/03 13:55:25    374s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=2320.3M
[02/03 13:55:25    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=2320.3M
[02/03 13:55:25    374s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] (I)      ============================ Layers =============================
[02/03 13:55:25    374s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:25    374s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:55:25    374s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:25    374s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:55:25    374s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:55:25    374s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:55:25    374s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:55:25    374s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:55:25    374s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:55:25    374s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:55:25    374s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:55:25    374s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:55:25    374s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:55:25    374s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:55:25    374s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:55:25    374s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:25    374s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:55:25    374s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:55:25    374s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:55:25    374s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:55:25    374s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:55:25    374s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:55:25    374s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:55:25    374s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:55:25    374s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:55:25    374s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:55:25    374s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:55:25    374s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:55:25    374s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:55:25    374s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:55:25    374s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:55:25    374s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:55:25    374s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:55:25    374s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:55:25    374s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:55:25    374s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:55:25    374s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:55:25    374s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:55:25    374s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:55:25    374s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:55:25    374s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:55:25    374s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:55:25    374s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:55:25    374s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:55:25    374s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:55:25    374s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:55:25    374s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:55:25    374s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:55:25    374s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:55:25    374s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:55:25    374s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:55:25    374s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:55:25    374s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:55:25    374s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:55:25    374s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:55:25    374s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:55:25    374s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:55:25    374s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:55:25    374s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:55:25    374s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:55:25    374s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:55:25    374s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:55:25    374s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:55:25    374s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:55:25    374s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:55:25    374s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:55:25    374s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:55:25    374s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:55:25    374s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:55:25    374s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:55:25    374s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:55:25    374s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:55:25    374s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:25    374s] (I)      Started Import and model ( Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] (I)      Default pattern map key = counter_default.
[02/03 13:55:25    374s] (I)      Number of ignored instance 0
[02/03 13:55:25    374s] (I)      Number of inbound cells 0
[02/03 13:55:25    374s] (I)      Number of opened ILM blockages 0
[02/03 13:55:25    374s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/03 13:55:25    374s] (I)      numMoveCells=43, numMacros=0  numPads=11  numMultiRowHeightInsts=0
[02/03 13:55:25    374s] (I)      cell height: 4480, count: 43
[02/03 13:55:25    374s] (I)      Number of nets = 46 ( 0 ignored )
[02/03 13:55:25    374s] (I)      Read rows... (mem=2320.3M)
[02/03 13:55:25    374s] (I)      Done Read rows (cpu=0.000s, mem=2320.3M)
[02/03 13:55:25    374s] (I)      Identified Clock instances: Flop 8, Clock buffer/inverter 0, Gate 0, Logic 0
[02/03 13:55:25    374s] (I)      Read module constraints... (mem=2320.3M)
[02/03 13:55:25    374s] (I)      Done Read module constraints (cpu=0.000s, mem=2320.3M)
[02/03 13:55:25    374s] (I)      == Non-default Options ==
[02/03 13:55:25    374s] (I)      Maximum routing layer                              : 3
[02/03 13:55:25    374s] (I)      Buffering-aware routing                            : true
[02/03 13:55:25    374s] (I)      Spread congestion away from blockages              : true
[02/03 13:55:25    374s] (I)      Number of threads                                  : 4
[02/03 13:55:25    374s] (I)      Overflow penalty cost                              : 10
[02/03 13:55:25    374s] (I)      Source-to-sink ratio                               : 0.300000
[02/03 13:55:25    374s] (I)      Method to set GCell size                           : row
[02/03 13:55:25    374s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:55:25    374s] (I)      Use row-based GCell size
[02/03 13:55:25    374s] (I)      Use row-based GCell align
[02/03 13:55:25    374s] (I)      layer 0 area = 202000
[02/03 13:55:25    374s] (I)      layer 1 area = 202000
[02/03 13:55:25    374s] (I)      layer 2 area = 202000
[02/03 13:55:25    374s] (I)      GCell unit size   : 4480
[02/03 13:55:25    374s] (I)      GCell multiplier  : 1
[02/03 13:55:25    374s] (I)      GCell row height  : 4480
[02/03 13:55:25    374s] (I)      Actual row height : 4480
[02/03 13:55:25    374s] (I)      GCell align ref   : 10080 10080
[02/03 13:55:25    374s] [NR-eGR] Track table information for default rule: 
[02/03 13:55:25    374s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:55:25    374s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:55:25    374s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:55:25    374s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:55:25    374s] [NR-eGR] METTP has single uniform track structure
[02/03 13:55:25    374s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:55:25    374s] (I)      ================= Default via ==================
[02/03 13:55:25    374s] (I)      +---+--------------------+---------------------+
[02/03 13:55:25    374s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:55:25    374s] (I)      +---+--------------------+---------------------+
[02/03 13:55:25    374s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:55:25    374s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:55:25    374s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:55:25    374s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:55:25    374s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:55:25    374s] (I)      +---+--------------------+---------------------+
[02/03 13:55:25    374s] [NR-eGR] Read 51 PG shapes
[02/03 13:55:25    374s] [NR-eGR] Read 0 clock shapes
[02/03 13:55:25    374s] [NR-eGR] Read 0 other shapes
[02/03 13:55:25    374s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:55:25    374s] [NR-eGR] #Instance Blockages : 0
[02/03 13:55:25    374s] [NR-eGR] #PG Blockages       : 51
[02/03 13:55:25    374s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:55:25    374s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:55:25    374s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:55:25    374s] [NR-eGR] #Other Blockages    : 0
[02/03 13:55:25    374s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:55:25    374s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:55:25    374s] [NR-eGR] Read 46 nets ( ignored 0 )
[02/03 13:55:25    374s] (I)      early_global_route_priority property id does not exist.
[02/03 13:55:25    374s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:55:25    374s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:55:25    374s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:55:25    374s] (I)      Number of ignored nets                =      0
[02/03 13:55:25    374s] (I)      Number of connected nets              =      0
[02/03 13:55:25    374s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:55:25    374s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:55:25    374s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:55:25    374s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:55:25    374s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:55:25    374s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:55:25    374s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:55:25    374s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:55:25    374s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:55:25    374s] (I)      Constructing bin map
[02/03 13:55:25    374s] (I)      Initialize bin information with width=8960 height=8960
[02/03 13:55:25    374s] (I)      Done constructing bin map
[02/03 13:55:25    374s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:55:25    374s] (I)      Ndr track 0 does not exist
[02/03 13:55:25    374s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:55:25    374s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:55:25    374s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:55:25    374s] (I)      Site width          :   560  (dbu)
[02/03 13:55:25    374s] (I)      Row height          :  4480  (dbu)
[02/03 13:55:25    374s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:55:25    374s] (I)      GCell width         :  4480  (dbu)
[02/03 13:55:25    374s] (I)      GCell height        :  4480  (dbu)
[02/03 13:55:25    374s] (I)      Grid                :    17    15     3
[02/03 13:55:25    374s] (I)      Layer numbers       :     1     2     3
[02/03 13:55:25    374s] (I)      Vertical capacity   :     0  4480     0
[02/03 13:55:25    374s] (I)      Horizontal capacity :     0     0  4480
[02/03 13:55:25    374s] (I)      Default wire width  :   230   280   280
[02/03 13:55:25    374s] (I)      Default wire space  :   230   280   280
[02/03 13:55:25    374s] (I)      Default wire pitch  :   460   560   560
[02/03 13:55:25    374s] (I)      Default pitch size  :   460   560   560
[02/03 13:55:25    374s] (I)      First track coord   :   280   280   280
[02/03 13:55:25    374s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[02/03 13:55:25    374s] (I)      Total num of tracks :   116   131   116
[02/03 13:55:25    374s] (I)      Num of masks        :     1     1     1
[02/03 13:55:25    374s] (I)      Num of trim masks   :     0     0     0
[02/03 13:55:25    374s] (I)      --------------------------------------------------------
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] [NR-eGR] ============ Routing rule table ============
[02/03 13:55:25    374s] [NR-eGR] Rule id: 0  Nets: 46
[02/03 13:55:25    374s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:55:25    374s] (I)                    Layer    2    3 
[02/03 13:55:25    374s] (I)                    Pitch  560  560 
[02/03 13:55:25    374s] (I)             #Used tracks    1    1 
[02/03 13:55:25    374s] (I)       #Fully used tracks    1    1 
[02/03 13:55:25    374s] [NR-eGR] ========================================
[02/03 13:55:25    374s] [NR-eGR] 
[02/03 13:55:25    374s] (I)      =============== Blocked Tracks ===============
[02/03 13:55:25    374s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:25    374s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:55:25    374s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:25    374s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:55:25    374s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:55:25    374s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:55:25    374s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:25    374s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] (I)      Reset routing kernel
[02/03 13:55:25    374s] (I)      Started Global Routing ( Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] (I)      totalPins=154  totalGlobalPin=147 (95.45%)
[02/03 13:55:25    374s] (I)      total 2D Cap : 3411 = (1972 H, 1439 V)
[02/03 13:55:25    374s] (I)      #blocked areas for congestion spreading : 0
[02/03 13:55:25    374s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 3]
[02/03 13:55:25    374s] (I)      
[02/03 13:55:25    374s] (I)      ============  Phase 1a Route ============
[02/03 13:55:25    374s] (I)      Usage: 298 = (131 H, 167 V) = (6.64% H, 11.61% V) = (5.869e+02um H, 7.482e+02um V)
[02/03 13:55:25    374s] (I)      
[02/03 13:55:25    374s] (I)      ============  Phase 1b Route ============
[02/03 13:55:25    374s] (I)      Usage: 298 = (131 H, 167 V) = (6.64% H, 11.61% V) = (5.869e+02um H, 7.482e+02um V)
[02/03 13:55:25    374s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.335040e+03um
[02/03 13:55:25    374s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:55:25    374s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:55:25    374s] (I)      
[02/03 13:55:25    374s] (I)      ============  Phase 1c Route ============
[02/03 13:55:25    374s] (I)      Usage: 298 = (131 H, 167 V) = (6.64% H, 11.61% V) = (5.869e+02um H, 7.482e+02um V)
[02/03 13:55:25    374s] (I)      
[02/03 13:55:25    374s] (I)      ============  Phase 1d Route ============
[02/03 13:55:25    374s] (I)      Usage: 298 = (131 H, 167 V) = (6.64% H, 11.61% V) = (5.869e+02um H, 7.482e+02um V)
[02/03 13:55:25    374s] (I)      
[02/03 13:55:25    374s] (I)      ============  Phase 1e Route ============
[02/03 13:55:25    374s] (I)      Usage: 298 = (131 H, 167 V) = (6.64% H, 11.61% V) = (5.869e+02um H, 7.482e+02um V)
[02/03 13:55:25    374s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.335040e+03um
[02/03 13:55:25    374s] (I)      
[02/03 13:55:25    374s] (I)      ============  Phase 1l Route ============
[02/03 13:55:25    374s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:55:25    374s] (I)      Layer  2:       1320       229         0         112        1792    ( 5.88%) 
[02/03 13:55:25    374s] (I)      Layer  3:       1856       131         0           0        1920    ( 0.00%) 
[02/03 13:55:25    374s] (I)      Total:          3176       360         0         112        3712    ( 2.93%) 
[02/03 13:55:25    374s] (I)      
[02/03 13:55:25    374s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:55:25    374s] [NR-eGR]                        OverCon            
[02/03 13:55:25    374s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:55:25    374s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 13:55:25    374s] [NR-eGR] ----------------------------------------------
[02/03 13:55:25    374s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:25    374s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:25    374s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:25    374s] [NR-eGR] ----------------------------------------------
[02/03 13:55:25    374s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 13:55:25    374s] [NR-eGR] 
[02/03 13:55:25    374s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] (I)      total 2D Cap : 3417 = (1972 H, 1445 V)
[02/03 13:55:25    374s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 13:55:25    374s] (I)      ============= Track Assignment ============
[02/03 13:55:25    374s] (I)      Started Track Assignment (4T) ( Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 13:55:25    374s] (I)      Run Multi-thread track assignment
[02/03 13:55:25    374s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] (I)      Started Export ( Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] [NR-eGR]                 Length (um)  Vias 
[02/03 13:55:25    374s] [NR-eGR] ----------------------------------
[02/03 13:55:25    374s] [NR-eGR]  MET1    (1H)             0   143 
[02/03 13:55:25    374s] [NR-eGR]  MET2    (2V)           815   218 
[02/03 13:55:25    374s] [NR-eGR]  MET3    (3H)           591     0 
[02/03 13:55:25    374s] [NR-eGR]  MET4    (4V)             0     0 
[02/03 13:55:25    374s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 13:55:25    374s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 13:55:25    374s] [NR-eGR] ----------------------------------
[02/03 13:55:25    374s] [NR-eGR]          Total         1406   361 
[02/03 13:55:25    374s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:55:25    374s] [NR-eGR] Total half perimeter of net bounding box: 1148um
[02/03 13:55:25    374s] [NR-eGR] Total length: 1406um, number of vias: 361
[02/03 13:55:25    374s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:55:25    374s] [NR-eGR] Total eGR-routed clock nets wire length: 129um, number of vias: 16
[02/03 13:55:25    374s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:55:25    374s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2320.34 MB )
[02/03 13:55:25    374s] (I)      ======================================= Runtime Summary ========================================
[02/03 13:55:25    374s] (I)       Step                                             %       Start      Finish      Real       CPU 
[02/03 13:55:25    374s] (I)      ------------------------------------------------------------------------------------------------
[02/03 13:55:25    374s] (I)       Early Global Route kernel                  100.00%  604.74 sec  604.78 sec  0.03 sec  0.04 sec 
[02/03 13:55:25    374s] (I)       +-Import and model                          13.09%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Create place DB                          1.74%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Import place data                      1.46%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Read instances and placement         0.30%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Read nets                            0.18%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Create route DB                          7.69%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Import route data (4T)                 6.91%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Read blockages ( Layer 2-3 )         2.19%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Read routing blockages             0.01%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Read instance blockages            0.04%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Read PG blockages                  0.09%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Read clock blockages               0.04%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Read other blockages               0.04%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Read halo blockages                0.01%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Read boundary cut boxes            0.01%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Read blackboxes                      0.03%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Read prerouted                       0.07%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Read unlegalized nets                0.01%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Read nets                            0.09%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Set up via pillars                   0.01%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Initialize 3D grid graph             0.02%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Model blockage capacity              0.43%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Initialize 3D capacity             0.13%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Read aux data                            0.12%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Others data preparation                  0.06%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Create route kernel                      2.12%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       +-Global Routing                            32.96%  604.76 sec  604.77 sec  0.01 sec  0.02 sec 
[02/03 13:55:25    374s] (I)       | +-Initialization                           0.12%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Net group 1                             31.37%  604.76 sec  604.77 sec  0.01 sec  0.02 sec 
[02/03 13:55:25    374s] (I)       | | +-Generate topology (4T)                 2.68%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Phase 1a                               3.09%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Pattern routing (4T)                 2.24%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Add via demand to 2D                 0.03%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Phase 1b                               0.11%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Phase 1c                               0.04%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Phase 1d                               0.04%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Phase 1e                               0.94%  604.76 sec  604.77 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | +-Route legalization                   0.59%  604.76 sec  604.77 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Legalize Blockage Violations       0.02%  604.76 sec  604.76 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | | | +-Legalize Reach Aware Violations    0.02%  604.77 sec  604.77 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Phase 1l                              22.00%  604.77 sec  604.77 sec  0.01 sec  0.02 sec 
[02/03 13:55:25    374s] (I)       | | | +-Layer assignment (4T)               21.68%  604.77 sec  604.77 sec  0.01 sec  0.02 sec 
[02/03 13:55:25    374s] (I)       | +-Clean cong LA                            0.01%  604.77 sec  604.77 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       +-Export 3D cong map                         0.47%  604.77 sec  604.77 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Export 2D cong map                       0.10%  604.77 sec  604.77 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       +-Extract Global 3D Wires                    0.05%  604.77 sec  604.77 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       +-Track Assignment (4T)                      4.92%  604.77 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Initialization                           0.05%  604.77 sec  604.77 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Track Assignment Kernel                  4.00%  604.77 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Free Memory                              0.01%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       +-Export                                     7.12%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Export DB wires                          3.69%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Export all nets (4T)                   1.37%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | | +-Set wire vias (4T)                     1.72%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Report wirelength                        2.15%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Update net boxes                         0.15%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       | +-Update timing                            0.01%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)       +-Postprocess design                         1.12%  604.78 sec  604.78 sec  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)      ====================== Summary by functions ======================
[02/03 13:55:25    374s] (I)       Lv  Step                                   %      Real       CPU 
[02/03 13:55:25    374s] (I)      ------------------------------------------------------------------
[02/03 13:55:25    374s] (I)        0  Early Global Route kernel        100.00%  0.03 sec  0.04 sec 
[02/03 13:55:25    374s] (I)        1  Global Routing                    32.96%  0.01 sec  0.02 sec 
[02/03 13:55:25    374s] (I)        1  Import and model                  13.09%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        1  Export                             7.12%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        1  Track Assignment (4T)              4.92%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        1  Postprocess design                 1.12%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        1  Export 3D cong map                 0.47%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        1  Extract Global 3D Wires            0.05%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Net group 1                       31.37%  0.01 sec  0.02 sec 
[02/03 13:55:25    374s] (I)        2  Create route DB                    7.69%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Track Assignment Kernel            4.00%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Export DB wires                    3.69%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Report wirelength                  2.15%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Create route kernel                2.12%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Create place DB                    1.74%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Initialization                     0.17%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Update net boxes                   0.15%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Read aux data                      0.12%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Export 2D cong map                 0.10%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Others data preparation            0.06%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Phase 1l                          22.00%  0.01 sec  0.02 sec 
[02/03 13:55:25    374s] (I)        3  Import route data (4T)             6.91%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Phase 1a                           3.09%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Generate topology (4T)             2.68%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Set wire vias (4T)                 1.72%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Import place data                  1.46%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Export all nets (4T)               1.37%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Phase 1e                           0.94%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Phase 1b                           0.11%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Phase 1c                           0.04%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        3  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Layer assignment (4T)             21.68%  0.01 sec  0.02 sec 
[02/03 13:55:25    374s] (I)        4  Pattern routing (4T)               2.24%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Read blockages ( Layer 2-3 )       2.19%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Route legalization                 0.59%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Model blockage capacity            0.43%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Read instances and placement       0.30%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Read nets                          0.27%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Add via demand to 2D               0.03%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Read unlegalized nets              0.01%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Initialize 3D capacity             0.13%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Read PG blockages                  0.09%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Read instance blockages            0.04%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Read other blockages               0.04%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Legalize Blockage Violations       0.02%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[02/03 13:55:25    374s] {MMLU 0 0 46}
[02/03 13:55:25    374s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=2320.3M
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] Trim Metal Layers:
[02/03 13:55:25    374s] LayerId::1 widthSet size::4
[02/03 13:55:25    374s] LayerId::2 widthSet size::4
[02/03 13:55:25    374s] LayerId::3 widthSet size::4
[02/03 13:55:25    374s] LayerId::4 widthSet size::4
[02/03 13:55:25    374s] LayerId::5 widthSet size::4
[02/03 13:55:25    374s] LayerId::6 widthSet size::2
[02/03 13:55:25    374s] Updating RC grid for preRoute extraction ...
[02/03 13:55:25    374s] eee: pegSigSF::1.070000
[02/03 13:55:25    374s] Initializing multi-corner capacitance tables ... 
[02/03 13:55:25    374s] Initializing multi-corner resistance tables ...
[02/03 13:55:25    374s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:55:25    374s] eee: l::2 avDens::0.081597 usedTrk::26.111049 availTrk::320.000000 sigTrk::26.111049
[02/03 13:55:25    374s] eee: l::3 avDens::0.041191 usedTrk::13.181250 availTrk::320.000000 sigTrk::13.181250
[02/03 13:55:25    374s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:25    374s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:25    374s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:25    374s] {RT max_rc 0 3 3 0}
[02/03 13:55:25    374s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:55:25    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=2320.3M
[02/03 13:55:25    374s] Extraction called for design 'counter' of instances=43 and nets=48 using extraction engine 'preRoute' .
[02/03 13:55:25    374s] PreRoute RC Extraction called for design counter.
[02/03 13:55:25    374s] RC Extraction called in multi-corner(2) mode.
[02/03 13:55:25    374s] RCMode: PreRoute
[02/03 13:55:25    374s]       RC Corner Indexes            0       1   
[02/03 13:55:25    374s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 13:55:25    374s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:25    374s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:25    374s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:25    374s] Shrink Factor                : 1.00000
[02/03 13:55:25    374s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 13:55:25    374s] Using capacitance table file ...
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] Trim Metal Layers:
[02/03 13:55:25    374s] LayerId::1 widthSet size::4
[02/03 13:55:25    374s] LayerId::2 widthSet size::4
[02/03 13:55:25    374s] LayerId::3 widthSet size::4
[02/03 13:55:25    374s] LayerId::4 widthSet size::4
[02/03 13:55:25    374s] LayerId::5 widthSet size::4
[02/03 13:55:25    374s] LayerId::6 widthSet size::2
[02/03 13:55:25    374s] Updating RC grid for preRoute extraction ...
[02/03 13:55:25    374s] eee: pegSigSF::1.070000
[02/03 13:55:25    374s] Initializing multi-corner capacitance tables ... 
[02/03 13:55:25    374s] Initializing multi-corner resistance tables ...
[02/03 13:55:25    374s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:55:25    374s] eee: l::2 avDens::0.081597 usedTrk::26.111049 availTrk::320.000000 sigTrk::26.111049
[02/03 13:55:25    374s] eee: l::3 avDens::0.041191 usedTrk::13.181250 availTrk::320.000000 sigTrk::13.181250
[02/03 13:55:25    374s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:25    374s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:25    374s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:25    374s] {RT max_rc 0 3 3 0}
[02/03 13:55:25    374s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:55:25    374s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2320.344M)
[02/03 13:55:25    374s] All LLGs are deleted
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2320.3M, EPOCH TIME: 1706986525.432845
[02/03 13:55:25    374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2320.3M, EPOCH TIME: 1706986525.432938
[02/03 13:55:25    374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2320.3M, EPOCH TIME: 1706986525.432999
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2320.3M, EPOCH TIME: 1706986525.433188
[02/03 13:55:25    374s] Max number of tech site patterns supported in site array is 256.
[02/03 13:55:25    374s] Core basic site is core_ji3v
[02/03 13:55:25    374s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2320.3M, EPOCH TIME: 1706986525.440472
[02/03 13:55:25    374s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:55:25    374s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:55:25    374s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2320.3M, EPOCH TIME: 1706986525.441693
[02/03 13:55:25    374s] Fast DP-INIT is on for default
[02/03 13:55:25    374s] Atter site array init, number of instance map data is 0.
[02/03 13:55:25    374s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2320.3M, EPOCH TIME: 1706986525.442061
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:25    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2320.3M, EPOCH TIME: 1706986525.442399
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] Starting delay calculation for Setup views
[02/03 13:55:25    374s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:55:25    374s] #################################################################################
[02/03 13:55:25    374s] # Design Stage: PreRoute
[02/03 13:55:25    374s] # Design Name: counter
[02/03 13:55:25    374s] # Design Mode: 180nm
[02/03 13:55:25    374s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:55:25    374s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:55:25    374s] # Signoff Settings: SI Off 
[02/03 13:55:25    374s] #################################################################################
[02/03 13:55:25    374s] Topological Sorting (REAL = 0:00:00.0, MEM = 2361.8M, InitMEM = 2361.8M)
[02/03 13:55:25    374s] Calculate delays in BcWc mode...
[02/03 13:55:25    374s] Start delay calculation (fullDC) (4 T). (MEM=2361.79)
[02/03 13:55:25    374s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[02/03 13:55:25    374s] End AAE Lib Interpolated Model. (MEM=2373.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:55:25    374s] Total number of fetched objects 46
[02/03 13:55:25    374s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:55:25    374s] End delay calculation. (MEM=2513 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:55:25    374s] End delay calculation (fullDC). (MEM=2513 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:55:25    374s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2513.0M) ***
[02/03 13:55:25    374s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:15 mem=2544.0M)
[02/03 13:55:25    374s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.145  |
|           TNS (ns):| -0.145  |
|    Violating Paths:|    1    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2575.5M, EPOCH TIME: 1706986525.656327
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:25    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2575.5M, EPOCH TIME: 1706986525.664294
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] Density: 39.895%
------------------------------------------------------------------

[02/03 13:55:25    374s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1737.0M, totSessionCpu=0:06:15 **
[02/03 13:55:25    374s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:14.6/0:48:13.6 (0.1), mem = 2391.5M
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] =============================================================================================
[02/03 13:55:25    374s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[02/03 13:55:25    374s] =============================================================================================
[02/03 13:55:25    374s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:25    374s] ---------------------------------------------------------------------------------------------
[02/03 13:55:25    374s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:25    374s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 13:55:25    374s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:25    374s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:25    374s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  72.1 % )     0:00:01.0 /  0:00:01.0    1.0
[02/03 13:55:25    374s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:25    374s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:25    374s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 13:55:25    374s] [ ExtractRC              ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 13:55:25    374s] [ TimingUpdate           ]      1   0:00:00.1  (  10.0 % )     0:00:00.2 /  0:00:00.2    1.1
[02/03 13:55:25    374s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 13:55:25    374s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:25    374s] [ MISC                   ]          0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 13:55:25    374s] ---------------------------------------------------------------------------------------------
[02/03 13:55:25    374s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 13:55:25    374s] ---------------------------------------------------------------------------------------------
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/03 13:55:25    374s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:55:25    374s] ### Creating PhyDesignMc. totSessionCpu=0:06:15 mem=2391.5M
[02/03 13:55:25    374s] OPERPROF: Starting DPlace-Init at level 1, MEM:2391.5M, EPOCH TIME: 1706986525.668565
[02/03 13:55:25    374s] Processing tracks to init pin-track alignment.
[02/03 13:55:25    374s] z: 2, totalTracks: 1
[02/03 13:55:25    374s] z: 4, totalTracks: 1
[02/03 13:55:25    374s] z: 6, totalTracks: 1
[02/03 13:55:25    374s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:25    374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2391.5M, EPOCH TIME: 1706986525.669545
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:25    374s] OPERPROF:     Starting CMU at level 3, MEM:2391.5M, EPOCH TIME: 1706986525.677408
[02/03 13:55:25    374s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2391.5M, EPOCH TIME: 1706986525.677526
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:25    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2391.5M, EPOCH TIME: 1706986525.677586
[02/03 13:55:25    374s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2391.5M, EPOCH TIME: 1706986525.677627
[02/03 13:55:25    374s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2391.5M, EPOCH TIME: 1706986525.678453
[02/03 13:55:25    374s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2391.5MB).
[02/03 13:55:25    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2391.5M, EPOCH TIME: 1706986525.678555
[02/03 13:55:25    374s] TotalInstCnt at PhyDesignMc Initialization: 43
[02/03 13:55:25    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:15 mem=2391.5M
[02/03 13:55:25    374s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2391.5M, EPOCH TIME: 1706986525.678853
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2391.5M, EPOCH TIME: 1706986525.679354
[02/03 13:55:25    374s] TotalInstCnt at PhyDesignMc Destruction: 43
[02/03 13:55:25    374s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:55:25    374s] ### Creating PhyDesignMc. totSessionCpu=0:06:15 mem=2391.5M
[02/03 13:55:25    374s] OPERPROF: Starting DPlace-Init at level 1, MEM:2391.5M, EPOCH TIME: 1706986525.679671
[02/03 13:55:25    374s] Processing tracks to init pin-track alignment.
[02/03 13:55:25    374s] z: 2, totalTracks: 1
[02/03 13:55:25    374s] z: 4, totalTracks: 1
[02/03 13:55:25    374s] z: 6, totalTracks: 1
[02/03 13:55:25    374s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:25    374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2391.5M, EPOCH TIME: 1706986525.680402
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:25    374s] OPERPROF:     Starting CMU at level 3, MEM:2391.5M, EPOCH TIME: 1706986525.687637
[02/03 13:55:25    374s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2391.5M, EPOCH TIME: 1706986525.687754
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:25    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2391.5M, EPOCH TIME: 1706986525.687812
[02/03 13:55:25    374s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2391.5M, EPOCH TIME: 1706986525.687850
[02/03 13:55:25    374s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2391.5M, EPOCH TIME: 1706986525.688620
[02/03 13:55:25    374s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2391.5MB).
[02/03 13:55:25    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2391.5M, EPOCH TIME: 1706986525.688717
[02/03 13:55:25    374s] TotalInstCnt at PhyDesignMc Initialization: 43
[02/03 13:55:25    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:15 mem=2391.5M
[02/03 13:55:25    374s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2391.5M, EPOCH TIME: 1706986525.688891
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:2391.5M, EPOCH TIME: 1706986525.689334
[02/03 13:55:25    374s] TotalInstCnt at PhyDesignMc Destruction: 43
[02/03 13:55:25    374s] *** Starting optimizing excluded clock nets MEM= 2391.5M) ***
[02/03 13:55:25    374s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2391.5M) ***
[02/03 13:55:25    374s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[02/03 13:55:25    374s] Begin: GigaOpt Route Type Constraints Refinement
[02/03 13:55:25    374s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:14.6/0:48:13.6 (0.1), mem = 2391.5M
[02/03 13:55:25    374s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.1
[02/03 13:55:25    374s] ### Creating RouteCongInterface, started
[02/03 13:55:25    374s] ### Creating TopoMgr, started
[02/03 13:55:25    374s] ### Creating TopoMgr, finished
[02/03 13:55:25    374s] #optDebug: Start CG creation (mem=2391.5M)
[02/03 13:55:25    374s]  ...initializing CG  maxDriveDist 681.916000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 68.191000 
[02/03 13:55:25    374s] (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgPrt (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgEgp (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgPbk (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgNrb(cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgObs (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgCon (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgPdm (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] #optDebug: {0, 1.000}
[02/03 13:55:25    374s] ### Creating RouteCongInterface, finished
[02/03 13:55:25    374s] Updated routing constraints on 0 nets.
[02/03 13:55:25    374s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.1
[02/03 13:55:25    374s] Bottom Preferred Layer:
[02/03 13:55:25    374s]     None
[02/03 13:55:25    374s] Via Pillar Rule:
[02/03 13:55:25    374s]     None
[02/03 13:55:25    374s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.6), totSession cpu/real = 0:06:14.6/0:48:13.6 (0.1), mem = 2450.9M
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] =============================================================================================
[02/03 13:55:25    374s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[02/03 13:55:25    374s] =============================================================================================
[02/03 13:55:25    374s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:25    374s] ---------------------------------------------------------------------------------------------
[02/03 13:55:25    374s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  91.5 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 13:55:25    374s] [ MISC                   ]          0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:25    374s] ---------------------------------------------------------------------------------------------
[02/03 13:55:25    374s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/03 13:55:25    374s] ---------------------------------------------------------------------------------------------
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] End: GigaOpt Route Type Constraints Refinement
[02/03 13:55:25    374s] The useful skew maximum allowed delay set by user is: 1
[02/03 13:55:25    374s] Deleting Lib Analyzer.
[02/03 13:55:25    374s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:14.6/0:48:13.6 (0.1), mem = 2450.9M
[02/03 13:55:25    374s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:55:25    374s] ### Creating LA Mngr. totSessionCpu=0:06:15 mem=2450.9M
[02/03 13:55:25    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:15 mem=2450.9M
[02/03 13:55:25    374s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/03 13:55:25    374s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.2
[02/03 13:55:25    374s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:55:25    374s] ### Creating PhyDesignMc. totSessionCpu=0:06:15 mem=2450.9M
[02/03 13:55:25    374s] OPERPROF: Starting DPlace-Init at level 1, MEM:2450.9M, EPOCH TIME: 1706986525.760292
[02/03 13:55:25    374s] Processing tracks to init pin-track alignment.
[02/03 13:55:25    374s] z: 2, totalTracks: 1
[02/03 13:55:25    374s] z: 4, totalTracks: 1
[02/03 13:55:25    374s] z: 6, totalTracks: 1
[02/03 13:55:25    374s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:25    374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2450.9M, EPOCH TIME: 1706986525.761207
[02/03 13:55:25    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:25    374s] OPERPROF:     Starting CMU at level 3, MEM:2450.9M, EPOCH TIME: 1706986525.768766
[02/03 13:55:25    374s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2450.9M, EPOCH TIME: 1706986525.768905
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:25    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2450.9M, EPOCH TIME: 1706986525.768968
[02/03 13:55:25    374s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2450.9M, EPOCH TIME: 1706986525.769008
[02/03 13:55:25    374s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2450.9M, EPOCH TIME: 1706986525.770237
[02/03 13:55:25    374s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2450.9MB).
[02/03 13:55:25    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2450.9M, EPOCH TIME: 1706986525.770337
[02/03 13:55:25    374s] TotalInstCnt at PhyDesignMc Initialization: 43
[02/03 13:55:25    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:15 mem=2450.9M
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] Footprint cell information for calculating maxBufDist
[02/03 13:55:25    374s] *info: There are 9 candidate Buffer cells
[02/03 13:55:25    374s] *info: There are 9 candidate Inverter cells
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] #optDebug: Start CG creation (mem=2450.9M)
[02/03 13:55:25    374s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[02/03 13:55:25    374s] (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgPrt (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgEgp (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgPbk (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgNrb(cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgObs (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgCon (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s]  ...processing cgPdm (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2450.9M)
[02/03 13:55:25    374s] ### Creating RouteCongInterface, started
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] Creating Lib Analyzer ...
[02/03 13:55:25    374s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:55:25    374s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:55:25    374s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:55:25    374s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:55:25    374s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:55:25    374s] 
[02/03 13:55:25    374s] {RT max_rc 0 3 3 0}
[02/03 13:55:26    375s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:15 mem=2450.9M
[02/03 13:55:26    375s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:15 mem=2450.9M
[02/03 13:55:26    375s] Creating Lib Analyzer, finished. 
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] #optDebug: {0, 1.000}
[02/03 13:55:26    375s] ### Creating RouteCongInterface, finished
[02/03 13:55:26    375s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2622.9M, EPOCH TIME: 1706986526.370348
[02/03 13:55:26    375s] Found 0 hard placement blockage before merging.
[02/03 13:55:26    375s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2622.9M, EPOCH TIME: 1706986526.370429
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] Netlist preparation processing... 
[02/03 13:55:26    375s] Removed 0 instance
[02/03 13:55:26    375s] *info: Marking 0 isolation instances dont touch
[02/03 13:55:26    375s] *info: Marking 0 level shifter instances dont touch
[02/03 13:55:26    375s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:55:26    375s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2603.5M, EPOCH TIME: 1706986526.375277
[02/03 13:55:26    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43).
[02/03 13:55:26    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:26    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:26    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:26    375s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:2420.5M, EPOCH TIME: 1706986526.376579
[02/03 13:55:26    375s] TotalInstCnt at PhyDesignMc Destruction: 43
[02/03 13:55:26    375s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.2
[02/03 13:55:26    375s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:15.3/0:48:14.3 (0.1), mem = 2420.5M
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] =============================================================================================
[02/03 13:55:26    375s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[02/03 13:55:26    375s] =============================================================================================
[02/03 13:55:26    375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:26    375s] ---------------------------------------------------------------------------------------------
[02/03 13:55:26    375s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  72.2 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 13:55:26    375s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:26    375s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 13:55:26    375s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:26    375s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 13:55:26    375s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 13:55:26    375s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:26    375s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:26    375s] [ MISC                   ]          0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:55:26    375s] ---------------------------------------------------------------------------------------------
[02/03 13:55:26    375s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 13:55:26    375s] ---------------------------------------------------------------------------------------------
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] Active setup views:
[02/03 13:55:26    375s]  slow_functional_mode
[02/03 13:55:26    375s]   Dominating endpoints: 0
[02/03 13:55:26    375s]   Dominating TNS: -0.000
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] Deleting Lib Analyzer.
[02/03 13:55:26    375s] Begin: GigaOpt Global Optimization
[02/03 13:55:26    375s] *info: use new DP (enabled)
[02/03 13:55:26    375s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/03 13:55:26    375s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:55:26    375s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:15.3/0:48:14.3 (0.1), mem = 2515.9M
[02/03 13:55:26    375s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.3
[02/03 13:55:26    375s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:55:26    375s] ### Creating PhyDesignMc. totSessionCpu=0:06:15 mem=2515.9M
[02/03 13:55:26    375s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 13:55:26    375s] OPERPROF: Starting DPlace-Init at level 1, MEM:2515.9M, EPOCH TIME: 1706986526.390557
[02/03 13:55:26    375s] Processing tracks to init pin-track alignment.
[02/03 13:55:26    375s] z: 2, totalTracks: 1
[02/03 13:55:26    375s] z: 4, totalTracks: 1
[02/03 13:55:26    375s] z: 6, totalTracks: 1
[02/03 13:55:26    375s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:26    375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2515.9M, EPOCH TIME: 1706986526.391561
[02/03 13:55:26    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:26    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:26    375s] OPERPROF:     Starting CMU at level 3, MEM:2515.9M, EPOCH TIME: 1706986526.399201
[02/03 13:55:26    375s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2515.9M, EPOCH TIME: 1706986526.399354
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:26    375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2515.9M, EPOCH TIME: 1706986526.399417
[02/03 13:55:26    375s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2515.9M, EPOCH TIME: 1706986526.399456
[02/03 13:55:26    375s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2515.9M, EPOCH TIME: 1706986526.400500
[02/03 13:55:26    375s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2515.9MB).
[02/03 13:55:26    375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2515.9M, EPOCH TIME: 1706986526.400602
[02/03 13:55:26    375s] TotalInstCnt at PhyDesignMc Initialization: 43
[02/03 13:55:26    375s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:15 mem=2515.9M
[02/03 13:55:26    375s] ### Creating RouteCongInterface, started
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] Creating Lib Analyzer ...
[02/03 13:55:26    375s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:55:26    375s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:55:26    375s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:55:26    375s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:55:26    375s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] {RT max_rc 0 3 3 0}
[02/03 13:55:26    375s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:16 mem=2515.9M
[02/03 13:55:26    375s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:16 mem=2515.9M
[02/03 13:55:26    375s] Creating Lib Analyzer, finished. 
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:55:26    375s] 
[02/03 13:55:26    375s] #optDebug: {0, 1.000}
[02/03 13:55:26    375s] ### Creating RouteCongInterface, finished
[02/03 13:55:26    375s] *info: 1 clock net excluded
[02/03 13:55:27    375s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2649.8M, EPOCH TIME: 1706986527.014760
[02/03 13:55:27    375s] Found 0 hard placement blockage before merging.
[02/03 13:55:27    375s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2649.8M, EPOCH TIME: 1706986527.014843
[02/03 13:55:27    375s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[02/03 13:55:27    375s] Info: End MT loop @oiCellDelayCachingJob.
[02/03 13:55:27    375s] ** GigaOpt Global Opt WNS Slack -0.145  TNS Slack -0.145 
[02/03 13:55:27    375s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 13:55:27    375s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
[02/03 13:55:27    375s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 13:55:27    375s] |  -0.145|  -0.145|   39.89%|   0:00:00.0| 2665.8M|slow_functional_mode|  default| out_reg[7]/D |
[02/03 13:55:27    375s] |  -0.145|  -0.145|   39.89%|   0:00:00.0| 2752.1M|slow_functional_mode|  default| out_reg[7]/D |
[02/03 13:55:27    375s] |   0.000|   0.000|   41.47%|   0:00:00.0| 2761.1M|                  NA|       NA| NA           |
[02/03 13:55:27    375s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 13:55:27    375s] 
[02/03 13:55:27    375s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2761.1M) ***
[02/03 13:55:27    375s] 
[02/03 13:55:27    375s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2761.1M) ***
[02/03 13:55:27    375s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:55:27    375s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/03 13:55:27    375s] Total-nets :: 47, Stn-nets :: 0, ratio :: 0 %, Total-len 1409.43, Stn-len 0
[02/03 13:55:27    375s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2649.4M, EPOCH TIME: 1706986527.058357
[02/03 13:55:27    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:55:27    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    375s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2469.4M, EPOCH TIME: 1706986527.060235
[02/03 13:55:27    375s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:55:27    375s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.3
[02/03 13:55:27    375s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:06:16.0/0:48:15.0 (0.1), mem = 2469.4M
[02/03 13:55:27    375s] 
[02/03 13:55:27    375s] =============================================================================================
[02/03 13:55:27    375s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[02/03 13:55:27    375s] =============================================================================================
[02/03 13:55:27    375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:27    375s] ---------------------------------------------------------------------------------------------
[02/03 13:55:27    375s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  76.2 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 13:55:27    375s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 13:55:27    375s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 13:55:27    375s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ TransformInit          ]      1   0:00:00.1  (  14.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:55:27    375s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 13:55:27    375s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ OptEval                ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    375s] [ MISC                   ]          0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    2.5
[02/03 13:55:27    375s] ---------------------------------------------------------------------------------------------
[02/03 13:55:27    375s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 13:55:27    375s] ---------------------------------------------------------------------------------------------
[02/03 13:55:27    375s] 
[02/03 13:55:27    375s] End: GigaOpt Global Optimization
[02/03 13:55:27    376s] *** Timing Is met
[02/03 13:55:27    376s] *** Check timing (0:00:00.0)
[02/03 13:55:27    376s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 13:55:27    376s] Deleting Lib Analyzer.
[02/03 13:55:27    376s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/03 13:55:27    376s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:55:27    376s] ### Creating LA Mngr. totSessionCpu=0:06:16 mem=2469.4M
[02/03 13:55:27    376s] ### Creating LA Mngr, finished. totSessionCpu=0:06:16 mem=2469.4M
[02/03 13:55:27    376s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/03 13:55:27    376s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:55:27    376s] ### Creating PhyDesignMc. totSessionCpu=0:06:16 mem=2644.5M
[02/03 13:55:27    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:2644.5M, EPOCH TIME: 1706986527.073464
[02/03 13:55:27    376s] Processing tracks to init pin-track alignment.
[02/03 13:55:27    376s] z: 2, totalTracks: 1
[02/03 13:55:27    376s] z: 4, totalTracks: 1
[02/03 13:55:27    376s] z: 6, totalTracks: 1
[02/03 13:55:27    376s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:27    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2644.5M, EPOCH TIME: 1706986527.074379
[02/03 13:55:27    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:27    376s] OPERPROF:     Starting CMU at level 3, MEM:2644.5M, EPOCH TIME: 1706986527.081926
[02/03 13:55:27    376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2660.5M, EPOCH TIME: 1706986527.082421
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:27    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2660.5M, EPOCH TIME: 1706986527.082551
[02/03 13:55:27    376s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2660.5M, EPOCH TIME: 1706986527.082590
[02/03 13:55:27    376s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2676.5M, EPOCH TIME: 1706986527.083567
[02/03 13:55:27    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2676.5MB).
[02/03 13:55:27    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2676.5M, EPOCH TIME: 1706986527.083666
[02/03 13:55:27    376s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:55:27    376s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:16 mem=2676.5M
[02/03 13:55:27    376s] Begin: Area Reclaim Optimization
[02/03 13:55:27    376s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:16.0/0:48:15.0 (0.1), mem = 2676.5M
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] Creating Lib Analyzer ...
[02/03 13:55:27    376s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:55:27    376s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:55:27    376s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:55:27    376s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:55:27    376s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] {RT max_rc 0 3 3 0}
[02/03 13:55:27    376s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:17 mem=2678.5M
[02/03 13:55:27    376s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:17 mem=2678.5M
[02/03 13:55:27    376s] Creating Lib Analyzer, finished. 
[02/03 13:55:27    376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.4
[02/03 13:55:27    376s] ### Creating RouteCongInterface, started
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] #optDebug: {0, 1.000}
[02/03 13:55:27    376s] ### Creating RouteCongInterface, finished
[02/03 13:55:27    376s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2678.5M, EPOCH TIME: 1706986527.676560
[02/03 13:55:27    376s] Found 0 hard placement blockage before merging.
[02/03 13:55:27    376s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2678.5M, EPOCH TIME: 1706986527.676639
[02/03 13:55:27    376s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.47
[02/03 13:55:27    376s] +---------+---------+--------+--------+------------+--------+
[02/03 13:55:27    376s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/03 13:55:27    376s] +---------+---------+--------+--------+------------+--------+
[02/03 13:55:27    376s] |   41.47%|        -|   0.000|   0.000|   0:00:00.0| 2678.5M|
[02/03 13:55:27    376s] |   41.47%|        0|   0.000|   0.000|   0:00:00.0| 2678.5M|
[02/03 13:55:27    376s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[02/03 13:55:27    376s] |   41.47%|        0|   0.000|   0.000|   0:00:00.0| 2678.5M|
[02/03 13:55:27    376s] |   41.47%|        0|   0.000|   0.000|   0:00:00.0| 2678.5M|
[02/03 13:55:27    376s] |   40.32%|        2|   0.000|   0.000|   0:00:00.0| 2739.7M|
[02/03 13:55:27    376s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2739.7M|
[02/03 13:55:27    376s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[02/03 13:55:27    376s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2739.7M|
[02/03 13:55:27    376s] +---------+---------+--------+--------+------------+--------+
[02/03 13:55:27    376s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[02/03 13:55:27    376s] --------------------------------------------------------------
[02/03 13:55:27    376s] |                                   | Total     | Sequential |
[02/03 13:55:27    376s] --------------------------------------------------------------
[02/03 13:55:27    376s] | Num insts resized                 |       2  |       1    |
[02/03 13:55:27    376s] | Num insts undone                  |       0  |       0    |
[02/03 13:55:27    376s] | Num insts Downsized               |       2  |       1    |
[02/03 13:55:27    376s] | Num insts Samesized               |       0  |       0    |
[02/03 13:55:27    376s] | Num insts Upsized                 |       0  |       0    |
[02/03 13:55:27    376s] | Num multiple commits+uncommits    |       0  |       -    |
[02/03 13:55:27    376s] --------------------------------------------------------------
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/03 13:55:27    376s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
[02/03 13:55:27    376s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:55:27    376s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.4
[02/03 13:55:27    376s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:16.7/0:48:15.6 (0.1), mem = 2739.7M
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] =============================================================================================
[02/03 13:55:27    376s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[02/03 13:55:27    376s] =============================================================================================
[02/03 13:55:27    376s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:27    376s] ---------------------------------------------------------------------------------------------
[02/03 13:55:27    376s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  80.1 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 13:55:27    376s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.8
[02/03 13:55:27    376s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 13:55:27    376s] [ OptGetWeight           ]     60   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ OptEval                ]     60   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ OptCommit              ]     60   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ PostCommitDelayUpdate  ]     60   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[02/03 13:55:27    376s] [ IncrDelayCalc          ]      9   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 13:55:27    376s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:27    376s] [ MISC                   ]          0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:55:27    376s] ---------------------------------------------------------------------------------------------
[02/03 13:55:27    376s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 13:55:27    376s] ---------------------------------------------------------------------------------------------
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] Executing incremental physical updates
[02/03 13:55:27    376s] Executing incremental physical updates
[02/03 13:55:27    376s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2628.0M, EPOCH TIME: 1706986527.729800
[02/03 13:55:27    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:55:27    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2476.0M, EPOCH TIME: 1706986527.730709
[02/03 13:55:27    376s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:55:27    376s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2476.02M, totSessionCpu=0:06:17).
[02/03 13:55:27    376s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2476.0M, EPOCH TIME: 1706986527.736284
[02/03 13:55:27    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:27    376s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2476.0M, EPOCH TIME: 1706986527.744002
[02/03 13:55:27    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] **INFO: Flow update: Design is easy to close.
[02/03 13:55:27    376s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:16.7/0:48:15.6 (0.1), mem = 2476.0M
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] *** Start incrementalPlace ***
[02/03 13:55:27    376s] User Input Parameters:
[02/03 13:55:27    376s] - Congestion Driven    : On
[02/03 13:55:27    376s] - Timing Driven        : On
[02/03 13:55:27    376s] - Area-Violation Based : On
[02/03 13:55:27    376s] - Start Rollback Level : -5
[02/03 13:55:27    376s] - Legalized            : On
[02/03 13:55:27    376s] - Window Based         : Off
[02/03 13:55:27    376s] - eDen incr mode       : Off
[02/03 13:55:27    376s] - Small incr mode      : Off
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] no activity file in design. spp won't run.
[02/03 13:55:27    376s] Effort level <high> specified for reg2reg path_group
[02/03 13:55:27    376s] No Views given, use default active views for adaptive view pruning
[02/03 13:55:27    376s] SKP will enable view:
[02/03 13:55:27    376s]   slow_functional_mode
[02/03 13:55:27    376s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2480.0M, EPOCH TIME: 1706986527.799309
[02/03 13:55:27    376s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.002, MEM:2480.0M, EPOCH TIME: 1706986527.800821
[02/03 13:55:27    376s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2480.0M, EPOCH TIME: 1706986527.800882
[02/03 13:55:27    376s] Starting Early Global Route congestion estimation: mem = 2480.0M
[02/03 13:55:27    376s] (I)      ============================ Layers =============================
[02/03 13:55:27    376s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:27    376s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:55:27    376s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:27    376s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:55:27    376s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:55:27    376s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:55:27    376s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:55:27    376s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:55:27    376s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:55:27    376s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:55:27    376s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:55:27    376s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:55:27    376s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:55:27    376s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:55:27    376s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:55:27    376s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:27    376s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:55:27    376s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:55:27    376s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:55:27    376s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:55:27    376s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:55:27    376s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:55:27    376s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:55:27    376s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:55:27    376s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:55:27    376s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:55:27    376s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:55:27    376s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:55:27    376s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:55:27    376s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:55:27    376s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:55:27    376s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:55:27    376s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:55:27    376s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:55:27    376s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:55:27    376s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:55:27    376s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:55:27    376s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:55:27    376s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:55:27    376s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:55:27    376s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:55:27    376s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:55:27    376s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:55:27    376s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:55:27    376s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:55:27    376s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:55:27    376s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:55:27    376s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:55:27    376s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:55:27    376s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:55:27    376s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:55:27    376s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:55:27    376s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:55:27    376s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:55:27    376s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:55:27    376s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:55:27    376s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:55:27    376s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:55:27    376s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:55:27    376s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:55:27    376s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:55:27    376s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:55:27    376s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:55:27    376s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:55:27    376s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:55:27    376s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:55:27    376s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:55:27    376s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:55:27    376s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:55:27    376s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:55:27    376s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:55:27    376s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:55:27    376s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:27    376s] (I)      Started Import and model ( Curr Mem: 2480.04 MB )
[02/03 13:55:27    376s] (I)      Default pattern map key = counter_default.
[02/03 13:55:27    376s] (I)      == Non-default Options ==
[02/03 13:55:27    376s] (I)      Maximum routing layer                              : 3
[02/03 13:55:27    376s] (I)      Number of threads                                  : 4
[02/03 13:55:27    376s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 13:55:27    376s] (I)      Method to set GCell size                           : row
[02/03 13:55:27    376s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:55:27    376s] (I)      Use row-based GCell size
[02/03 13:55:27    376s] (I)      Use row-based GCell align
[02/03 13:55:27    376s] (I)      layer 0 area = 202000
[02/03 13:55:27    376s] (I)      layer 1 area = 202000
[02/03 13:55:27    376s] (I)      layer 2 area = 202000
[02/03 13:55:27    376s] (I)      GCell unit size   : 4480
[02/03 13:55:27    376s] (I)      GCell multiplier  : 1
[02/03 13:55:27    376s] (I)      GCell row height  : 4480
[02/03 13:55:27    376s] (I)      Actual row height : 4480
[02/03 13:55:27    376s] (I)      GCell align ref   : 10080 10080
[02/03 13:55:27    376s] [NR-eGR] Track table information for default rule: 
[02/03 13:55:27    376s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:55:27    376s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:55:27    376s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:55:27    376s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:55:27    376s] [NR-eGR] METTP has single uniform track structure
[02/03 13:55:27    376s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:55:27    376s] (I)      ================= Default via ==================
[02/03 13:55:27    376s] (I)      +---+--------------------+---------------------+
[02/03 13:55:27    376s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:55:27    376s] (I)      +---+--------------------+---------------------+
[02/03 13:55:27    376s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:55:27    376s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:55:27    376s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:55:27    376s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:55:27    376s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:55:27    376s] (I)      +---+--------------------+---------------------+
[02/03 13:55:27    376s] [NR-eGR] Read 51 PG shapes
[02/03 13:55:27    376s] [NR-eGR] Read 0 clock shapes
[02/03 13:55:27    376s] [NR-eGR] Read 0 other shapes
[02/03 13:55:27    376s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:55:27    376s] [NR-eGR] #Instance Blockages : 0
[02/03 13:55:27    376s] [NR-eGR] #PG Blockages       : 51
[02/03 13:55:27    376s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:55:27    376s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:55:27    376s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:55:27    376s] [NR-eGR] #Other Blockages    : 0
[02/03 13:55:27    376s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:55:27    376s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:55:27    376s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 13:55:27    376s] (I)      early_global_route_priority property id does not exist.
[02/03 13:55:27    376s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:55:27    376s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:55:27    376s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:55:27    376s] (I)      Number of ignored nets                =      0
[02/03 13:55:27    376s] (I)      Number of connected nets              =      0
[02/03 13:55:27    376s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:55:27    376s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:55:27    376s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:55:27    376s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:55:27    376s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:55:27    376s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:55:27    376s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:55:27    376s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:55:27    376s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:55:27    376s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:55:27    376s] (I)      Ndr track 0 does not exist
[02/03 13:55:27    376s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:55:27    376s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:55:27    376s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:55:27    376s] (I)      Site width          :   560  (dbu)
[02/03 13:55:27    376s] (I)      Row height          :  4480  (dbu)
[02/03 13:55:27    376s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:55:27    376s] (I)      GCell width         :  4480  (dbu)
[02/03 13:55:27    376s] (I)      GCell height        :  4480  (dbu)
[02/03 13:55:27    376s] (I)      Grid                :    17    15     3
[02/03 13:55:27    376s] (I)      Layer numbers       :     1     2     3
[02/03 13:55:27    376s] (I)      Vertical capacity   :     0  4480     0
[02/03 13:55:27    376s] (I)      Horizontal capacity :     0     0  4480
[02/03 13:55:27    376s] (I)      Default wire width  :   230   280   280
[02/03 13:55:27    376s] (I)      Default wire space  :   230   280   280
[02/03 13:55:27    376s] (I)      Default wire pitch  :   460   560   560
[02/03 13:55:27    376s] (I)      Default pitch size  :   460   560   560
[02/03 13:55:27    376s] (I)      First track coord   :   280   280   280
[02/03 13:55:27    376s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[02/03 13:55:27    376s] (I)      Total num of tracks :   116   131   116
[02/03 13:55:27    376s] (I)      Num of masks        :     1     1     1
[02/03 13:55:27    376s] (I)      Num of trim masks   :     0     0     0
[02/03 13:55:27    376s] (I)      --------------------------------------------------------
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] [NR-eGR] ============ Routing rule table ============
[02/03 13:55:27    376s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 13:55:27    376s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:55:27    376s] (I)                    Layer    2    3 
[02/03 13:55:27    376s] (I)                    Pitch  560  560 
[02/03 13:55:27    376s] (I)             #Used tracks    1    1 
[02/03 13:55:27    376s] (I)       #Fully used tracks    1    1 
[02/03 13:55:27    376s] [NR-eGR] ========================================
[02/03 13:55:27    376s] [NR-eGR] 
[02/03 13:55:27    376s] (I)      =============== Blocked Tracks ===============
[02/03 13:55:27    376s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:27    376s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:55:27    376s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:27    376s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:55:27    376s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:55:27    376s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:55:27    376s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:27    376s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.04 MB )
[02/03 13:55:27    376s] (I)      Reset routing kernel
[02/03 13:55:27    376s] (I)      Started Global Routing ( Curr Mem: 2480.04 MB )
[02/03 13:55:27    376s] (I)      totalPins=156  totalGlobalPin=149 (95.51%)
[02/03 13:55:27    376s] (I)      total 2D Cap : 3411 = (1972 H, 1439 V)
[02/03 13:55:27    376s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[02/03 13:55:27    376s] (I)      
[02/03 13:55:27    376s] (I)      ============  Phase 1a Route ============
[02/03 13:55:27    376s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 11.81% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:55:27    376s] (I)      
[02/03 13:55:27    376s] (I)      ============  Phase 1b Route ============
[02/03 13:55:27    376s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 11.81% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:55:27    376s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.348480e+03um
[02/03 13:55:27    376s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:55:27    376s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:55:27    376s] (I)      
[02/03 13:55:27    376s] (I)      ============  Phase 1c Route ============
[02/03 13:55:27    376s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 11.81% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:55:27    376s] (I)      
[02/03 13:55:27    376s] (I)      ============  Phase 1d Route ============
[02/03 13:55:27    376s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 11.81% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:55:27    376s] (I)      
[02/03 13:55:27    376s] (I)      ============  Phase 1e Route ============
[02/03 13:55:27    376s] (I)      Usage: 301 = (131 H, 170 V) = (6.64% H, 11.81% V) = (5.869e+02um H, 7.616e+02um V)
[02/03 13:55:27    376s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.348480e+03um
[02/03 13:55:27    376s] (I)      
[02/03 13:55:27    376s] (I)      ============  Phase 1l Route ============
[02/03 13:55:27    376s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:55:27    376s] (I)      Layer  2:       1320       233         0         112        1792    ( 5.88%) 
[02/03 13:55:27    376s] (I)      Layer  3:       1856       129         0           0        1920    ( 0.00%) 
[02/03 13:55:27    376s] (I)      Total:          3176       362         0         112        3712    ( 2.93%) 
[02/03 13:55:27    376s] (I)      
[02/03 13:55:27    376s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:55:27    376s] [NR-eGR]                        OverCon            
[02/03 13:55:27    376s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:55:27    376s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 13:55:27    376s] [NR-eGR] ----------------------------------------------
[02/03 13:55:27    376s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:27    376s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:27    376s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:27    376s] [NR-eGR] ----------------------------------------------
[02/03 13:55:27    376s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 13:55:27    376s] [NR-eGR] 
[02/03 13:55:27    376s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2480.04 MB )
[02/03 13:55:27    376s] (I)      total 2D Cap : 3417 = (1972 H, 1445 V)
[02/03 13:55:27    376s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 13:55:27    376s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2480.0M
[02/03 13:55:27    376s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.027, MEM:2480.0M, EPOCH TIME: 1706986527.827966
[02/03 13:55:27    376s] OPERPROF: Starting HotSpotCal at level 1, MEM:2480.0M, EPOCH TIME: 1706986527.828006
[02/03 13:55:27    376s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:27    376s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:55:27    376s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:27    376s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:55:27    376s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:27    376s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:55:27    376s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:55:27    376s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2480.0M, EPOCH TIME: 1706986527.829271
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s] === incrementalPlace Internal Loop 1 ===
[02/03 13:55:27    376s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/03 13:55:27    376s] OPERPROF: Starting IPInitSPData at level 1, MEM:2480.0M, EPOCH TIME: 1706986527.829579
[02/03 13:55:27    376s] Processing tracks to init pin-track alignment.
[02/03 13:55:27    376s] z: 2, totalTracks: 1
[02/03 13:55:27    376s] z: 4, totalTracks: 1
[02/03 13:55:27    376s] z: 6, totalTracks: 1
[02/03 13:55:27    376s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:27    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2480.0M, EPOCH TIME: 1706986527.830982
[02/03 13:55:27    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:27    376s] 
[02/03 13:55:27    376s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:27    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2480.0M, EPOCH TIME: 1706986527.838955
[02/03 13:55:27    376s] OPERPROF:   Starting post-place ADS at level 2, MEM:2480.0M, EPOCH TIME: 1706986527.839022
[02/03 13:55:27    376s] ADSU 0.403 -> 0.403. site 950.000 -> 950.000. GS 35.840
[02/03 13:55:27    376s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2480.0M, EPOCH TIME: 1706986527.839174
[02/03 13:55:27    376s] OPERPROF:   Starting spMPad at level 2, MEM:2480.0M, EPOCH TIME: 1706986527.839394
[02/03 13:55:27    376s] OPERPROF:     Starting spContextMPad at level 3, MEM:2480.0M, EPOCH TIME: 1706986527.839439
[02/03 13:55:27    376s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2480.0M, EPOCH TIME: 1706986527.839475
[02/03 13:55:27    376s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2480.0M, EPOCH TIME: 1706986527.839537
[02/03 13:55:27    376s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2480.0M, EPOCH TIME: 1706986527.839596
[02/03 13:55:27    376s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2480.0M, EPOCH TIME: 1706986527.839644
[02/03 13:55:27    376s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2480.0M, EPOCH TIME: 1706986527.839688
[02/03 13:55:27    376s] no activity file in design. spp won't run.
[02/03 13:55:27    376s] [spp] 0
[02/03 13:55:27    376s] [adp] 0:1:1:3
[02/03 13:55:27    376s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2480.0M, EPOCH TIME: 1706986527.839764
[02/03 13:55:27    376s] SP #FI/SF FL/PI 0/0 44/0
[02/03 13:55:27    376s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.010, MEM:2480.0M, EPOCH TIME: 1706986527.839815
[02/03 13:55:27    376s] PP off. flexM 0
[02/03 13:55:27    376s] OPERPROF: Starting CDPad at level 1, MEM:2480.0M, EPOCH TIME: 1706986527.841092
[02/03 13:55:27    376s] 3DP is on.
[02/03 13:55:27    376s] design sh 0.217. rd 0.200
[02/03 13:55:27    376s] design sh 0.217. rd 0.200
[02/03 13:55:27    376s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/03 13:55:27    376s] design sh 0.217. rd 0.200
[02/03 13:55:27    376s] CDPadU 0.800 -> 0.592. R=0.403, N=44, GS=4.480
[02/03 13:55:27    376s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:2480.0M, EPOCH TIME: 1706986527.843744
[02/03 13:55:27    376s] OPERPROF: Starting InitSKP at level 1, MEM:2480.0M, EPOCH TIME: 1706986527.843803
[02/03 13:55:27    376s] no activity file in design. spp won't run.
[02/03 13:55:27    376s] no activity file in design. spp won't run.
[02/03 13:55:28    377s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
[02/03 13:55:28    377s] OPERPROF: Finished InitSKP at level 1, CPU:0.600, REAL:0.421, MEM:2551.1M, EPOCH TIME: 1706986528.264368
[02/03 13:55:28    377s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 13:55:28    377s] no activity file in design. spp won't run.
[02/03 13:55:28    377s] OPERPROF: Starting npPlace at level 1, MEM:2615.1M, EPOCH TIME: 1706986528.269094
[02/03 13:55:28    377s] Iteration  4: Total net bbox = 7.958e+02 (2.68e+02 5.28e+02)
[02/03 13:55:28    377s]               Est.  stn bbox = 9.071e+02 (3.06e+02 6.01e+02)
[02/03 13:55:28    377s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2805.0M
[02/03 13:55:28    377s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.250, MEM:2773.0M, EPOCH TIME: 1706986528.518924
[02/03 13:55:28    377s] Legalizing MH Cells... 0 / 0 (level 2)
[02/03 13:55:28    377s] No instances found in the vector
[02/03 13:55:28    377s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2709.0M, DRC: 0)
[02/03 13:55:28    377s] 0 (out of 0) MH cells were successfully legalized.
[02/03 13:55:28    377s] no activity file in design. spp won't run.
[02/03 13:55:28    377s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 13:55:28    377s] no activity file in design. spp won't run.
[02/03 13:55:28    377s] OPERPROF: Starting npPlace at level 1, MEM:2741.0M, EPOCH TIME: 1706986528.521859
[02/03 13:55:28    377s] Iteration  5: Total net bbox = 8.445e+02 (2.89e+02 5.55e+02)
[02/03 13:55:28    377s]               Est.  stn bbox = 9.621e+02 (3.32e+02 6.30e+02)
[02/03 13:55:28    377s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2805.0M
[02/03 13:55:28    377s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.309, MEM:2773.0M, EPOCH TIME: 1706986528.831036
[02/03 13:55:28    377s] Legalizing MH Cells... 0 / 0 (level 3)
[02/03 13:55:28    377s] No instances found in the vector
[02/03 13:55:28    377s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2709.0M, DRC: 0)
[02/03 13:55:28    377s] 0 (out of 0) MH cells were successfully legalized.
[02/03 13:55:28    377s] no activity file in design. spp won't run.
[02/03 13:55:28    377s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 13:55:28    377s] no activity file in design. spp won't run.
[02/03 13:55:28    377s] OPERPROF: Starting npPlace at level 1, MEM:2741.0M, EPOCH TIME: 1706986528.842325
[02/03 13:55:29    377s] Iteration  6: Total net bbox = 1.037e+03 (4.04e+02 6.33e+02)
[02/03 13:55:29    377s]               Est.  stn bbox = 1.163e+03 (4.54e+02 7.09e+02)
[02/03 13:55:29    377s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2805.0M
[02/03 13:55:29    377s] OPERPROF: Finished npPlace at level 1, CPU:0.210, REAL:0.240, MEM:2773.0M, EPOCH TIME: 1706986529.081914
[02/03 13:55:29    377s] Legalizing MH Cells... 0 / 0 (level 4)
[02/03 13:55:29    377s] No instances found in the vector
[02/03 13:55:29    377s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2709.0M, DRC: 0)
[02/03 13:55:29    377s] 0 (out of 0) MH cells were successfully legalized.
[02/03 13:55:29    377s] no activity file in design. spp won't run.
[02/03 13:55:29    377s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 13:55:29    377s] no activity file in design. spp won't run.
[02/03 13:55:29    377s] OPERPROF: Starting npPlace at level 1, MEM:2741.0M, EPOCH TIME: 1706986529.085058
[02/03 13:55:29    377s] GP RA stats: MHOnly 0 nrInst 44 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/03 13:55:29    377s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2869.0M, EPOCH TIME: 1706986529.174822
[02/03 13:55:29    377s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2869.0M, EPOCH TIME: 1706986529.174986
[02/03 13:55:29    377s] Iteration  7: Total net bbox = 9.568e+02 (3.29e+02 6.28e+02)
[02/03 13:55:29    377s]               Est.  stn bbox = 1.074e+03 (3.72e+02 7.02e+02)
[02/03 13:55:29    377s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2837.0M
[02/03 13:55:29    377s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.091, MEM:2773.0M, EPOCH TIME: 1706986529.175646
[02/03 13:55:29    377s] Legalizing MH Cells... 0 / 0 (level 5)
[02/03 13:55:29    377s] No instances found in the vector
[02/03 13:55:29    377s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2709.0M, DRC: 0)
[02/03 13:55:29    377s] 0 (out of 0) MH cells were successfully legalized.
[02/03 13:55:29    377s] Move report: Timing Driven Placement moves 44 insts, mean move: 10.53 um, max move: 26.70 um 
[02/03 13:55:29    377s] 	Max move on inst (g226__7410): (59.36, 45.92) --> (37.19, 41.39)
[02/03 13:55:29    377s] no activity file in design. spp won't run.
[02/03 13:55:29    377s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2709.0M, EPOCH TIME: 1706986529.176390
[02/03 13:55:29    377s] Saved padding area to DB
[02/03 13:55:29    377s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2709.0M, EPOCH TIME: 1706986529.176465
[02/03 13:55:29    377s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2709.0M, EPOCH TIME: 1706986529.176518
[02/03 13:55:29    377s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2709.0M, EPOCH TIME: 1706986529.176583
[02/03 13:55:29    377s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/03 13:55:29    377s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2709.0M, EPOCH TIME: 1706986529.176659
[02/03 13:55:29    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2709.0M, EPOCH TIME: 1706986529.176901
[02/03 13:55:29    377s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2709.0M, EPOCH TIME: 1706986529.176981
[02/03 13:55:29    377s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:2709.0M, EPOCH TIME: 1706986529.177342
[02/03 13:55:29    377s] 
[02/03 13:55:29    377s] Finished Incremental Placement (cpu=0:00:01.2, real=0:00:02.0, mem=2709.0M)
[02/03 13:55:29    377s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/03 13:55:29    377s] Type 'man IMPSP-9025' for more detail.
[02/03 13:55:29    377s] CongRepair sets shifter mode to gplace
[02/03 13:55:29    377s] TDRefine: refinePlace mode is spiral
[02/03 13:55:29    377s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2709.0M, EPOCH TIME: 1706986529.178219
[02/03 13:55:29    377s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2709.0M, EPOCH TIME: 1706986529.178272
[02/03 13:55:29    377s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2709.0M, EPOCH TIME: 1706986529.178345
[02/03 13:55:29    377s] Processing tracks to init pin-track alignment.
[02/03 13:55:29    377s] z: 2, totalTracks: 1
[02/03 13:55:29    377s] z: 4, totalTracks: 1
[02/03 13:55:29    377s] z: 6, totalTracks: 1
[02/03 13:55:29    377s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:29    377s] All LLGs are deleted
[02/03 13:55:29    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2709.0M, EPOCH TIME: 1706986529.179259
[02/03 13:55:29    377s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2709.0M, EPOCH TIME: 1706986529.179326
[02/03 13:55:29    377s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2709.0M, EPOCH TIME: 1706986529.179386
[02/03 13:55:29    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2709.0M, EPOCH TIME: 1706986529.179549
[02/03 13:55:29    377s] Max number of tech site patterns supported in site array is 256.
[02/03 13:55:29    377s] Core basic site is core_ji3v
[02/03 13:55:29    377s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2709.0M, EPOCH TIME: 1706986529.186502
[02/03 13:55:29    377s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:55:29    377s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:55:29    377s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:2709.0M, EPOCH TIME: 1706986529.187690
[02/03 13:55:29    377s] Fast DP-INIT is on for default
[02/03 13:55:29    377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f3fcf870e08.
[02/03 13:55:29    377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 13:55:29    377s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:55:29    377s] Atter site array init, number of instance map data is 0.
[02/03 13:55:29    377s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.010, MEM:2821.0M, EPOCH TIME: 1706986529.189438
[02/03 13:55:29    377s] 
[02/03 13:55:29    377s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    377s] OPERPROF:         Starting CMU at level 5, MEM:2821.0M, EPOCH TIME: 1706986529.189585
[02/03 13:55:29    377s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2837.0M, EPOCH TIME: 1706986529.190338
[02/03 13:55:29    377s] 
[02/03 13:55:29    377s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:29    377s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.011, MEM:2837.0M, EPOCH TIME: 1706986529.190412
[02/03 13:55:29    377s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2837.0M, EPOCH TIME: 1706986529.190459
[02/03 13:55:29    377s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2837.0M, EPOCH TIME: 1706986529.191169
[02/03 13:55:29    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2837.0MB).
[02/03 13:55:29    377s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.013, MEM:2837.0M, EPOCH TIME: 1706986529.191280
[02/03 13:55:29    377s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.013, MEM:2837.0M, EPOCH TIME: 1706986529.191329
[02/03 13:55:29    377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.2
[02/03 13:55:29    377s] OPERPROF:   Starting RefinePlace at level 2, MEM:2837.0M, EPOCH TIME: 1706986529.191392
[02/03 13:55:29    377s] *** Starting refinePlace (0:06:18 mem=2837.0M) ***
[02/03 13:55:29    377s] Total net bbox length = 1.011e+03 (3.943e+02 6.166e+02) (ext = 2.693e+02)
[02/03 13:55:29    377s] 
[02/03 13:55:29    377s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    377s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:55:29    377s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    377s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    377s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2837.0M, EPOCH TIME: 1706986529.192617
[02/03 13:55:29    377s] Starting refinePlace ...
[02/03 13:55:29    377s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    377s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    377s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2869.0M, EPOCH TIME: 1706986529.194081
[02/03 13:55:29    377s] DDP initSite1 nrRow 10 nrJob 10
[02/03 13:55:29    377s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2869.0M, EPOCH TIME: 1706986529.194197
[02/03 13:55:29    377s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2869.0M, EPOCH TIME: 1706986529.194312
[02/03 13:55:29    377s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2869.0M, EPOCH TIME: 1706986529.194418
[02/03 13:55:29    377s] DDP markSite nrRow 10 nrJob 10
[02/03 13:55:29    377s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2869.0M, EPOCH TIME: 1706986529.194527
[02/03 13:55:29    377s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2869.0M, EPOCH TIME: 1706986529.194581
[02/03 13:55:29    377s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/03 13:55:29    377s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2869.0M, EPOCH TIME: 1706986529.194853
[02/03 13:55:29    377s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2869.0M, EPOCH TIME: 1706986529.194899
[02/03 13:55:29    377s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2869.0M, EPOCH TIME: 1706986529.194974
[02/03 13:55:29    377s] ** Cut row section cpu time 0:00:00.0.
[02/03 13:55:29    377s]  ** Cut row section real time 0:00:00.0.
[02/03 13:55:29    377s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2869.0M, EPOCH TIME: 1706986529.195040
[02/03 13:55:29    377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 13:55:29    377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 13:55:29    377s]   Spread Effort: high, pre-route mode, useDDP on.
[02/03 13:55:29    377s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2805.0MB) @(0:06:18 - 0:06:18).
[02/03 13:55:29    377s] Move report: preRPlace moves 44 insts, mean move: 0.20 um, max move: 0.57 um 
[02/03 13:55:29    377s] 	Max move on inst (g202__5122): (31.11, 37.27) --> (31.36, 36.96)
[02/03 13:55:29    377s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NA2JI3VX0
[02/03 13:55:29    377s] wireLenOptFixPriorityInst 0 inst fixed
[02/03 13:55:29    377s] tweakage running in 4 threads.
[02/03 13:55:29    377s] Placement tweakage begins.
[02/03 13:55:29    377s] wire length = 1.217e+03
[02/03 13:55:29    377s] wire length = 1.140e+03
[02/03 13:55:29    377s] Placement tweakage ends.
[02/03 13:55:29    377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 13:55:29    377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 13:55:29    377s] Move report: tweak moves 6 insts, mean move: 6.16 um, max move: 10.08 um 
[02/03 13:55:29    377s] 	Max move on inst (g187__2398): (24.64, 32.48) --> (14.56, 32.48)
[02/03 13:55:29    377s] 
[02/03 13:55:29    377s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 13:55:29    377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 13:55:29    377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 13:55:29    377s] Move report: legalization moves 7 insts, mean move: 1.04 um, max move: 1.12 um spiral
[02/03 13:55:29    377s] 	Max move on inst (g194__8428): (36.96, 45.92) --> (38.08, 45.92)
[02/03 13:55:29    377s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:55:29    377s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:55:29    377s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2805.0MB) @(0:06:18 - 0:06:18).
[02/03 13:55:29    377s] Move report: Detail placement moves 44 insts, mean move: 1.16 um, max move: 9.87 um 
[02/03 13:55:29    377s] 	Max move on inst (g187__2398): (24.41, 32.49) --> (14.56, 32.48)
[02/03 13:55:29    377s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2805.0MB
[02/03 13:55:29    377s] Statistics of distance of Instance movement in refine placement:
[02/03 13:55:29    377s]   maximum (X+Y) =         9.87 um
[02/03 13:55:29    377s]   inst (g187__2398) with max move: (24.411, 32.495) -> (14.56, 32.48)
[02/03 13:55:29    377s]   mean    (X+Y) =         1.16 um
[02/03 13:55:29    377s] Summary Report:
[02/03 13:55:29    377s] Instances move: 44 (out of 44 movable)
[02/03 13:55:29    377s] Instances flipped: 0
[02/03 13:55:29    377s] Mean displacement: 1.16 um
[02/03 13:55:29    377s] Max displacement: 9.87 um (Instance: g187__2398) (24.411, 32.495) -> (14.56, 32.48)
[02/03 13:55:29    377s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NO2JI3VX0
[02/03 13:55:29    377s] Total instances moved : 44
[02/03 13:55:29    377s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.016, MEM:2805.0M, EPOCH TIME: 1706986529.208131
[02/03 13:55:29    377s] Total net bbox length = 9.781e+02 (3.450e+02 6.331e+02) (ext = 2.706e+02)
[02/03 13:55:29    377s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2805.0MB
[02/03 13:55:29    377s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2805.0MB) @(0:06:18 - 0:06:18).
[02/03 13:55:29    377s] *** Finished refinePlace (0:06:18 mem=2805.0M) ***
[02/03 13:55:29    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.2
[02/03 13:55:29    377s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.017, MEM:2805.0M, EPOCH TIME: 1706986529.208376
[02/03 13:55:29    377s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2805.0M, EPOCH TIME: 1706986529.208424
[02/03 13:55:29    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:55:29    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    377s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:2805.0M, EPOCH TIME: 1706986529.209108
[02/03 13:55:29    377s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.031, MEM:2805.0M, EPOCH TIME: 1706986529.209158
[02/03 13:55:29    377s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2805.0M, EPOCH TIME: 1706986529.209511
[02/03 13:55:29    377s] Starting Early Global Route congestion estimation: mem = 2805.0M
[02/03 13:55:29    377s] (I)      ============================ Layers =============================
[02/03 13:55:29    377s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:29    377s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:55:29    377s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:29    377s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:55:29    377s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:55:29    377s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:55:29    377s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:55:29    377s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:55:29    377s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:55:29    377s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:55:29    377s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:55:29    377s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:55:29    377s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:55:29    377s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:55:29    377s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:55:29    377s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:29    377s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:55:29    377s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:55:29    377s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:55:29    377s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:55:29    377s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:55:29    377s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:55:29    377s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:55:29    377s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:55:29    377s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:55:29    377s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:55:29    377s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:55:29    377s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:55:29    377s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:55:29    377s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:55:29    377s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:55:29    377s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:55:29    377s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:55:29    377s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:55:29    377s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:55:29    377s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:55:29    377s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:55:29    377s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:55:29    377s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:55:29    377s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:55:29    377s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:55:29    377s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:55:29    377s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:55:29    377s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:55:29    377s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:55:29    377s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:55:29    377s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:55:29    377s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:55:29    377s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:55:29    377s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:55:29    377s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:55:29    377s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:55:29    377s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:55:29    377s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:55:29    377s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:55:29    377s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:55:29    377s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:55:29    377s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:55:29    377s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:55:29    377s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:55:29    377s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:55:29    377s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:55:29    377s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:55:29    377s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:55:29    377s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:55:29    377s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:55:29    377s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:55:29    377s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:55:29    377s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:55:29    377s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:55:29    377s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:55:29    377s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:55:29    377s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:29    377s] (I)      Started Import and model ( Curr Mem: 2805.02 MB )
[02/03 13:55:29    377s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    377s] (I)      == Non-default Options ==
[02/03 13:55:29    377s] (I)      Maximum routing layer                              : 3
[02/03 13:55:29    377s] (I)      Number of threads                                  : 4
[02/03 13:55:29    377s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 13:55:29    377s] (I)      Method to set GCell size                           : row
[02/03 13:55:29    377s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:55:29    377s] (I)      Use row-based GCell size
[02/03 13:55:29    377s] (I)      Use row-based GCell align
[02/03 13:55:29    377s] (I)      layer 0 area = 202000
[02/03 13:55:29    377s] (I)      layer 1 area = 202000
[02/03 13:55:29    377s] (I)      layer 2 area = 202000
[02/03 13:55:29    377s] (I)      GCell unit size   : 4480
[02/03 13:55:29    377s] (I)      GCell multiplier  : 1
[02/03 13:55:29    377s] (I)      GCell row height  : 4480
[02/03 13:55:29    377s] (I)      Actual row height : 4480
[02/03 13:55:29    377s] (I)      GCell align ref   : 10080 10080
[02/03 13:55:29    377s] [NR-eGR] Track table information for default rule: 
[02/03 13:55:29    377s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:55:29    377s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:55:29    377s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:55:29    377s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:55:29    377s] [NR-eGR] METTP has single uniform track structure
[02/03 13:55:29    377s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:55:29    377s] (I)      ================= Default via ==================
[02/03 13:55:29    377s] (I)      +---+--------------------+---------------------+
[02/03 13:55:29    377s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:55:29    377s] (I)      +---+--------------------+---------------------+
[02/03 13:55:29    377s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:55:29    377s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:55:29    377s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:55:29    377s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:55:29    377s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:55:29    377s] (I)      +---+--------------------+---------------------+
[02/03 13:55:29    377s] [NR-eGR] Read 51 PG shapes
[02/03 13:55:29    377s] [NR-eGR] Read 0 clock shapes
[02/03 13:55:29    377s] [NR-eGR] Read 0 other shapes
[02/03 13:55:29    377s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:55:29    377s] [NR-eGR] #Instance Blockages : 0
[02/03 13:55:29    377s] [NR-eGR] #PG Blockages       : 51
[02/03 13:55:29    377s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:55:29    377s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:55:29    377s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:55:29    377s] [NR-eGR] #Other Blockages    : 0
[02/03 13:55:29    377s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:55:29    377s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:55:29    377s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 13:55:29    377s] (I)      early_global_route_priority property id does not exist.
[02/03 13:55:29    377s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:55:29    377s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:55:29    377s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:55:29    377s] (I)      Number of ignored nets                =      0
[02/03 13:55:29    377s] (I)      Number of connected nets              =      0
[02/03 13:55:29    377s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:55:29    377s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:55:29    377s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:55:29    377s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:55:29    377s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:55:29    377s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:55:29    377s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:55:29    377s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:55:29    377s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:55:29    377s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:55:29    377s] (I)      Ndr track 0 does not exist
[02/03 13:55:29    377s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:55:29    377s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:55:29    377s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:55:29    377s] (I)      Site width          :   560  (dbu)
[02/03 13:55:29    377s] (I)      Row height          :  4480  (dbu)
[02/03 13:55:29    377s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:55:29    377s] (I)      GCell width         :  4480  (dbu)
[02/03 13:55:29    377s] (I)      GCell height        :  4480  (dbu)
[02/03 13:55:29    377s] (I)      Grid                :    17    15     3
[02/03 13:55:29    377s] (I)      Layer numbers       :     1     2     3
[02/03 13:55:29    377s] (I)      Vertical capacity   :     0  4480     0
[02/03 13:55:29    377s] (I)      Horizontal capacity :     0     0  4480
[02/03 13:55:29    377s] (I)      Default wire width  :   230   280   280
[02/03 13:55:29    377s] (I)      Default wire space  :   230   280   280
[02/03 13:55:29    377s] (I)      Default wire pitch  :   460   560   560
[02/03 13:55:29    377s] (I)      Default pitch size  :   460   560   560
[02/03 13:55:29    377s] (I)      First track coord   :   280   280   280
[02/03 13:55:29    377s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[02/03 13:55:29    377s] (I)      Total num of tracks :   116   131   116
[02/03 13:55:29    377s] (I)      Num of masks        :     1     1     1
[02/03 13:55:29    377s] (I)      Num of trim masks   :     0     0     0
[02/03 13:55:29    377s] (I)      --------------------------------------------------------
[02/03 13:55:29    377s] 
[02/03 13:55:29    377s] [NR-eGR] ============ Routing rule table ============
[02/03 13:55:29    377s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 13:55:29    377s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:55:29    377s] (I)                    Layer    2    3 
[02/03 13:55:29    377s] (I)                    Pitch  560  560 
[02/03 13:55:29    377s] (I)             #Used tracks    1    1 
[02/03 13:55:29    377s] (I)       #Fully used tracks    1    1 
[02/03 13:55:29    377s] [NR-eGR] ========================================
[02/03 13:55:29    377s] [NR-eGR] 
[02/03 13:55:29    377s] (I)      =============== Blocked Tracks ===============
[02/03 13:55:29    377s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:29    377s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:55:29    377s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:29    377s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:55:29    377s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:55:29    377s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:55:29    377s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:29    377s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2805.02 MB )
[02/03 13:55:29    377s] (I)      Reset routing kernel
[02/03 13:55:29    377s] (I)      Started Global Routing ( Curr Mem: 2805.02 MB )
[02/03 13:55:29    377s] (I)      totalPins=156  totalGlobalPin=153 (98.08%)
[02/03 13:55:29    377s] (I)      total 2D Cap : 3411 = (1972 H, 1439 V)
[02/03 13:55:29    377s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[02/03 13:55:29    377s] (I)      
[02/03 13:55:29    377s] (I)      ============  Phase 1a Route ============
[02/03 13:55:29    377s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:29    377s] (I)      
[02/03 13:55:29    377s] (I)      ============  Phase 1b Route ============
[02/03 13:55:29    377s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:29    377s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[02/03 13:55:29    377s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:55:29    377s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:55:29    377s] (I)      
[02/03 13:55:29    377s] (I)      ============  Phase 1c Route ============
[02/03 13:55:29    377s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:29    377s] (I)      
[02/03 13:55:29    377s] (I)      ============  Phase 1d Route ============
[02/03 13:55:29    377s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:29    377s] (I)      
[02/03 13:55:29    377s] (I)      ============  Phase 1e Route ============
[02/03 13:55:29    377s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:29    377s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[02/03 13:55:29    377s] (I)      
[02/03 13:55:29    377s] (I)      ============  Phase 1l Route ============
[02/03 13:55:29    378s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:55:29    378s] (I)      Layer  2:       1320       200         1         112        1792    ( 5.88%) 
[02/03 13:55:29    378s] (I)      Layer  3:       1856       100         0           0        1920    ( 0.00%) 
[02/03 13:55:29    378s] (I)      Total:          3176       300         1         112        3712    ( 2.93%) 
[02/03 13:55:29    378s] (I)      
[02/03 13:55:29    378s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:55:29    378s] [NR-eGR]                        OverCon            
[02/03 13:55:29    378s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:55:29    378s] [NR-eGR]        Layer               (1)    OverCon
[02/03 13:55:29    378s] [NR-eGR] ----------------------------------------------
[02/03 13:55:29    378s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:29    378s] [NR-eGR]    MET2 ( 2)         1( 0.44%)   ( 0.44%) 
[02/03 13:55:29    378s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:29    378s] [NR-eGR] ----------------------------------------------
[02/03 13:55:29    378s] [NR-eGR]        Total         1( 0.22%)   ( 0.22%) 
[02/03 13:55:29    378s] [NR-eGR] 
[02/03 13:55:29    378s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2837.04 MB )
[02/03 13:55:29    378s] (I)      total 2D Cap : 3417 = (1972 H, 1445 V)
[02/03 13:55:29    378s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.41% V
[02/03 13:55:29    378s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2837.0M
[02/03 13:55:29    378s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.027, MEM:2837.0M, EPOCH TIME: 1706986529.236712
[02/03 13:55:29    378s] OPERPROF: Starting HotSpotCal at level 1, MEM:2837.0M, EPOCH TIME: 1706986529.236752
[02/03 13:55:29    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:29    378s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:55:29    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:29    378s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:55:29    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:29    378s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:55:29    378s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:55:29    378s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2837.0M, EPOCH TIME: 1706986529.238520
[02/03 13:55:29    378s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2837.0M, EPOCH TIME: 1706986529.238579
[02/03 13:55:29    378s] Starting Early Global Route wiring: mem = 2837.0M
[02/03 13:55:29    378s] (I)      ============= Track Assignment ============
[02/03 13:55:29    378s] (I)      Started Track Assignment (4T) ( Curr Mem: 2837.03 MB )
[02/03 13:55:29    378s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 13:55:29    378s] (I)      Run Multi-thread track assignment
[02/03 13:55:29    378s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2837.04 MB )
[02/03 13:55:29    378s] (I)      Started Export ( Curr Mem: 2837.04 MB )
[02/03 13:55:29    378s] [NR-eGR]                 Length (um)  Vias 
[02/03 13:55:29    378s] [NR-eGR] ----------------------------------
[02/03 13:55:29    378s] [NR-eGR]  MET1    (1H)             0   145 
[02/03 13:55:29    378s] [NR-eGR]  MET2    (2V)           700   231 
[02/03 13:55:29    378s] [NR-eGR]  MET3    (3H)           466     0 
[02/03 13:55:29    378s] [NR-eGR]  MET4    (4V)             0     0 
[02/03 13:55:29    378s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 13:55:29    378s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 13:55:29    378s] [NR-eGR] ----------------------------------
[02/03 13:55:29    378s] [NR-eGR]          Total         1166   376 
[02/03 13:55:29    378s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:55:29    378s] [NR-eGR] Total half perimeter of net bounding box: 978um
[02/03 13:55:29    378s] [NR-eGR] Total length: 1166um, number of vias: 376
[02/03 13:55:29    378s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:55:29    378s] [NR-eGR] Total eGR-routed clock nets wire length: 109um, number of vias: 24
[02/03 13:55:29    378s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:55:29    378s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2837.04 MB )
[02/03 13:55:29    378s] Early Global Route wiring runtime: 0.00 seconds, mem = 2837.0M
[02/03 13:55:29    378s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.005, MEM:2837.0M, EPOCH TIME: 1706986529.243207
[02/03 13:55:29    378s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:55:29    378s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 13:55:29    378s] 0 delay mode for cte disabled.
[02/03 13:55:29    378s] SKP cleared!
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] *** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:02.0)***
[02/03 13:55:29    378s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2702.0M, EPOCH TIME: 1706986529.255254
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] All LLGs are deleted
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2702.0M, EPOCH TIME: 1706986529.255343
[02/03 13:55:29    378s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1706986529.255392
[02/03 13:55:29    378s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1706986529.255566
[02/03 13:55:29    378s] Start to check current routing status for nets...
[02/03 13:55:29    378s] All nets are already routed correctly.
[02/03 13:55:29    378s] End to check current routing status for nets (mem=2702.0M)
[02/03 13:55:29    378s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 13:55:29    378s] PreRoute RC Extraction called for design counter.
[02/03 13:55:29    378s] RC Extraction called in multi-corner(2) mode.
[02/03 13:55:29    378s] RCMode: PreRoute
[02/03 13:55:29    378s]       RC Corner Indexes            0       1   
[02/03 13:55:29    378s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 13:55:29    378s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:29    378s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:29    378s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:29    378s] Shrink Factor                : 1.00000
[02/03 13:55:29    378s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 13:55:29    378s] Using capacitance table file ...
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Trim Metal Layers:
[02/03 13:55:29    378s] LayerId::1 widthSet size::4
[02/03 13:55:29    378s] LayerId::2 widthSet size::4
[02/03 13:55:29    378s] LayerId::3 widthSet size::4
[02/03 13:55:29    378s] LayerId::4 widthSet size::4
[02/03 13:55:29    378s] LayerId::5 widthSet size::4
[02/03 13:55:29    378s] LayerId::6 widthSet size::2
[02/03 13:55:29    378s] Updating RC grid for preRoute extraction ...
[02/03 13:55:29    378s] eee: pegSigSF::1.070000
[02/03 13:55:29    378s] Initializing multi-corner capacitance tables ... 
[02/03 13:55:29    378s] Initializing multi-corner resistance tables ...
[02/03 13:55:29    378s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:55:29    378s] eee: l::2 avDens::0.073587 usedTrk::23.547768 availTrk::320.000000 sigTrk::23.547768
[02/03 13:55:29    378s] eee: l::3 avDens::0.032480 usedTrk::10.393750 availTrk::320.000000 sigTrk::10.393750
[02/03 13:55:29    378s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:29    378s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:29    378s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:29    378s] {RT max_rc 0 3 3 0}
[02/03 13:55:29    378s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:55:29    378s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2702.000M)
[02/03 13:55:29    378s] Compute RC Scale Done ...
[02/03 13:55:29    378s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1747.5M, totSessionCpu=0:06:18 **
[02/03 13:55:29    378s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:55:29    378s] #################################################################################
[02/03 13:55:29    378s] # Design Stage: PreRoute
[02/03 13:55:29    378s] # Design Name: counter
[02/03 13:55:29    378s] # Design Mode: 180nm
[02/03 13:55:29    378s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:55:29    378s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:55:29    378s] # Signoff Settings: SI Off 
[02/03 13:55:29    378s] #################################################################################
[02/03 13:55:29    378s] Topological Sorting (REAL = 0:00:00.0, MEM = 2710.9M, InitMEM = 2710.9M)
[02/03 13:55:29    378s] Calculate delays in BcWc mode...
[02/03 13:55:29    378s] Start delay calculation (fullDC) (4 T). (MEM=2710.95)
[02/03 13:55:29    378s] End AAE Lib Interpolated Model. (MEM=2722.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:55:29    378s] Total number of fetched objects 47
[02/03 13:55:29    378s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:55:29    378s] End delay calculation. (MEM=2862.15 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:55:29    378s] End delay calculation (fullDC). (MEM=2862.15 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:55:29    378s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2862.1M) ***
[02/03 13:55:29    378s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.7 (0.9), totSession cpu/real = 0:06:18.3/0:48:17.4 (0.1), mem = 2893.2M
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] =============================================================================================
[02/03 13:55:29    378s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[02/03 13:55:29    378s] =============================================================================================
[02/03 13:55:29    378s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ ExtractRC              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 13:55:29    378s] [ TimingUpdate           ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ FullDelayCalc          ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:55:29    378s] [ MISC                   ]          0:00:01.6  (  94.5 % )     0:00:01.6 /  0:00:01.5    0.9
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s]  IncrReplace #1 TOTAL               0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    0.9
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] *** Timing Is met
[02/03 13:55:29    378s] *** Check timing (0:00:00.0)
[02/03 13:55:29    378s] *** Timing Is met
[02/03 13:55:29    378s] *** Check timing (0:00:00.0)
[02/03 13:55:29    378s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/03 13:55:29    378s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:55:29    378s] ### Creating LA Mngr. totSessionCpu=0:06:18 mem=2894.2M
[02/03 13:55:29    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:18 mem=2894.2M
[02/03 13:55:29    378s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:55:29    378s] ### Creating PhyDesignMc. totSessionCpu=0:06:18 mem=2973.9M
[02/03 13:55:29    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2973.9M, EPOCH TIME: 1706986529.503958
[02/03 13:55:29    378s] Processing tracks to init pin-track alignment.
[02/03 13:55:29    378s] z: 2, totalTracks: 1
[02/03 13:55:29    378s] z: 4, totalTracks: 1
[02/03 13:55:29    378s] z: 6, totalTracks: 1
[02/03 13:55:29    378s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:29    378s] All LLGs are deleted
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2973.9M, EPOCH TIME: 1706986529.505348
[02/03 13:55:29    378s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2973.9M, EPOCH TIME: 1706986529.505429
[02/03 13:55:29    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2973.9M, EPOCH TIME: 1706986529.505492
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2973.9M, EPOCH TIME: 1706986529.505650
[02/03 13:55:29    378s] Max number of tech site patterns supported in site array is 256.
[02/03 13:55:29    378s] Core basic site is core_ji3v
[02/03 13:55:29    378s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2973.9M, EPOCH TIME: 1706986529.512859
[02/03 13:55:29    378s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:55:29    378s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:55:29    378s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3005.9M, EPOCH TIME: 1706986529.514024
[02/03 13:55:29    378s] Fast DP-INIT is on for default
[02/03 13:55:29    378s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:55:29    378s] Atter site array init, number of instance map data is 0.
[02/03 13:55:29    378s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3005.9M, EPOCH TIME: 1706986529.514420
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    378s] OPERPROF:     Starting CMU at level 3, MEM:3005.9M, EPOCH TIME: 1706986529.514648
[02/03 13:55:29    378s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3005.9M, EPOCH TIME: 1706986529.514765
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:29    378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3005.9M, EPOCH TIME: 1706986529.514854
[02/03 13:55:29    378s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3005.9M, EPOCH TIME: 1706986529.514901
[02/03 13:55:29    378s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:3005.9M, EPOCH TIME: 1706986529.518363
[02/03 13:55:29    378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3005.9MB).
[02/03 13:55:29    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:3005.9M, EPOCH TIME: 1706986529.518480
[02/03 13:55:29    378s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:55:29    378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=3005.9M
[02/03 13:55:29    378s] Begin: Area Reclaim Optimization
[02/03 13:55:29    378s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:18.3/0:48:17.4 (0.1), mem = 3005.9M
[02/03 13:55:29    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.5
[02/03 13:55:29    378s] ### Creating RouteCongInterface, started
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] #optDebug: {0, 1.000}
[02/03 13:55:29    378s] ### Creating RouteCongInterface, finished
[02/03 13:55:29    378s] ### Creating LA Mngr. totSessionCpu=0:06:18 mem=3005.9M
[02/03 13:55:29    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:18 mem=3005.9M
[02/03 13:55:29    378s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3005.9M, EPOCH TIME: 1706986529.593219
[02/03 13:55:29    378s] Found 0 hard placement blockage before merging.
[02/03 13:55:29    378s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3005.9M, EPOCH TIME: 1706986529.593296
[02/03 13:55:29    378s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 13:55:29    378s] +---------+---------+--------+--------+------------+--------+
[02/03 13:55:29    378s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/03 13:55:29    378s] +---------+---------+--------+--------+------------+--------+
[02/03 13:55:29    378s] |   40.32%|        -|   0.000|   0.000|   0:00:00.0| 3005.9M|
[02/03 13:55:29    378s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[02/03 13:55:29    378s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3005.9M|
[02/03 13:55:29    378s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3005.9M|
[02/03 13:55:29    378s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3005.9M|
[02/03 13:55:29    378s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[02/03 13:55:29    378s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[02/03 13:55:29    378s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3005.9M|
[02/03 13:55:29    378s] +---------+---------+--------+--------+------------+--------+
[02/03 13:55:29    378s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/03 13:55:29    378s] --------------------------------------------------------------
[02/03 13:55:29    378s] |                                   | Total     | Sequential |
[02/03 13:55:29    378s] --------------------------------------------------------------
[02/03 13:55:29    378s] | Num insts resized                 |       0  |       0    |
[02/03 13:55:29    378s] | Num insts undone                  |       0  |       0    |
[02/03 13:55:29    378s] | Num insts Downsized               |       0  |       0    |
[02/03 13:55:29    378s] | Num insts Samesized               |       0  |       0    |
[02/03 13:55:29    378s] | Num insts Upsized                 |       0  |       0    |
[02/03 13:55:29    378s] | Num multiple commits+uncommits    |       0  |       -    |
[02/03 13:55:29    378s] --------------------------------------------------------------
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/03 13:55:29    378s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[02/03 13:55:29    378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3005.9M, EPOCH TIME: 1706986529.613036
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:2942.9M, EPOCH TIME: 1706986529.614009
[02/03 13:55:29    378s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2942.9M, EPOCH TIME: 1706986529.614449
[02/03 13:55:29    378s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2942.9M, EPOCH TIME: 1706986529.614541
[02/03 13:55:29    378s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2942.9M, EPOCH TIME: 1706986529.615387
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    378s] OPERPROF:       Starting CMU at level 4, MEM:2942.9M, EPOCH TIME: 1706986529.623029
[02/03 13:55:29    378s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2942.9M, EPOCH TIME: 1706986529.623169
[02/03 13:55:29    378s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:2942.9M, EPOCH TIME: 1706986529.623226
[02/03 13:55:29    378s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2942.9M, EPOCH TIME: 1706986529.623266
[02/03 13:55:29    378s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:2942.9M, EPOCH TIME: 1706986529.625167
[02/03 13:55:29    378s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2942.9M, EPOCH TIME: 1706986529.625226
[02/03 13:55:29    378s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2942.9M, EPOCH TIME: 1706986529.625288
[02/03 13:55:29    378s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.011, MEM:2942.9M, EPOCH TIME: 1706986529.625363
[02/03 13:55:29    378s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.011, MEM:2942.9M, EPOCH TIME: 1706986529.625400
[02/03 13:55:29    378s] TDRefine: refinePlace mode is spiral
[02/03 13:55:29    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.3
[02/03 13:55:29    378s] OPERPROF: Starting RefinePlace at level 1, MEM:2942.9M, EPOCH TIME: 1706986529.625478
[02/03 13:55:29    378s] *** Starting refinePlace (0:06:18 mem=2942.9M) ***
[02/03 13:55:29    378s] Total net bbox length = 9.781e+02 (3.450e+02 6.331e+02) (ext = 2.706e+02)
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    378s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:55:29    378s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    378s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    378s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2942.9M, EPOCH TIME: 1706986529.626568
[02/03 13:55:29    378s] Starting refinePlace ...
[02/03 13:55:29    378s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    378s] One DDP V2 for no tweak run.
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 13:55:29    378s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:55:29    378s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 13:55:29    378s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 13:55:29    378s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:55:29    378s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:55:29    378s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2910.9MB) @(0:06:18 - 0:06:18).
[02/03 13:55:29    378s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:55:29    378s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2910.9MB
[02/03 13:55:29    378s] Statistics of distance of Instance movement in refine placement:
[02/03 13:55:29    378s]   maximum (X+Y) =         0.00 um
[02/03 13:55:29    378s]   mean    (X+Y) =         0.00 um
[02/03 13:55:29    378s] Summary Report:
[02/03 13:55:29    378s] Instances move: 0 (out of 44 movable)
[02/03 13:55:29    378s] Instances flipped: 0
[02/03 13:55:29    378s] Mean displacement: 0.00 um
[02/03 13:55:29    378s] Max displacement: 0.00 um 
[02/03 13:55:29    378s] Total instances moved : 0
[02/03 13:55:29    378s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.006, MEM:2910.9M, EPOCH TIME: 1706986529.632265
[02/03 13:55:29    378s] Total net bbox length = 9.781e+02 (3.450e+02 6.331e+02) (ext = 2.706e+02)
[02/03 13:55:29    378s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2910.9MB
[02/03 13:55:29    378s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2910.9MB) @(0:06:18 - 0:06:18).
[02/03 13:55:29    378s] *** Finished refinePlace (0:06:18 mem=2910.9M) ***
[02/03 13:55:29    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.3
[02/03 13:55:29    378s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.007, MEM:2910.9M, EPOCH TIME: 1706986529.632498
[02/03 13:55:29    378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2910.9M, EPOCH TIME: 1706986529.632673
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2910.9M, EPOCH TIME: 1706986529.633200
[02/03 13:55:29    378s] *** maximum move = 0.00 um ***
[02/03 13:55:29    378s] *** Finished re-routing un-routed nets (2910.9M) ***
[02/03 13:55:29    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2910.9M, EPOCH TIME: 1706986529.634024
[02/03 13:55:29    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2910.9M, EPOCH TIME: 1706986529.634771
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    378s] OPERPROF:     Starting CMU at level 3, MEM:2910.9M, EPOCH TIME: 1706986529.641999
[02/03 13:55:29    378s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2910.9M, EPOCH TIME: 1706986529.642071
[02/03 13:55:29    378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2910.9M, EPOCH TIME: 1706986529.642129
[02/03 13:55:29    378s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2910.9M, EPOCH TIME: 1706986529.642168
[02/03 13:55:29    378s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2942.9M, EPOCH TIME: 1706986529.643231
[02/03 13:55:29    378s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2942.9M, EPOCH TIME: 1706986529.643289
[02/03 13:55:29    378s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2942.9M, EPOCH TIME: 1706986529.643349
[02/03 13:55:29    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:2942.9M, EPOCH TIME: 1706986529.643424
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2942.9M) ***
[02/03 13:55:29    378s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:55:29    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.5
[02/03 13:55:29    378s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:18.4/0:48:17.5 (0.1), mem = 2942.9M
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] =============================================================================================
[02/03 13:55:29    378s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[02/03 13:55:29    378s] =============================================================================================
[02/03 13:55:29    378s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 13:55:29    378s] [ OptSingleIteration     ]      4   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 13:55:29    378s] [ OptGetWeight           ]     30   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ OptEval                ]     30   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ OptCommit              ]     30   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ RefinePlace            ]      1   0:00:00.0  (  26.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 13:55:29    378s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ MISC                   ]          0:00:00.1  (  58.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2831.2M, EPOCH TIME: 1706986529.646984
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2736.2M, EPOCH TIME: 1706986529.647896
[02/03 13:55:29    378s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:55:29    378s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2736.16M, totSessionCpu=0:06:18).
[02/03 13:55:29    378s] **INFO: Flow update: Design timing is met.
[02/03 13:55:29    378s] OPTC: user 20.0
[02/03 13:55:29    378s] Begin: GigaOpt postEco DRV Optimization
[02/03 13:55:29    378s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[02/03 13:55:29    378s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:18.4/0:48:17.6 (0.1), mem = 2736.2M
[02/03 13:55:29    378s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:55:29    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.6
[02/03 13:55:29    378s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:55:29    378s] ### Creating PhyDesignMc. totSessionCpu=0:06:18 mem=2736.2M
[02/03 13:55:29    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2736.2M, EPOCH TIME: 1706986529.660424
[02/03 13:55:29    378s] Processing tracks to init pin-track alignment.
[02/03 13:55:29    378s] z: 2, totalTracks: 1
[02/03 13:55:29    378s] z: 4, totalTracks: 1
[02/03 13:55:29    378s] z: 6, totalTracks: 1
[02/03 13:55:29    378s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:29    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2736.2M, EPOCH TIME: 1706986529.661235
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    378s] OPERPROF:     Starting CMU at level 3, MEM:2736.2M, EPOCH TIME: 1706986529.669001
[02/03 13:55:29    378s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:2736.2M, EPOCH TIME: 1706986529.669136
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:29    378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2736.2M, EPOCH TIME: 1706986529.669202
[02/03 13:55:29    378s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2736.2M, EPOCH TIME: 1706986529.669242
[02/03 13:55:29    378s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2736.2M, EPOCH TIME: 1706986529.670471
[02/03 13:55:29    378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2736.2MB).
[02/03 13:55:29    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2736.2M, EPOCH TIME: 1706986529.670572
[02/03 13:55:29    378s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:55:29    378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=2736.2M
[02/03 13:55:29    378s] ### Creating RouteCongInterface, started
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] #optDebug: {0, 1.000}
[02/03 13:55:29    378s] ### Creating RouteCongInterface, finished
[02/03 13:55:29    378s] ### Creating LA Mngr. totSessionCpu=0:06:18 mem=2736.2M
[02/03 13:55:29    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:18 mem=2736.2M
[02/03 13:55:29    378s] [GPS-DRV] Optimizer parameters ============================= 
[02/03 13:55:29    378s] [GPS-DRV] maxDensity (design): 0.95
[02/03 13:55:29    378s] [GPS-DRV] maxLocalDensity: 0.98
[02/03 13:55:29    378s] [GPS-DRV] MaxBufDistForPlaceBlk: 686 Microns
[02/03 13:55:29    378s] [GPS-DRV] All active and enabled setup views
[02/03 13:55:29    378s] [GPS-DRV]     slow_functional_mode
[02/03 13:55:29    378s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/03 13:55:29    378s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/03 13:55:29    378s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/03 13:55:29    378s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/03 13:55:29    378s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[02/03 13:55:29    378s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2927.3M, EPOCH TIME: 1706986529.745854
[02/03 13:55:29    378s] Found 0 hard placement blockage before merging.
[02/03 13:55:29    378s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2927.3M, EPOCH TIME: 1706986529.745932
[02/03 13:55:29    378s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 13:55:29    378s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/03 13:55:29    378s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 13:55:29    378s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/03 13:55:29    378s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 13:55:29    378s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 13:55:29    378s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.17|     0.00|       0|       0|       0| 40.32%|          |         |
[02/03 13:55:29    378s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 13:55:29    378s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.17|     0.00|       0|       0|       0| 40.32%| 0:00:00.0|  2943.3M|
[02/03 13:55:29    378s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2943.3M) ***
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:55:29    378s] Total-nets :: 47, Stn-nets :: 0, ratio :: 0 %, Total-len 1165.8, Stn-len 0
[02/03 13:55:29    378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2831.5M, EPOCH TIME: 1706986529.749264
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2736.5M, EPOCH TIME: 1706986529.749855
[02/03 13:55:29    378s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:55:29    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.6
[02/03 13:55:29    378s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:18.5/0:48:17.7 (0.1), mem = 2736.5M
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] =============================================================================================
[02/03 13:55:29    378s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[02/03 13:55:29    378s] =============================================================================================
[02/03 13:55:29    378s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.5 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 13:55:29    378s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:29    378s] [ MISC                   ]          0:00:00.1  (  83.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:55:29    378s] ---------------------------------------------------------------------------------------------
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] End: GigaOpt postEco DRV Optimization
[02/03 13:55:29    378s] **INFO: Flow update: Design timing is met.
[02/03 13:55:29    378s] Running refinePlace -preserveRouting true -hardFence false
[02/03 13:55:29    378s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2736.5M, EPOCH TIME: 1706986529.752509
[02/03 13:55:29    378s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2736.5M, EPOCH TIME: 1706986529.752567
[02/03 13:55:29    378s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2736.5M, EPOCH TIME: 1706986529.752642
[02/03 13:55:29    378s] Processing tracks to init pin-track alignment.
[02/03 13:55:29    378s] z: 2, totalTracks: 1
[02/03 13:55:29    378s] z: 4, totalTracks: 1
[02/03 13:55:29    378s] z: 6, totalTracks: 1
[02/03 13:55:29    378s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:55:29    378s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2736.5M, EPOCH TIME: 1706986529.753388
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    378s] OPERPROF:         Starting CMU at level 5, MEM:2736.5M, EPOCH TIME: 1706986529.760622
[02/03 13:55:29    378s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2736.5M, EPOCH TIME: 1706986529.760741
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:55:29    378s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.007, MEM:2736.5M, EPOCH TIME: 1706986529.760803
[02/03 13:55:29    378s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2736.5M, EPOCH TIME: 1706986529.760864
[02/03 13:55:29    378s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2736.5M, EPOCH TIME: 1706986529.762273
[02/03 13:55:29    378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2736.5MB).
[02/03 13:55:29    378s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2736.5M, EPOCH TIME: 1706986529.762371
[02/03 13:55:29    378s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:2736.5M, EPOCH TIME: 1706986529.762410
[02/03 13:55:29    378s] TDRefine: refinePlace mode is spiral
[02/03 13:55:29    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.4
[02/03 13:55:29    378s] OPERPROF:   Starting RefinePlace at level 2, MEM:2736.5M, EPOCH TIME: 1706986529.762467
[02/03 13:55:29    378s] *** Starting refinePlace (0:06:19 mem=2736.5M) ***
[02/03 13:55:29    378s] Total net bbox length = 9.781e+02 (3.450e+02 6.331e+02) (ext = 2.706e+02)
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:29    378s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    378s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Starting Small incrNP...
[02/03 13:55:29    378s] User Input Parameters:
[02/03 13:55:29    378s] - Congestion Driven    : Off
[02/03 13:55:29    378s] - Timing Driven        : Off
[02/03 13:55:29    378s] - Area-Violation Based : Off
[02/03 13:55:29    378s] - Start Rollback Level : -5
[02/03 13:55:29    378s] - Legalized            : On
[02/03 13:55:29    378s] - Window Based         : Off
[02/03 13:55:29    378s] - eDen incr mode       : Off
[02/03 13:55:29    378s] - Small incr mode      : On
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2736.5M, EPOCH TIME: 1706986529.763534
[02/03 13:55:29    378s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2736.5M, EPOCH TIME: 1706986529.763598
[02/03 13:55:29    378s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:2736.5M, EPOCH TIME: 1706986529.764490
[02/03 13:55:29    378s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[02/03 13:55:29    378s] Density distribution unevenness ratio = 10.045%
[02/03 13:55:29    378s] Density distribution unevenness ratio (U70) = 0.000%
[02/03 13:55:29    378s] Density distribution unevenness ratio (U80) = 0.000%
[02/03 13:55:29    378s] Density distribution unevenness ratio (U90) = 0.000%
[02/03 13:55:29    378s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2736.5M, EPOCH TIME: 1706986529.764561
[02/03 13:55:29    378s] cost 0.451250, thresh 1.000000
[02/03 13:55:29    378s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2736.5M)
[02/03 13:55:29    378s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:55:29    378s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2736.5M, EPOCH TIME: 1706986529.764675
[02/03 13:55:29    378s] Starting refinePlace ...
[02/03 13:55:29    378s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    378s] One DDP V2 for no tweak run.
[02/03 13:55:29    378s] (I)      Default pattern map key = counter_default.
[02/03 13:55:29    378s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2768.6M, EPOCH TIME: 1706986529.766340
[02/03 13:55:29    378s] DDP initSite1 nrRow 10 nrJob 10
[02/03 13:55:29    378s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2768.6M, EPOCH TIME: 1706986529.766450
[02/03 13:55:29    378s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2768.6M, EPOCH TIME: 1706986529.766569
[02/03 13:55:29    378s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2768.6M, EPOCH TIME: 1706986529.766696
[02/03 13:55:29    378s] DDP markSite nrRow 10 nrJob 10
[02/03 13:55:29    378s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2768.6M, EPOCH TIME: 1706986529.766806
[02/03 13:55:29    378s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2768.6M, EPOCH TIME: 1706986529.766911
[02/03 13:55:29    378s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/03 13:55:29    378s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2768.6M, EPOCH TIME: 1706986529.767165
[02/03 13:55:29    378s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2768.6M, EPOCH TIME: 1706986529.767207
[02/03 13:55:29    378s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.000, MEM:2768.6M, EPOCH TIME: 1706986529.767346
[02/03 13:55:29    378s] ** Cut row section cpu time 0:00:00.0.
[02/03 13:55:29    378s]  ** Cut row section real time 0:00:00.0.
[02/03 13:55:29    378s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.000, MEM:2768.6M, EPOCH TIME: 1706986529.767471
[02/03 13:55:29    378s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:55:29    378s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 13:55:29    378s]   Spread Effort: high, pre-route mode, useDDP on.
[02/03 13:55:29    378s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2704.5MB) @(0:06:19 - 0:06:19).
[02/03 13:55:29    378s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:55:29    378s] wireLenOptFixPriorityInst 0 inst fixed
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 13:55:29    378s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:55:29    378s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 13:55:29    378s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 13:55:29    378s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:55:29    378s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:55:29    378s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2704.5MB) @(0:06:19 - 0:06:19).
[02/03 13:55:29    378s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:55:29    378s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2704.5MB
[02/03 13:55:29    378s] Statistics of distance of Instance movement in refine placement:
[02/03 13:55:29    378s]   maximum (X+Y) =         0.00 um
[02/03 13:55:29    378s]   mean    (X+Y) =         0.00 um
[02/03 13:55:29    378s] Summary Report:
[02/03 13:55:29    378s] Instances move: 0 (out of 44 movable)
[02/03 13:55:29    378s] Instances flipped: 0
[02/03 13:55:29    378s] Mean displacement: 0.00 um
[02/03 13:55:29    378s] Max displacement: 0.00 um 
[02/03 13:55:29    378s] Total instances moved : 0
[02/03 13:55:29    378s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.010, MEM:2704.5M, EPOCH TIME: 1706986529.775156
[02/03 13:55:29    378s] Total net bbox length = 9.781e+02 (3.450e+02 6.331e+02) (ext = 2.706e+02)
[02/03 13:55:29    378s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2704.5MB
[02/03 13:55:29    378s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2704.5MB) @(0:06:19 - 0:06:19).
[02/03 13:55:29    378s] *** Finished refinePlace (0:06:19 mem=2704.5M) ***
[02/03 13:55:29    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.4
[02/03 13:55:29    378s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.013, MEM:2704.5M, EPOCH TIME: 1706986529.775377
[02/03 13:55:29    378s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2704.5M, EPOCH TIME: 1706986529.775422
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:29    378s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:2704.5M, EPOCH TIME: 1706986529.776006
[02/03 13:55:29    378s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.024, MEM:2704.5M, EPOCH TIME: 1706986529.776054
[02/03 13:55:29    378s] **INFO: Flow update: Design timing is met.
[02/03 13:55:29    378s] **INFO: Flow update: Design timing is met.
[02/03 13:55:29    378s] **INFO: Flow update: Design timing is met.
[02/03 13:55:29    378s] Register exp ratio and priority group on 0 nets on 47 nets : 
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Active setup views:
[02/03 13:55:29    378s]  slow_functional_mode
[02/03 13:55:29    378s]   Dominating endpoints: 0
[02/03 13:55:29    378s]   Dominating TNS: -0.000
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 13:55:29    378s] PreRoute RC Extraction called for design counter.
[02/03 13:55:29    378s] RC Extraction called in multi-corner(2) mode.
[02/03 13:55:29    378s] RCMode: PreRoute
[02/03 13:55:29    378s]       RC Corner Indexes            0       1   
[02/03 13:55:29    378s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 13:55:29    378s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:29    378s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:29    378s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 13:55:29    378s] Shrink Factor                : 1.00000
[02/03 13:55:29    378s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 13:55:29    378s] Using capacitance table file ...
[02/03 13:55:29    378s] RC Grid backup saved.
[02/03 13:55:29    378s] 
[02/03 13:55:29    378s] Trim Metal Layers:
[02/03 13:55:29    378s] LayerId::1 widthSet size::4
[02/03 13:55:29    378s] LayerId::2 widthSet size::4
[02/03 13:55:29    378s] LayerId::3 widthSet size::4
[02/03 13:55:29    378s] LayerId::4 widthSet size::4
[02/03 13:55:29    378s] LayerId::5 widthSet size::4
[02/03 13:55:29    378s] LayerId::6 widthSet size::2
[02/03 13:55:29    378s] Skipped RC grid update for preRoute extraction.
[02/03 13:55:29    378s] eee: pegSigSF::1.070000
[02/03 13:55:29    378s] Initializing multi-corner capacitance tables ... 
[02/03 13:55:29    378s] Initializing multi-corner resistance tables ...
[02/03 13:55:29    378s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:55:29    378s] eee: l::2 avDens::0.073587 usedTrk::23.547768 availTrk::320.000000 sigTrk::23.547768
[02/03 13:55:29    378s] eee: l::3 avDens::0.032480 usedTrk::10.393750 availTrk::320.000000 sigTrk::10.393750
[02/03 13:55:29    378s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:29    378s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:29    378s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:55:29    378s] {RT max_rc 0 3 3 0}
[02/03 13:55:29    378s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:55:29    378s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2687.422M)
[02/03 13:55:29    378s] Skewing Data Summary (End_of_FINAL)
[02/03 13:55:29    378s] --------------------------------------------------
[02/03 13:55:29    378s]  Total skewed count:0
[02/03 13:55:29    378s] --------------------------------------------------
[02/03 13:55:29    378s] Starting delay calculation for Setup views
[02/03 13:55:29    378s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:55:29    378s] #################################################################################
[02/03 13:55:29    378s] # Design Stage: PreRoute
[02/03 13:55:29    378s] # Design Name: counter
[02/03 13:55:29    378s] # Design Mode: 180nm
[02/03 13:55:29    378s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:55:29    378s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:55:29    378s] # Signoff Settings: SI Off 
[02/03 13:55:29    378s] #################################################################################
[02/03 13:55:29    378s] Topological Sorting (REAL = 0:00:00.0, MEM = 2720.8M, InitMEM = 2720.8M)
[02/03 13:55:29    378s] Calculate delays in BcWc mode...
[02/03 13:55:29    378s] Start delay calculation (fullDC) (4 T). (MEM=2720.83)
[02/03 13:55:29    378s] End AAE Lib Interpolated Model. (MEM=2732.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:55:30    378s] Total number of fetched objects 47
[02/03 13:55:30    378s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:55:30    378s] End delay calculation. (MEM=2872.04 CPU=0:00:00.0 REAL=0:00:01.0)
[02/03 13:55:30    378s] End delay calculation (fullDC). (MEM=2872.04 CPU=0:00:00.1 REAL=0:00:01.0)
[02/03 13:55:30    378s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2872.0M) ***
[02/03 13:55:30    378s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:19 mem=2903.0M)
[02/03 13:55:30    378s] OPTC: user 20.0
[02/03 13:55:30    378s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2903.04 MB )
[02/03 13:55:30    378s] (I)      ============================ Layers =============================
[02/03 13:55:30    378s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:30    378s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:55:30    378s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:30    378s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:55:30    378s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:55:30    378s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:55:30    378s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:55:30    378s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:55:30    378s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:55:30    378s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:55:30    378s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:55:30    378s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:55:30    378s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:55:30    378s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:55:30    378s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:55:30    378s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:30    378s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:55:30    378s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:55:30    378s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:55:30    378s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:55:30    378s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:55:30    378s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:55:30    378s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:55:30    378s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:55:30    378s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:55:30    378s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:55:30    378s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:55:30    378s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:55:30    378s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:55:30    378s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:55:30    378s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:55:30    378s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:55:30    378s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:55:30    378s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:55:30    378s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:55:30    378s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:55:30    378s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:55:30    378s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:55:30    378s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:55:30    378s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:55:30    378s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:55:30    378s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:55:30    378s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:55:30    378s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:55:30    378s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:55:30    378s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:55:30    378s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:55:30    378s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:55:30    378s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:55:30    378s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:55:30    378s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:55:30    378s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:55:30    378s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:55:30    378s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:55:30    378s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:55:30    378s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:55:30    378s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:55:30    378s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:55:30    378s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:55:30    378s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:55:30    378s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:55:30    378s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:55:30    378s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:55:30    378s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:55:30    378s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:55:30    378s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:55:30    378s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:55:30    378s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:55:30    378s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:55:30    378s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:55:30    378s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:55:30    378s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:55:30    378s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:55:30    378s] (I)      Started Import and model ( Curr Mem: 2903.04 MB )
[02/03 13:55:30    378s] (I)      Default pattern map key = counter_default.
[02/03 13:55:30    378s] (I)      == Non-default Options ==
[02/03 13:55:30    378s] (I)      Build term to term wires                           : false
[02/03 13:55:30    378s] (I)      Maximum routing layer                              : 3
[02/03 13:55:30    378s] (I)      Number of threads                                  : 4
[02/03 13:55:30    378s] (I)      Method to set GCell size                           : row
[02/03 13:55:30    378s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:55:30    378s] (I)      Use row-based GCell size
[02/03 13:55:30    378s] (I)      Use row-based GCell align
[02/03 13:55:30    378s] (I)      layer 0 area = 202000
[02/03 13:55:30    378s] (I)      layer 1 area = 202000
[02/03 13:55:30    378s] (I)      layer 2 area = 202000
[02/03 13:55:30    378s] (I)      GCell unit size   : 4480
[02/03 13:55:30    378s] (I)      GCell multiplier  : 1
[02/03 13:55:30    378s] (I)      GCell row height  : 4480
[02/03 13:55:30    378s] (I)      Actual row height : 4480
[02/03 13:55:30    378s] (I)      GCell align ref   : 10080 10080
[02/03 13:55:30    378s] [NR-eGR] Track table information for default rule: 
[02/03 13:55:30    378s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:55:30    378s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:55:30    378s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:55:30    378s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:55:30    378s] [NR-eGR] METTP has single uniform track structure
[02/03 13:55:30    378s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:55:30    378s] (I)      ================= Default via ==================
[02/03 13:55:30    378s] (I)      +---+--------------------+---------------------+
[02/03 13:55:30    378s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:55:30    378s] (I)      +---+--------------------+---------------------+
[02/03 13:55:30    378s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:55:30    378s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:55:30    378s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:55:30    378s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:55:30    378s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:55:30    378s] (I)      +---+--------------------+---------------------+
[02/03 13:55:30    378s] [NR-eGR] Read 51 PG shapes
[02/03 13:55:30    378s] [NR-eGR] Read 0 clock shapes
[02/03 13:55:30    378s] [NR-eGR] Read 0 other shapes
[02/03 13:55:30    378s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:55:30    378s] [NR-eGR] #Instance Blockages : 0
[02/03 13:55:30    378s] [NR-eGR] #PG Blockages       : 51
[02/03 13:55:30    378s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:55:30    378s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:55:30    378s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:55:30    378s] [NR-eGR] #Other Blockages    : 0
[02/03 13:55:30    378s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:55:30    378s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:55:30    378s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 13:55:30    378s] (I)      early_global_route_priority property id does not exist.
[02/03 13:55:30    378s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:55:30    378s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:55:30    378s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:55:30    378s] (I)      Number of ignored nets                =      0
[02/03 13:55:30    378s] (I)      Number of connected nets              =      0
[02/03 13:55:30    378s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:55:30    378s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:55:30    378s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:55:30    378s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:55:30    378s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:55:30    378s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:55:30    378s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:55:30    378s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:55:30    378s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:55:30    378s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:55:30    378s] (I)      Ndr track 0 does not exist
[02/03 13:55:30    378s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:55:30    378s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:55:30    378s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:55:30    378s] (I)      Site width          :   560  (dbu)
[02/03 13:55:30    378s] (I)      Row height          :  4480  (dbu)
[02/03 13:55:30    378s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:55:30    378s] (I)      GCell width         :  4480  (dbu)
[02/03 13:55:30    378s] (I)      GCell height        :  4480  (dbu)
[02/03 13:55:30    378s] (I)      Grid                :    17    15     3
[02/03 13:55:30    378s] (I)      Layer numbers       :     1     2     3
[02/03 13:55:30    378s] (I)      Vertical capacity   :     0  4480     0
[02/03 13:55:30    378s] (I)      Horizontal capacity :     0     0  4480
[02/03 13:55:30    378s] (I)      Default wire width  :   230   280   280
[02/03 13:55:30    378s] (I)      Default wire space  :   230   280   280
[02/03 13:55:30    378s] (I)      Default wire pitch  :   460   560   560
[02/03 13:55:30    378s] (I)      Default pitch size  :   460   560   560
[02/03 13:55:30    378s] (I)      First track coord   :   280   280   280
[02/03 13:55:30    378s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[02/03 13:55:30    378s] (I)      Total num of tracks :   116   131   116
[02/03 13:55:30    378s] (I)      Num of masks        :     1     1     1
[02/03 13:55:30    378s] (I)      Num of trim masks   :     0     0     0
[02/03 13:55:30    378s] (I)      --------------------------------------------------------
[02/03 13:55:30    378s] 
[02/03 13:55:30    378s] [NR-eGR] ============ Routing rule table ============
[02/03 13:55:30    378s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 13:55:30    378s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:55:30    378s] (I)                    Layer    2    3 
[02/03 13:55:30    378s] (I)                    Pitch  560  560 
[02/03 13:55:30    378s] (I)             #Used tracks    1    1 
[02/03 13:55:30    378s] (I)       #Fully used tracks    1    1 
[02/03 13:55:30    378s] [NR-eGR] ========================================
[02/03 13:55:30    378s] [NR-eGR] 
[02/03 13:55:30    378s] (I)      =============== Blocked Tracks ===============
[02/03 13:55:30    378s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:30    378s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:55:30    378s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:30    378s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:55:30    378s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:55:30    378s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:55:30    378s] (I)      +-------+---------+----------+---------------+
[02/03 13:55:30    378s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2903.04 MB )
[02/03 13:55:30    378s] (I)      Reset routing kernel
[02/03 13:55:30    378s] (I)      Started Global Routing ( Curr Mem: 2903.04 MB )
[02/03 13:55:30    378s] (I)      totalPins=156  totalGlobalPin=153 (98.08%)
[02/03 13:55:30    378s] (I)      total 2D Cap : 3411 = (1972 H, 1439 V)
[02/03 13:55:30    378s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[02/03 13:55:30    378s] (I)      
[02/03 13:55:30    378s] (I)      ============  Phase 1a Route ============
[02/03 13:55:30    378s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:30    378s] (I)      
[02/03 13:55:30    378s] (I)      ============  Phase 1b Route ============
[02/03 13:55:30    378s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:30    378s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[02/03 13:55:30    378s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:55:30    378s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:55:30    378s] (I)      
[02/03 13:55:30    378s] (I)      ============  Phase 1c Route ============
[02/03 13:55:30    378s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:30    378s] (I)      
[02/03 13:55:30    378s] (I)      ============  Phase 1d Route ============
[02/03 13:55:30    378s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:30    378s] (I)      
[02/03 13:55:30    378s] (I)      ============  Phase 1e Route ============
[02/03 13:55:30    378s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:55:30    378s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[02/03 13:55:30    378s] (I)      
[02/03 13:55:30    378s] (I)      ============  Phase 1l Route ============
[02/03 13:55:30    378s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:55:30    378s] (I)      Layer  2:       1320       200         1         112        1792    ( 5.88%) 
[02/03 13:55:30    378s] (I)      Layer  3:       1856       100         0           0        1920    ( 0.00%) 
[02/03 13:55:30    378s] (I)      Total:          3176       300         1         112        3712    ( 2.93%) 
[02/03 13:55:30    378s] (I)      
[02/03 13:55:30    378s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:55:30    378s] [NR-eGR]                        OverCon            
[02/03 13:55:30    378s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:55:30    378s] [NR-eGR]        Layer               (1)    OverCon
[02/03 13:55:30    378s] [NR-eGR] ----------------------------------------------
[02/03 13:55:30    378s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:30    378s] [NR-eGR]    MET2 ( 2)         1( 0.44%)   ( 0.44%) 
[02/03 13:55:30    378s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:55:30    378s] [NR-eGR] ----------------------------------------------
[02/03 13:55:30    378s] [NR-eGR]        Total         1( 0.22%)   ( 0.22%) 
[02/03 13:55:30    378s] [NR-eGR] 
[02/03 13:55:30    378s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2904.05 MB )
[02/03 13:55:30    378s] (I)      total 2D Cap : 3417 = (1972 H, 1445 V)
[02/03 13:55:30    378s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.41% V
[02/03 13:55:30    378s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2904.05 MB )
[02/03 13:55:30    378s] (I)      ====================================== Runtime Summary ======================================
[02/03 13:55:30    378s] (I)       Step                                          %       Start      Finish      Real       CPU 
[02/03 13:55:30    378s] (I)      ---------------------------------------------------------------------------------------------
[02/03 13:55:30    378s] (I)       Early Global Route kernel               100.00%  609.49 sec  609.52 sec  0.03 sec  0.03 sec 
[02/03 13:55:30    378s] (I)       +-Import and model                       14.99%  609.50 sec  609.51 sec  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | +-Create place DB                       1.40%  609.50 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | +-Import place data                   1.08%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Read instances and placement      0.28%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Read nets                         0.17%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | +-Create route DB                       9.30%  609.51 sec  609.51 sec  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | | +-Import route data (4T)              8.46%  609.51 sec  609.51 sec  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | | | +-Read blockages ( Layer 2-3 )      2.70%  609.51 sec  609.51 sec  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Read routing blockages          0.01%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Read instance blockages         0.06%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Read PG blockages               0.11%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Read clock blockages            0.05%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Read other blockages            0.05%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Read halo blockages             0.01%  609.51 sec  609.51 sec  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Read boundary cut boxes         0.01%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Read blackboxes                   0.04%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Read prerouted                    0.13%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Read unlegalized nets             0.02%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Read nets                         0.13%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Set up via pillars                0.02%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Initialize 3D grid graph          0.03%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Model blockage capacity           0.52%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Initialize 3D capacity          0.16%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | +-Read aux data                         0.01%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | +-Others data preparation               0.08%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | +-Create route kernel                   2.58%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       +-Global Routing                         36.71%  609.51 sec  609.52 sec  0.01 sec  0.02 sec 
[02/03 13:55:30    378s] (I)       | +-Initialization                        0.14%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | +-Net group 1                          34.65%  609.51 sec  609.52 sec  0.01 sec  0.02 sec 
[02/03 13:55:30    378s] (I)       | | +-Generate topology (4T)              2.45%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | +-Phase 1a                            3.62%  609.51 sec  609.51 sec  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | | | +-Pattern routing (4T)              2.54%  609.51 sec  609.51 sec  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | | | +-Add via demand to 2D              0.04%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | +-Phase 1b                            0.15%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | +-Phase 1c                            0.05%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | +-Phase 1d                            0.05%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | +-Phase 1e                            0.86%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | +-Route legalization                0.38%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | | | +-Legalize Blockage Violations    0.02%  609.51 sec  609.51 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | | +-Phase 1l                           24.36%  609.51 sec  609.52 sec  0.01 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | | | +-Layer assignment (4T)            23.64%  609.51 sec  609.52 sec  0.01 sec  0.01 sec 
[02/03 13:55:30    378s] (I)       | +-Clean cong LA                         0.01%  609.52 sec  609.52 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       +-Export 3D cong map                      0.66%  609.52 sec  609.52 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)       | +-Export 2D cong map                    0.22%  609.52 sec  609.52 sec  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)      ==================== Summary by functions =====================
[02/03 13:55:30    378s] (I)       Lv  Step                                %      Real       CPU 
[02/03 13:55:30    378s] (I)      ---------------------------------------------------------------
[02/03 13:55:30    378s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[02/03 13:55:30    378s] (I)        1  Global Routing                 36.71%  0.01 sec  0.02 sec 
[02/03 13:55:30    378s] (I)        1  Import and model               14.99%  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        1  Export 3D cong map              0.66%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        2  Net group 1                    34.65%  0.01 sec  0.02 sec 
[02/03 13:55:30    378s] (I)        2  Create route DB                 9.30%  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        2  Create route kernel             2.58%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        2  Create place DB                 1.40%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        2  Export 2D cong map              0.22%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        2  Initialization                  0.14%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        3  Phase 1l                       24.36%  0.01 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        3  Import route data (4T)          8.46%  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        3  Phase 1a                        3.62%  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        3  Generate topology (4T)          2.45%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        3  Import place data               1.08%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        3  Phase 1e                        0.86%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        3  Phase 1b                        0.15%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        3  Phase 1c                        0.05%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Layer assignment (4T)          23.64%  0.01 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        4  Read blockages ( Layer 2-3 )    2.70%  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        4  Pattern routing (4T)            2.54%  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        4  Model blockage capacity         0.52%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Route legalization              0.38%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Read nets                       0.30%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Read instances and placement    0.28%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Read prerouted                  0.13%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Initialize 3D grid graph        0.03%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        5  Initialize 3D capacity          0.16%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        5  Read PG blockages               0.11%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        5  Read instance blockages         0.06%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        5  Legalize Blockage Violations    0.02%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.01 sec 
[02/03 13:55:30    378s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 13:55:30    378s] OPERPROF: Starting HotSpotCal at level 1, MEM:2904.1M, EPOCH TIME: 1706986530.130625
[02/03 13:55:30    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:30    378s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:55:30    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:30    378s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:55:30    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:30    378s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:55:30    378s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:55:30    378s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2904.0M, EPOCH TIME: 1706986530.132244
[02/03 13:55:30    378s] [hotspot] Hotspot report including placement blocked areas
[02/03 13:55:30    378s] OPERPROF: Starting HotSpotCal at level 1, MEM:2904.0M, EPOCH TIME: 1706986530.132397
[02/03 13:55:30    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:30    378s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:55:30    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:30    378s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:55:30    378s] [hotspot] +------------+---------------+---------------+
[02/03 13:55:30    378s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:55:30    378s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:55:30    378s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2904.0M, EPOCH TIME: 1706986530.133426
[02/03 13:55:30    378s] Reported timing to dir ./timingReports
[02/03 13:55:30    378s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1834.5M, totSessionCpu=0:06:19 **
[02/03 13:55:30    378s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2741.1M, EPOCH TIME: 1706986530.136563
[02/03 13:55:30    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] 
[02/03 13:55:30    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:30    378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2741.1M, EPOCH TIME: 1706986530.144427
[02/03 13:55:30    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.165  |  0.165  |  2.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2743.3M, EPOCH TIME: 1706986530.909552
[02/03 13:55:30    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] 
[02/03 13:55:30    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:30    378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2743.3M, EPOCH TIME: 1706986530.917114
[02/03 13:55:30    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] Density: 40.316%
Routing Overflow: 0.00% H and 0.41% V
------------------------------------------------------------------

[02/03 13:55:30    378s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2743.3M, EPOCH TIME: 1706986530.918362
[02/03 13:55:30    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] 
[02/03 13:55:30    378s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:55:30    378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:2743.3M, EPOCH TIME: 1706986530.925656
[02/03 13:55:30    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    379s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1834.5M, totSessionCpu=0:06:19 **
[02/03 13:55:30    379s] *** Finished optDesign ***
[02/03 13:55:30    379s] 
[02/03 13:55:30    379s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.7 real=0:00:07.5)
[02/03 13:55:30    379s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[02/03 13:55:30    379s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[02/03 13:55:30    379s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[02/03 13:55:30    379s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.4 real=0:00:01.5)
[02/03 13:55:30    379s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/03 13:55:30    379s] Deleting Lib Analyzer.
[02/03 13:55:30    379s] clean pInstBBox. size 0
[02/03 13:55:30    379s] All LLGs are deleted
[02/03 13:55:30    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:55:30    379s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2743.3M, EPOCH TIME: 1706986530.946734
[02/03 13:55:30    379s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2743.3M, EPOCH TIME: 1706986530.946826
[02/03 13:55:30    379s] Info: pop threads available for lower-level modules during optimization.
[02/03 13:55:30    379s] 
[02/03 13:55:30    379s] TimeStamp Deleting Cell Server Begin ...
[02/03 13:55:30    379s] 
[02/03 13:55:30    379s] TimeStamp Deleting Cell Server End ...
[02/03 13:55:30    379s] Disable CTE adjustment.
[02/03 13:55:30    379s] #optDebug: fT-D <X 1 0 0 0>
[02/03 13:55:30    379s] VSMManager cleared!
[02/03 13:55:30    379s] **place_opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 2709.3M **
[02/03 13:55:30    379s] *** Finished GigaPlace ***
[02/03 13:55:30    379s] 
[02/03 13:55:30    379s] *** Summary of all messages that are not suppressed in this session:
[02/03 13:55:30    379s] Severity  ID               Count  Summary                                  
[02/03 13:55:30    379s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/03 13:55:30    379s] *** Message Summary: 1 warning(s), 0 error(s)
[02/03 13:55:30    379s] 
[02/03 13:55:30    379s] *** place_opt_design #1 [finish] : cpu/real = 0:00:05.9/0:00:06.7 (0.9), totSession cpu/real = 0:06:19.0/0:48:18.9 (0.1), mem = 2709.3M
[02/03 13:55:30    379s] 
[02/03 13:55:30    379s] =============================================================================================
[02/03 13:55:30    379s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[02/03 13:55:30    379s] =============================================================================================
[02/03 13:55:30    379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:55:30    379s] ---------------------------------------------------------------------------------------------
[02/03 13:55:30    379s] [ InitOpt                ]      1   0:00:01.1  (  16.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 13:55:30    379s] [ GlobalOpt              ]      1   0:00:00.7  (  10.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 13:55:30    379s] [ DrvOpt                 ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:55:30    379s] [ SimplifyNetlist        ]      1   0:00:00.6  (   9.4 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 13:55:30    379s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 13:55:30    379s] [ AreaOpt                ]      2   0:00:00.7  (  11.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/03 13:55:30    379s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:30    379s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.8 % )     0:00:01.0 /  0:00:00.3    0.3
[02/03 13:55:30    379s] [ DrvReport              ]      2   0:00:00.7  (  11.0 % )     0:00:00.7 /  0:00:00.0    0.0
[02/03 13:55:30    379s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[02/03 13:55:30    379s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:30    379s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:30    379s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 13:55:30    379s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:30    379s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:30    379s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:55:30    379s] [ IncrReplace            ]      1   0:00:01.6  (  24.4 % )     0:00:01.7 /  0:00:01.6    0.9
[02/03 13:55:30    379s] [ RefinePlace            ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:55:30    379s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:55:30    379s] [ ExtractRC              ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 13:55:30    379s] [ TimingUpdate           ]     28   0:00:00.3  (   4.4 % )     0:00:00.4 /  0:00:00.5    1.1
[02/03 13:55:30    379s] [ FullDelayCalc          ]      3   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 13:55:30    379s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 13:55:30    379s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 13:55:30    379s] [ MISC                   ]          0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.3    1.2
[02/03 13:55:30    379s] ---------------------------------------------------------------------------------------------
[02/03 13:55:30    379s]  place_opt_design #1 TOTAL          0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:05.9    0.9
[02/03 13:55:30    379s] ---------------------------------------------------------------------------------------------
[02/03 13:55:30    379s] 
[02/03 13:56:32    381s] <CMD> zoomBox 4.48900 2.61900 73.08200 64.02400
[02/03 13:56:34    381s] <CMD> zoomBox 17.31800 12.36900 66.87700 56.73500
[02/03 13:56:36    381s] <CMD> zoomBox 11.42200 7.94500 69.72800 60.14100
[02/03 13:56:44    381s] <CMD> zoomBox 4.48700 2.76700 73.08200 64.17400
[02/03 13:58:37    384s] <CMD> setEndCapMode -reset
[02/03 13:58:37    384s] <CMD> setEndCapMode -boundary_tap false
[02/03 13:58:37    384s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/03 13:58:37    384s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[02/03 13:58:37    384s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 13:58:37    384s] <CMD> optDesign -preCTS
[02/03 13:58:37    384s] Executing: place_opt_design -opt
[02/03 13:58:37    384s] **INFO: User settings:
[02/03 13:58:37    384s] setDesignMode -process                            180
[02/03 13:58:37    384s] setExtractRCMode -coupling_c_th                   3
[02/03 13:58:37    384s] setExtractRCMode -engine                          preRoute
[02/03 13:58:37    384s] setExtractRCMode -relative_c_th                   0.03
[02/03 13:58:37    384s] setExtractRCMode -total_c_th                      5
[02/03 13:58:37    384s] setUsefulSkewMode -maxAllowedDelay                1
[02/03 13:58:37    384s] setUsefulSkewMode -noBoundary                     false
[02/03 13:58:37    384s] setDelayCalMode -enable_high_fanout               true
[02/03 13:58:37    384s] setDelayCalMode -engine                           aae
[02/03 13:58:37    384s] setDelayCalMode -ignoreNetLoad                    false
[02/03 13:58:37    384s] setDelayCalMode -socv_accuracy_mode               low
[02/03 13:58:37    384s] setOptMode -activeHoldViews                       { fast_functional_mode }
[02/03 13:58:37    384s] setOptMode -activeSetupViews                      { slow_functional_mode }
[02/03 13:58:37    384s] setOptMode -autoSetupViews                        { slow_functional_mode}
[02/03 13:58:37    384s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[02/03 13:58:37    384s] setOptMode -drcMargin                             0
[02/03 13:58:37    384s] setOptMode -fixCap                                true
[02/03 13:58:37    384s] setOptMode -fixDrc                                true
[02/03 13:58:37    384s] setOptMode -fixFanoutLoad                         false
[02/03 13:58:37    384s] setOptMode -fixTran                               true
[02/03 13:58:37    384s] setOptMode -optimizeFF                            true
[02/03 13:58:37    384s] setOptMode -setupTargetSlack                      0
[02/03 13:58:37    384s] setAnalysisMode -analysisType                     bcwc
[02/03 13:58:37    384s] setAnalysisMode -checkType                        setup
[02/03 13:58:37    384s] setAnalysisMode -clkSrcPath                       false
[02/03 13:58:37    384s] setAnalysisMode -clockPropagation                 forcedIdeal
[02/03 13:58:37    384s] setAnalysisMode -usefulSkew                       true
[02/03 13:58:37    384s] setAnalysisMode -virtualIPO                       false
[02/03 13:58:37    384s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[02/03 13:58:37    384s] setRouteMode -earlyGlobalMaxRouteLayer            3
[02/03 13:58:37    384s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:06:24.9/0:51:25.6 (0.1), mem = 2713.4M
[02/03 13:58:37    384s] *** Starting GigaPlace ***
[02/03 13:58:37    384s] #optDebug: fT-E <X 2 3 1 0>
[02/03 13:58:37    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:2713.4M, EPOCH TIME: 1706986717.716636
[02/03 13:58:37    384s] Processing tracks to init pin-track alignment.
[02/03 13:58:37    384s] z: 2, totalTracks: 1
[02/03 13:58:37    384s] z: 4, totalTracks: 1
[02/03 13:58:37    384s] z: 6, totalTracks: 1
[02/03 13:58:37    384s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:37    384s] All LLGs are deleted
[02/03 13:58:37    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2713.4M, EPOCH TIME: 1706986717.717650
[02/03 13:58:37    384s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2713.4M, EPOCH TIME: 1706986717.717741
[02/03 13:58:37    384s] # Building counter llgBox search-tree.
[02/03 13:58:37    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2713.4M, EPOCH TIME: 1706986717.717836
[02/03 13:58:37    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2713.4M, EPOCH TIME: 1706986717.718114
[02/03 13:58:37    384s] Max number of tech site patterns supported in site array is 256.
[02/03 13:58:37    384s] Core basic site is core_ji3v
[02/03 13:58:37    384s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2713.4M, EPOCH TIME: 1706986717.725379
[02/03 13:58:37    384s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:58:37    384s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/03 13:58:37    384s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2713.4M, EPOCH TIME: 1706986717.726955
[02/03 13:58:37    384s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 13:58:37    384s] SiteArray: use 16,384 bytes
[02/03 13:58:37    384s] SiteArray: current memory after site array memory allocation 2713.4M
[02/03 13:58:37    384s] SiteArray: FP blocked sites are writable
[02/03 13:58:37    384s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:58:37    384s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2713.4M, EPOCH TIME: 1706986717.727425
[02/03 13:58:37    384s] Process 46 wires and vias for routing blockage analysis
[02/03 13:58:37    384s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2713.4M, EPOCH TIME: 1706986717.728678
[02/03 13:58:37    384s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 13:58:37    384s] Atter site array init, number of instance map data is 0.
[02/03 13:58:37    384s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2713.4M, EPOCH TIME: 1706986717.728773
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:37    384s] OPERPROF:     Starting CMU at level 3, MEM:2713.4M, EPOCH TIME: 1706986717.729128
[02/03 13:58:37    384s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2713.4M, EPOCH TIME: 1706986717.730131
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:37    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2713.4M, EPOCH TIME: 1706986717.730203
[02/03 13:58:37    384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2713.4M, EPOCH TIME: 1706986717.730245
[02/03 13:58:37    384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2713.4M, EPOCH TIME: 1706986717.730949
[02/03 13:58:37    384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2713.4MB).
[02/03 13:58:37    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2713.4M, EPOCH TIME: 1706986717.731061
[02/03 13:58:37    384s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2713.4M, EPOCH TIME: 1706986717.731100
[02/03 13:58:37    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] All LLGs are deleted
[02/03 13:58:37    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2713.4M, EPOCH TIME: 1706986717.731297
[02/03 13:58:37    384s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2713.4M, EPOCH TIME: 1706986717.731374
[02/03 13:58:37    384s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2709.4M, EPOCH TIME: 1706986717.732106
[02/03 13:58:37    384s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:24.9/0:51:25.6 (0.1), mem = 2709.4M
[02/03 13:58:37    384s] VSMManager cleared!
[02/03 13:58:37    384s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:24.9/0:51:25.6 (0.1), mem = 2709.4M
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] =============================================================================================
[02/03 13:58:37    384s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.18-s099_1
[02/03 13:58:37    384s] =============================================================================================
[02/03 13:58:37    384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:37    384s] ---------------------------------------------------------------------------------------------
[02/03 13:58:37    384s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:37    384s] ---------------------------------------------------------------------------------------------
[02/03 13:58:37    384s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:37    384s] ---------------------------------------------------------------------------------------------
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] Enable CTE adjustment.
[02/03 13:58:37    384s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1796.8M, totSessionCpu=0:06:25 **
[02/03 13:58:37    384s] Info: 4 threads available for lower-level modules during optimization.
[02/03 13:58:37    384s] GigaOpt running with 4 threads.
[02/03 13:58:37    384s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:24.9/0:51:25.6 (0.1), mem = 2709.4M
[02/03 13:58:37    384s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/03 13:58:37    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:2709.4M, EPOCH TIME: 1706986717.739609
[02/03 13:58:37    384s] Processing tracks to init pin-track alignment.
[02/03 13:58:37    384s] z: 2, totalTracks: 1
[02/03 13:58:37    384s] z: 4, totalTracks: 1
[02/03 13:58:37    384s] z: 6, totalTracks: 1
[02/03 13:58:37    384s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:37    384s] All LLGs are deleted
[02/03 13:58:37    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2709.4M, EPOCH TIME: 1706986717.740508
[02/03 13:58:37    384s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2709.4M, EPOCH TIME: 1706986717.740581
[02/03 13:58:37    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2709.4M, EPOCH TIME: 1706986717.740640
[02/03 13:58:37    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2709.4M, EPOCH TIME: 1706986717.740801
[02/03 13:58:37    384s] Max number of tech site patterns supported in site array is 256.
[02/03 13:58:37    384s] Core basic site is core_ji3v
[02/03 13:58:37    384s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2709.4M, EPOCH TIME: 1706986717.747937
[02/03 13:58:37    384s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:58:37    384s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:58:37    384s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2709.4M, EPOCH TIME: 1706986717.749993
[02/03 13:58:37    384s] Fast DP-INIT is on for default
[02/03 13:58:37    384s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:58:37    384s] Atter site array init, number of instance map data is 0.
[02/03 13:58:37    384s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.010, MEM:2709.4M, EPOCH TIME: 1706986717.750330
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:37    384s] OPERPROF:     Starting CMU at level 3, MEM:2709.4M, EPOCH TIME: 1706986717.750624
[02/03 13:58:37    384s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2709.4M, EPOCH TIME: 1706986717.750761
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:37    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2709.4M, EPOCH TIME: 1706986717.750837
[02/03 13:58:37    384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2709.4M, EPOCH TIME: 1706986717.750883
[02/03 13:58:37    384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2709.4M, EPOCH TIME: 1706986717.751917
[02/03 13:58:37    384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2709.4MB).
[02/03 13:58:37    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2709.4M, EPOCH TIME: 1706986717.752029
[02/03 13:58:37    384s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2709.4M, EPOCH TIME: 1706986717.752100
[02/03 13:58:37    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:37    384s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2709.4M, EPOCH TIME: 1706986717.752617
[02/03 13:58:37    384s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 13:58:37    384s] Summary for sequential cells identification: 
[02/03 13:58:37    384s]   Identified SBFF number: 33
[02/03 13:58:37    384s]   Identified MBFF number: 0
[02/03 13:58:37    384s]   Identified SB Latch number: 0
[02/03 13:58:37    384s]   Identified MB Latch number: 0
[02/03 13:58:37    384s]   Not identified SBFF number: 0
[02/03 13:58:37    384s]   Not identified MBFF number: 0
[02/03 13:58:37    384s]   Not identified SB Latch number: 0
[02/03 13:58:37    384s]   Not identified MB Latch number: 0
[02/03 13:58:37    384s]   Number of sequential cells which are not FFs: 43
[02/03 13:58:37    384s]  Visiting view : slow_functional_mode
[02/03 13:58:37    384s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 13:58:37    384s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 13:58:37    384s]  Visiting view : fast_functional_mode
[02/03 13:58:37    384s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 13:58:37    384s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 13:58:37    384s] TLC MultiMap info (StdDelay):
[02/03 13:58:37    384s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 13:58:37    384s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 13:58:37    384s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 13:58:37    384s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 13:58:37    384s]  Setting StdDelay to: 91ps
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] Creating Lib Analyzer ...
[02/03 13:58:37    384s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:58:37    384s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:58:37    384s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:58:37    384s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:58:37    384s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:58:37    384s] 
[02/03 13:58:37    384s] {RT max_rc 0 3 3 0}
[02/03 13:58:38    385s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:26 mem=2717.4M
[02/03 13:58:38    385s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:26 mem=2717.4M
[02/03 13:58:38    385s] Creating Lib Analyzer, finished. 
[02/03 13:58:38    385s] #optDebug: fT-S <1 2 3 1 0>
[02/03 13:58:38    385s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1803.5M, totSessionCpu=0:06:26 **
[02/03 13:58:38    385s] *** optDesign -preCTS ***
[02/03 13:58:38    385s] DRC Margin: user margin 0.0; extra margin 0.2
[02/03 13:58:38    385s] Setup Target Slack: user slack 0; extra slack 0.0
[02/03 13:58:38    385s] Hold Target Slack: user slack 0
[02/03 13:58:38    385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2717.4M, EPOCH TIME: 1706986718.331679
[02/03 13:58:38    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:38    385s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2717.4M, EPOCH TIME: 1706986718.339515
[02/03 13:58:38    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    385s] Multi-VT timing optimization disabled based on library information.
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] TimeStamp Deleting Cell Server Begin ...
[02/03 13:58:38    385s] Deleting Lib Analyzer.
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] TimeStamp Deleting Cell Server End ...
[02/03 13:58:38    385s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 13:58:38    385s] Summary for sequential cells identification: 
[02/03 13:58:38    385s]   Identified SBFF number: 33
[02/03 13:58:38    385s]   Identified MBFF number: 0
[02/03 13:58:38    385s]   Identified SB Latch number: 0
[02/03 13:58:38    385s]   Identified MB Latch number: 0
[02/03 13:58:38    385s]   Not identified SBFF number: 0
[02/03 13:58:38    385s]   Not identified MBFF number: 0
[02/03 13:58:38    385s]   Not identified SB Latch number: 0
[02/03 13:58:38    385s]   Not identified MB Latch number: 0
[02/03 13:58:38    385s]   Number of sequential cells which are not FFs: 43
[02/03 13:58:38    385s]  Visiting view : slow_functional_mode
[02/03 13:58:38    385s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 13:58:38    385s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 13:58:38    385s]  Visiting view : fast_functional_mode
[02/03 13:58:38    385s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 13:58:38    385s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 13:58:38    385s] TLC MultiMap info (StdDelay):
[02/03 13:58:38    385s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 13:58:38    385s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 13:58:38    385s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 13:58:38    385s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 13:58:38    385s]  Setting StdDelay to: 91ps
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] TimeStamp Deleting Cell Server Begin ...
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] TimeStamp Deleting Cell Server End ...
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] Creating Lib Analyzer ...
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 13:58:38    385s] Summary for sequential cells identification: 
[02/03 13:58:38    385s]   Identified SBFF number: 33
[02/03 13:58:38    385s]   Identified MBFF number: 0
[02/03 13:58:38    385s]   Identified SB Latch number: 0
[02/03 13:58:38    385s]   Identified MB Latch number: 0
[02/03 13:58:38    385s]   Not identified SBFF number: 0
[02/03 13:58:38    385s]   Not identified MBFF number: 0
[02/03 13:58:38    385s]   Not identified SB Latch number: 0
[02/03 13:58:38    385s]   Not identified MB Latch number: 0
[02/03 13:58:38    385s]   Number of sequential cells which are not FFs: 43
[02/03 13:58:38    385s]  Visiting view : slow_functional_mode
[02/03 13:58:38    385s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 13:58:38    385s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 13:58:38    385s]  Visiting view : fast_functional_mode
[02/03 13:58:38    385s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 13:58:38    385s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 13:58:38    385s] TLC MultiMap info (StdDelay):
[02/03 13:58:38    385s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 13:58:38    385s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 13:58:38    385s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 13:58:38    385s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 13:58:38    385s]  Setting StdDelay to: 91ps
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 13:58:38    385s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:58:38    385s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:58:38    385s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:58:38    385s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:58:38    385s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:58:38    385s] 
[02/03 13:58:38    385s] {RT max_rc 0 3 3 0}
[02/03 13:58:38    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:26 mem=2717.4M
[02/03 13:58:38    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:26 mem=2717.4M
[02/03 13:58:38    386s] Creating Lib Analyzer, finished. 
[02/03 13:58:38    386s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2717.4M, EPOCH TIME: 1706986718.846092
[02/03 13:58:38    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] All LLGs are deleted
[02/03 13:58:38    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2717.4M, EPOCH TIME: 1706986718.846170
[02/03 13:58:38    386s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2717.4M, EPOCH TIME: 1706986718.846221
[02/03 13:58:38    386s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2717.4M, EPOCH TIME: 1706986718.846348
[02/03 13:58:38    386s] {MMLU 0 0 47}
[02/03 13:58:38    386s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=2717.4M
[02/03 13:58:38    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=2717.4M
[02/03 13:58:38    386s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2717.44 MB )
[02/03 13:58:38    386s] (I)      ============================ Layers =============================
[02/03 13:58:38    386s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:38    386s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:58:38    386s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:38    386s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:58:38    386s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:58:38    386s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:58:38    386s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:58:38    386s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:58:38    386s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:58:38    386s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:58:38    386s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:58:38    386s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:58:38    386s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:58:38    386s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:58:38    386s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:58:38    386s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:38    386s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:58:38    386s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:58:38    386s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:58:38    386s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:58:38    386s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:58:38    386s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:58:38    386s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:58:38    386s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:58:38    386s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:58:38    386s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:58:38    386s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:58:38    386s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:58:38    386s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:58:38    386s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:58:38    386s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:58:38    386s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:58:38    386s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:58:38    386s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:58:38    386s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:58:38    386s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:58:38    386s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:58:38    386s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:58:38    386s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:58:38    386s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:58:38    386s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:58:38    386s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:58:38    386s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:58:38    386s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:58:38    386s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:58:38    386s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:58:38    386s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:58:38    386s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:58:38    386s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:58:38    386s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:58:38    386s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:58:38    386s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:58:38    386s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:58:38    386s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:58:38    386s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:58:38    386s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:58:38    386s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:58:38    386s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:58:38    386s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:58:38    386s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:58:38    386s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:58:38    386s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:58:38    386s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:58:38    386s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:58:38    386s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:58:38    386s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:58:38    386s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:58:38    386s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:58:38    386s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:58:38    386s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:58:38    386s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:58:38    386s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:58:38    386s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:38    386s] (I)      Started Import and model ( Curr Mem: 2717.44 MB )
[02/03 13:58:38    386s] (I)      Default pattern map key = counter_default.
[02/03 13:58:38    386s] (I)      Number of ignored instance 0
[02/03 13:58:38    386s] (I)      Number of inbound cells 0
[02/03 13:58:38    386s] (I)      Number of opened ILM blockages 0
[02/03 13:58:38    386s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/03 13:58:38    386s] (I)      numMoveCells=44, numMacros=0  numPads=11  numMultiRowHeightInsts=0
[02/03 13:58:38    386s] (I)      cell height: 4480, count: 44
[02/03 13:58:38    386s] (I)      Number of nets = 47 ( 0 ignored )
[02/03 13:58:38    386s] (I)      Read rows... (mem=2717.4M)
[02/03 13:58:38    386s] (I)      Done Read rows (cpu=0.000s, mem=2717.4M)
[02/03 13:58:38    386s] (I)      Identified Clock instances: Flop 8, Clock buffer/inverter 0, Gate 0, Logic 0
[02/03 13:58:38    386s] (I)      Read module constraints... (mem=2717.4M)
[02/03 13:58:38    386s] (I)      Done Read module constraints (cpu=0.000s, mem=2717.4M)
[02/03 13:58:38    386s] (I)      == Non-default Options ==
[02/03 13:58:38    386s] (I)      Maximum routing layer                              : 3
[02/03 13:58:38    386s] (I)      Buffering-aware routing                            : true
[02/03 13:58:38    386s] (I)      Spread congestion away from blockages              : true
[02/03 13:58:38    386s] (I)      Number of threads                                  : 4
[02/03 13:58:38    386s] (I)      Overflow penalty cost                              : 10
[02/03 13:58:38    386s] (I)      Source-to-sink ratio                               : 0.300000
[02/03 13:58:38    386s] (I)      Method to set GCell size                           : row
[02/03 13:58:38    386s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:58:38    386s] (I)      Use row-based GCell size
[02/03 13:58:38    386s] (I)      Use row-based GCell align
[02/03 13:58:38    386s] (I)      layer 0 area = 202000
[02/03 13:58:38    386s] (I)      layer 1 area = 202000
[02/03 13:58:38    386s] (I)      layer 2 area = 202000
[02/03 13:58:38    386s] (I)      GCell unit size   : 4480
[02/03 13:58:38    386s] (I)      GCell multiplier  : 1
[02/03 13:58:38    386s] (I)      GCell row height  : 4480
[02/03 13:58:38    386s] (I)      Actual row height : 4480
[02/03 13:58:38    386s] (I)      GCell align ref   : 10080 10080
[02/03 13:58:38    386s] [NR-eGR] Track table information for default rule: 
[02/03 13:58:38    386s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:58:38    386s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:58:38    386s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:58:38    386s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:58:38    386s] [NR-eGR] METTP has single uniform track structure
[02/03 13:58:38    386s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:58:38    386s] (I)      ================= Default via ==================
[02/03 13:58:38    386s] (I)      +---+--------------------+---------------------+
[02/03 13:58:38    386s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:58:38    386s] (I)      +---+--------------------+---------------------+
[02/03 13:58:38    386s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:58:38    386s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:58:38    386s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:58:38    386s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:58:38    386s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:58:38    386s] (I)      +---+--------------------+---------------------+
[02/03 13:58:38    386s] [NR-eGR] Read 51 PG shapes
[02/03 13:58:38    386s] [NR-eGR] Read 0 clock shapes
[02/03 13:58:38    386s] [NR-eGR] Read 0 other shapes
[02/03 13:58:38    386s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:58:38    386s] [NR-eGR] #Instance Blockages : 0
[02/03 13:58:38    386s] [NR-eGR] #PG Blockages       : 51
[02/03 13:58:38    386s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:58:38    386s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:58:38    386s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:58:38    386s] [NR-eGR] #Other Blockages    : 0
[02/03 13:58:38    386s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:58:38    386s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:58:38    386s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 13:58:38    386s] (I)      early_global_route_priority property id does not exist.
[02/03 13:58:38    386s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:58:38    386s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:58:38    386s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:58:38    386s] (I)      Number of ignored nets                =      0
[02/03 13:58:38    386s] (I)      Number of connected nets              =      0
[02/03 13:58:38    386s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:58:38    386s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:58:38    386s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:58:38    386s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:58:38    386s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:58:38    386s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:58:38    386s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:58:38    386s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:58:38    386s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:58:38    386s] (I)      Constructing bin map
[02/03 13:58:38    386s] (I)      Initialize bin information with width=8960 height=8960
[02/03 13:58:38    386s] (I)      Done constructing bin map
[02/03 13:58:38    386s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:58:38    386s] (I)      Ndr track 0 does not exist
[02/03 13:58:38    386s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:58:38    386s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:58:38    386s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:58:38    386s] (I)      Site width          :   560  (dbu)
[02/03 13:58:38    386s] (I)      Row height          :  4480  (dbu)
[02/03 13:58:38    386s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:58:38    386s] (I)      GCell width         :  4480  (dbu)
[02/03 13:58:38    386s] (I)      GCell height        :  4480  (dbu)
[02/03 13:58:38    386s] (I)      Grid                :    17    15     3
[02/03 13:58:38    386s] (I)      Layer numbers       :     1     2     3
[02/03 13:58:38    386s] (I)      Vertical capacity   :     0  4480     0
[02/03 13:58:38    386s] (I)      Horizontal capacity :     0     0  4480
[02/03 13:58:38    386s] (I)      Default wire width  :   230   280   280
[02/03 13:58:38    386s] (I)      Default wire space  :   230   280   280
[02/03 13:58:38    386s] (I)      Default wire pitch  :   460   560   560
[02/03 13:58:38    386s] (I)      Default pitch size  :   460   560   560
[02/03 13:58:38    386s] (I)      First track coord   :   280   280   280
[02/03 13:58:38    386s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[02/03 13:58:38    386s] (I)      Total num of tracks :   116   131   116
[02/03 13:58:38    386s] (I)      Num of masks        :     1     1     1
[02/03 13:58:38    386s] (I)      Num of trim masks   :     0     0     0
[02/03 13:58:38    386s] (I)      --------------------------------------------------------
[02/03 13:58:38    386s] 
[02/03 13:58:38    386s] [NR-eGR] ============ Routing rule table ============
[02/03 13:58:38    386s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 13:58:38    386s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:58:38    386s] (I)                    Layer    2    3 
[02/03 13:58:38    386s] (I)                    Pitch  560  560 
[02/03 13:58:38    386s] (I)             #Used tracks    1    1 
[02/03 13:58:38    386s] (I)       #Fully used tracks    1    1 
[02/03 13:58:38    386s] [NR-eGR] ========================================
[02/03 13:58:38    386s] [NR-eGR] 
[02/03 13:58:38    386s] (I)      =============== Blocked Tracks ===============
[02/03 13:58:38    386s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:38    386s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:58:38    386s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:38    386s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:58:38    386s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:58:38    386s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:58:38    386s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:38    386s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2717.44 MB )
[02/03 13:58:38    386s] (I)      Reset routing kernel
[02/03 13:58:38    386s] (I)      Started Global Routing ( Curr Mem: 2717.44 MB )
[02/03 13:58:38    386s] (I)      totalPins=156  totalGlobalPin=153 (98.08%)
[02/03 13:58:38    386s] (I)      total 2D Cap : 3411 = (1972 H, 1439 V)
[02/03 13:58:38    386s] (I)      #blocked areas for congestion spreading : 0
[02/03 13:58:38    386s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[02/03 13:58:38    386s] (I)      
[02/03 13:58:38    386s] (I)      ============  Phase 1a Route ============
[02/03 13:58:38    386s] (I)      Usage: 247 = (94 H, 153 V) = (4.77% H, 10.63% V) = (4.211e+02um H, 6.854e+02um V)
[02/03 13:58:38    386s] (I)      
[02/03 13:58:38    386s] (I)      ============  Phase 1b Route ============
[02/03 13:58:38    386s] (I)      Usage: 247 = (94 H, 153 V) = (4.77% H, 10.63% V) = (4.211e+02um H, 6.854e+02um V)
[02/03 13:58:38    386s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.106560e+03um
[02/03 13:58:38    386s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:58:38    386s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:58:38    386s] (I)      
[02/03 13:58:38    386s] (I)      ============  Phase 1c Route ============
[02/03 13:58:38    386s] (I)      Usage: 247 = (94 H, 153 V) = (4.77% H, 10.63% V) = (4.211e+02um H, 6.854e+02um V)
[02/03 13:58:38    386s] (I)      
[02/03 13:58:38    386s] (I)      ============  Phase 1d Route ============
[02/03 13:58:38    386s] (I)      Usage: 247 = (94 H, 153 V) = (4.77% H, 10.63% V) = (4.211e+02um H, 6.854e+02um V)
[02/03 13:58:38    386s] (I)      
[02/03 13:58:38    386s] (I)      ============  Phase 1e Route ============
[02/03 13:58:38    386s] (I)      Usage: 247 = (94 H, 153 V) = (4.77% H, 10.63% V) = (4.211e+02um H, 6.854e+02um V)
[02/03 13:58:38    386s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.106560e+03um
[02/03 13:58:38    386s] (I)      
[02/03 13:58:38    386s] (I)      ============  Phase 1l Route ============
[02/03 13:58:38    386s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:58:38    386s] (I)      Layer  2:       1320       208         1         112        1792    ( 5.88%) 
[02/03 13:58:38    386s] (I)      Layer  3:       1856        94         0           0        1920    ( 0.00%) 
[02/03 13:58:38    386s] (I)      Total:          3176       302         1         112        3712    ( 2.93%) 
[02/03 13:58:38    386s] (I)      
[02/03 13:58:38    386s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:58:38    386s] [NR-eGR]                        OverCon            
[02/03 13:58:38    386s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:58:38    386s] [NR-eGR]        Layer               (1)    OverCon
[02/03 13:58:38    386s] [NR-eGR] ----------------------------------------------
[02/03 13:58:38    386s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:38    386s] [NR-eGR]    MET2 ( 2)         1( 0.44%)   ( 0.44%) 
[02/03 13:58:38    386s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:38    386s] [NR-eGR] ----------------------------------------------
[02/03 13:58:38    386s] [NR-eGR]        Total         1( 0.22%)   ( 0.22%) 
[02/03 13:58:38    386s] [NR-eGR] 
[02/03 13:58:38    386s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2717.44 MB )
[02/03 13:58:38    386s] (I)      total 2D Cap : 3417 = (1972 H, 1445 V)
[02/03 13:58:38    386s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.41% V
[02/03 13:58:38    386s] (I)      ============= Track Assignment ============
[02/03 13:58:38    386s] (I)      Started Track Assignment (4T) ( Curr Mem: 2717.44 MB )
[02/03 13:58:38    386s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 13:58:38    386s] (I)      Run Multi-thread track assignment
[02/03 13:58:38    386s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2717.44 MB )
[02/03 13:58:38    386s] (I)      Started Export ( Curr Mem: 2717.44 MB )
[02/03 13:58:38    386s] [NR-eGR]                 Length (um)  Vias 
[02/03 13:58:38    386s] [NR-eGR] ----------------------------------
[02/03 13:58:38    386s] [NR-eGR]  MET1    (1H)             0   145 
[02/03 13:58:38    386s] [NR-eGR]  MET2    (2V)           758   236 
[02/03 13:58:38    386s] [NR-eGR]  MET3    (3H)           443     0 
[02/03 13:58:38    386s] [NR-eGR]  MET4    (4V)             0     0 
[02/03 13:58:38    386s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 13:58:38    386s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 13:58:38    386s] [NR-eGR] ----------------------------------
[02/03 13:58:38    386s] [NR-eGR]          Total         1201   381 
[02/03 13:58:38    386s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:58:38    386s] [NR-eGR] Total half perimeter of net bounding box: 978um
[02/03 13:58:38    386s] [NR-eGR] Total length: 1201um, number of vias: 381
[02/03 13:58:38    386s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:58:38    386s] [NR-eGR] Total eGR-routed clock nets wire length: 115um, number of vias: 25
[02/03 13:58:38    386s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:58:38    386s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2707.93 MB )
[02/03 13:58:38    386s] Saved RC grid cleaned up.
[02/03 13:58:38    386s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 2671.93 MB )
[02/03 13:58:38    386s] (I)      ======================================= Runtime Summary ========================================
[02/03 13:58:38    386s] (I)       Step                                             %       Start      Finish      Real       CPU 
[02/03 13:58:38    386s] (I)      ------------------------------------------------------------------------------------------------
[02/03 13:58:38    386s] (I)       Early Global Route kernel                  100.00%  798.24 sec  798.30 sec  0.05 sec  0.07 sec 
[02/03 13:58:38    386s] (I)       +-Import and model                           8.62%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Create place DB                          1.09%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Import place data                      0.91%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Read instances and placement         0.17%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Read nets                            0.10%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Create route DB                          5.04%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Import route data (4T)                 4.56%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Read blockages ( Layer 2-3 )         1.46%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Read routing blockages             0.01%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Read instance blockages            0.03%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Read PG blockages                  0.05%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Read clock blockages               0.03%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Read other blockages               0.03%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Read halo blockages                0.01%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Read boundary cut boxes            0.01%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Read blackboxes                      0.02%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Read prerouted                       0.05%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Read unlegalized nets                0.01%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Read nets                            0.05%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Set up via pillars                   0.01%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Initialize 3D grid graph             0.01%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Model blockage capacity              0.27%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Initialize 3D capacity             0.07%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Read aux data                            0.06%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Others data preparation                  0.05%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Create route kernel                      1.48%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       +-Global Routing                            20.96%  798.26 sec  798.27 sec  0.01 sec  0.03 sec 
[02/03 13:58:38    386s] (I)       | +-Initialization                           0.07%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Net group 1                             19.88%  798.26 sec  798.27 sec  0.01 sec  0.03 sec 
[02/03 13:58:38    386s] (I)       | | +-Generate topology (4T)                 1.77%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Phase 1a                               2.18%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Pattern routing (4T)                 1.67%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Add via demand to 2D                 0.03%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Phase 1b                               0.08%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Phase 1c                               0.03%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Phase 1d                               0.03%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Phase 1e                               0.58%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | +-Route legalization                   0.35%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Legalize Blockage Violations       0.01%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | | | +-Legalize Reach Aware Violations    0.01%  798.26 sec  798.26 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Phase 1l                              13.55%  798.26 sec  798.27 sec  0.01 sec  0.03 sec 
[02/03 13:58:38    386s] (I)       | | | +-Layer assignment (4T)               13.35%  798.26 sec  798.27 sec  0.01 sec  0.03 sec 
[02/03 13:58:38    386s] (I)       | +-Clean cong LA                            0.01%  798.27 sec  798.27 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       +-Export 3D cong map                         0.28%  798.27 sec  798.27 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Export 2D cong map                       0.07%  798.27 sec  798.27 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       +-Extract Global 3D Wires                    0.02%  798.27 sec  798.27 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       +-Track Assignment (4T)                      3.33%  798.27 sec  798.27 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Initialization                           0.06%  798.27 sec  798.27 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Track Assignment Kernel                  2.71%  798.27 sec  798.27 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Free Memory                              0.01%  798.27 sec  798.27 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       +-Export                                    33.01%  798.28 sec  798.29 sec  0.02 sec  0.01 sec 
[02/03 13:58:38    386s] (I)       | +-Export DB wires                          2.32%  798.28 sec  798.28 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Export all nets (4T)                   0.77%  798.28 sec  798.28 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | | +-Set wire vias (4T)                     1.15%  798.28 sec  798.28 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Report wirelength                        1.34%  798.28 sec  798.28 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Update net boxes                         0.10%  798.28 sec  798.28 sec  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)       | +-Update timing                           28.39%  798.28 sec  798.29 sec  0.02 sec  0.01 sec 
[02/03 13:58:38    386s] (I)       +-Postprocess design                         6.26%  798.29 sec  798.30 sec  0.00 sec  0.01 sec 
[02/03 13:58:38    386s] (I)      ====================== Summary by functions ======================
[02/03 13:58:38    386s] (I)       Lv  Step                                   %      Real       CPU 
[02/03 13:58:38    386s] (I)      ------------------------------------------------------------------
[02/03 13:58:38    386s] (I)        0  Early Global Route kernel        100.00%  0.05 sec  0.07 sec 
[02/03 13:58:38    386s] (I)        1  Export                            33.01%  0.02 sec  0.01 sec 
[02/03 13:58:38    386s] (I)        1  Global Routing                    20.96%  0.01 sec  0.03 sec 
[02/03 13:58:38    386s] (I)        1  Import and model                   8.62%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        1  Postprocess design                 6.26%  0.00 sec  0.01 sec 
[02/03 13:58:38    386s] (I)        1  Track Assignment (4T)              3.33%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        1  Export 3D cong map                 0.28%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        1  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Update timing                     28.39%  0.02 sec  0.01 sec 
[02/03 13:58:38    386s] (I)        2  Net group 1                       19.88%  0.01 sec  0.03 sec 
[02/03 13:58:38    386s] (I)        2  Create route DB                    5.04%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Track Assignment Kernel            2.71%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Export DB wires                    2.32%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Create route kernel                1.48%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Report wirelength                  1.34%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Create place DB                    1.09%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Initialization                     0.13%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Update net boxes                   0.10%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Read aux data                      0.06%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Others data preparation            0.05%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Phase 1l                          13.55%  0.01 sec  0.03 sec 
[02/03 13:58:38    386s] (I)        3  Import route data (4T)             4.56%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Phase 1a                           2.18%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Generate topology (4T)             1.77%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Set wire vias (4T)                 1.15%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Import place data                  0.91%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Export all nets (4T)               0.77%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Phase 1e                           0.58%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Phase 1b                           0.08%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        3  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Layer assignment (4T)             13.35%  0.01 sec  0.03 sec 
[02/03 13:58:38    386s] (I)        4  Pattern routing (4T)               1.67%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Read blockages ( Layer 2-3 )       1.46%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Route legalization                 0.35%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Model blockage capacity            0.27%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Read instances and placement       0.17%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Read nets                          0.16%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Read prerouted                     0.05%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Add via demand to 2D               0.03%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Initialize 3D grid graph           0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Read unlegalized nets              0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Initialize 3D capacity             0.07%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Read PG blockages                  0.05%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Read instance blockages            0.03%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Read other blockages               0.03%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Legalize Blockage Violations       0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Legalize Reach Aware Violations    0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[02/03 13:58:38    386s] {MMLU 0 0 47}
[02/03 13:58:38    386s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=2671.9M
[02/03 13:58:38    386s] 
[02/03 13:58:38    386s] Trim Metal Layers:
[02/03 13:58:38    386s] LayerId::1 widthSet size::4
[02/03 13:58:38    386s] LayerId::2 widthSet size::4
[02/03 13:58:38    386s] LayerId::3 widthSet size::4
[02/03 13:58:38    386s] LayerId::4 widthSet size::4
[02/03 13:58:38    386s] LayerId::5 widthSet size::4
[02/03 13:58:38    386s] LayerId::6 widthSet size::2
[02/03 13:58:38    386s] Updating RC grid for preRoute extraction ...
[02/03 13:58:38    386s] eee: pegSigSF::1.070000
[02/03 13:58:38    386s] Initializing multi-corner capacitance tables ... 
[02/03 13:58:38    386s] Initializing multi-corner resistance tables ...
[02/03 13:58:38    386s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:58:38    386s] eee: l::2 avDens::0.077615 usedTrk::24.836718 availTrk::320.000000 sigTrk::24.836718
[02/03 13:58:38    386s] eee: l::3 avDens::0.030918 usedTrk::9.893750 availTrk::320.000000 sigTrk::9.893750
[02/03 13:58:38    386s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:38    386s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:38    386s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:38    386s] {RT max_rc 0 3 3 0}
[02/03 13:58:38    386s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:58:38    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=2671.9M
[02/03 13:58:38    386s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 13:58:38    386s] PreRoute RC Extraction called for design counter.
[02/03 13:58:38    386s] RC Extraction called in multi-corner(2) mode.
[02/03 13:58:38    386s] RCMode: PreRoute
[02/03 13:58:38    386s]       RC Corner Indexes            0       1   
[02/03 13:58:38    386s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 13:58:38    386s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:38    386s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:38    386s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:38    386s] Shrink Factor                : 1.00000
[02/03 13:58:38    386s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 13:58:38    386s] Using capacitance table file ...
[02/03 13:58:38    386s] 
[02/03 13:58:38    386s] Trim Metal Layers:
[02/03 13:58:38    386s] LayerId::1 widthSet size::4
[02/03 13:58:38    386s] LayerId::2 widthSet size::4
[02/03 13:58:38    386s] LayerId::3 widthSet size::4
[02/03 13:58:38    386s] LayerId::4 widthSet size::4
[02/03 13:58:38    386s] LayerId::5 widthSet size::4
[02/03 13:58:38    386s] LayerId::6 widthSet size::2
[02/03 13:58:38    386s] Updating RC grid for preRoute extraction ...
[02/03 13:58:38    386s] eee: pegSigSF::1.070000
[02/03 13:58:38    386s] Initializing multi-corner capacitance tables ... 
[02/03 13:58:38    386s] Initializing multi-corner resistance tables ...
[02/03 13:58:38    386s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:58:38    386s] eee: l::2 avDens::0.077615 usedTrk::24.836718 availTrk::320.000000 sigTrk::24.836718
[02/03 13:58:38    386s] eee: l::3 avDens::0.030918 usedTrk::9.893750 availTrk::320.000000 sigTrk::9.893750
[02/03 13:58:38    386s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:38    386s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:38    386s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:38    386s] {RT max_rc 0 3 3 0}
[02/03 13:58:38    386s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:58:38    386s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2671.926M)
[02/03 13:58:38    386s] All LLGs are deleted
[02/03 13:58:38    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2671.9M, EPOCH TIME: 1706986718.951374
[02/03 13:58:38    386s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2671.9M, EPOCH TIME: 1706986718.951452
[02/03 13:58:38    386s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2671.9M, EPOCH TIME: 1706986718.951511
[02/03 13:58:38    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2671.9M, EPOCH TIME: 1706986718.951665
[02/03 13:58:38    386s] Max number of tech site patterns supported in site array is 256.
[02/03 13:58:38    386s] Core basic site is core_ji3v
[02/03 13:58:38    386s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2671.9M, EPOCH TIME: 1706986718.958670
[02/03 13:58:38    386s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:58:38    386s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:58:38    386s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:2671.9M, EPOCH TIME: 1706986718.959559
[02/03 13:58:38    386s] Fast DP-INIT is on for default
[02/03 13:58:38    386s] Atter site array init, number of instance map data is 0.
[02/03 13:58:38    386s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.008, MEM:2671.9M, EPOCH TIME: 1706986718.959901
[02/03 13:58:38    386s] 
[02/03 13:58:38    386s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:38    386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.009, MEM:2671.9M, EPOCH TIME: 1706986718.960082
[02/03 13:58:38    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:38    386s] Starting delay calculation for Setup views
[02/03 13:58:38    386s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:58:38    386s] #################################################################################
[02/03 13:58:38    386s] # Design Stage: PreRoute
[02/03 13:58:38    386s] # Design Name: counter
[02/03 13:58:38    386s] # Design Mode: 180nm
[02/03 13:58:38    386s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:58:38    386s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:58:38    386s] # Signoff Settings: SI Off 
[02/03 13:58:38    386s] #################################################################################
[02/03 13:58:39    386s] Topological Sorting (REAL = 0:00:00.0, MEM = 2699.1M, InitMEM = 2699.1M)
[02/03 13:58:39    386s] Calculate delays in BcWc mode...
[02/03 13:58:39    386s] Start delay calculation (fullDC) (4 T). (MEM=2699.05)
[02/03 13:58:39    386s] End AAE Lib Interpolated Model. (MEM=2710.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:58:39    386s] Total number of fetched objects 47
[02/03 13:58:39    386s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:58:39    386s] End delay calculation. (MEM=2850.26 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:58:39    386s] End delay calculation (fullDC). (MEM=2850.26 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:58:39    386s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2850.3M) ***
[02/03 13:58:39    386s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:26 mem=2881.3M)
[02/03 13:58:39    386s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.182  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2882.3M, EPOCH TIME: 1706986719.120535
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:39    386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2882.3M, EPOCH TIME: 1706986719.128220
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] Density: 40.316%
------------------------------------------------------------------

[02/03 13:58:39    386s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1816.9M, totSessionCpu=0:06:26 **
[02/03 13:58:39    386s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:26.3/0:51:27.0 (0.1), mem = 2722.3M
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] =============================================================================================
[02/03 13:58:39    386s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.18-s099_1
[02/03 13:58:39    386s] =============================================================================================
[02/03 13:58:39    386s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:39    386s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    386s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    386s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.1
[02/03 13:58:39    386s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    386s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    386s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  75.5 % )     0:00:01.1 /  0:00:01.1    1.0
[02/03 13:58:39    386s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    386s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    386s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 13:58:39    386s] [ ExtractRC              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 13:58:39    386s] [ TimingUpdate           ]      1   0:00:00.1  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.1
[02/03 13:58:39    386s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:58:39    386s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    386s] [ MISC                   ]          0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.8
[02/03 13:58:39    386s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    386s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 13:58:39    386s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/03 13:58:39    386s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:58:39    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=2722.3M
[02/03 13:58:39    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:2722.3M, EPOCH TIME: 1706986719.130409
[02/03 13:58:39    386s] Processing tracks to init pin-track alignment.
[02/03 13:58:39    386s] z: 2, totalTracks: 1
[02/03 13:58:39    386s] z: 4, totalTracks: 1
[02/03 13:58:39    386s] z: 6, totalTracks: 1
[02/03 13:58:39    386s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:39    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2722.3M, EPOCH TIME: 1706986719.131146
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:39    386s] OPERPROF:     Starting CMU at level 3, MEM:2722.3M, EPOCH TIME: 1706986719.138565
[02/03 13:58:39    386s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2722.3M, EPOCH TIME: 1706986719.138691
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:39    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2722.3M, EPOCH TIME: 1706986719.138752
[02/03 13:58:39    386s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2722.3M, EPOCH TIME: 1706986719.138793
[02/03 13:58:39    386s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2722.3M, EPOCH TIME: 1706986719.139589
[02/03 13:58:39    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2722.3MB).
[02/03 13:58:39    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:2722.3M, EPOCH TIME: 1706986719.139689
[02/03 13:58:39    386s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:58:39    386s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:26 mem=2722.3M
[02/03 13:58:39    386s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2722.3M, EPOCH TIME: 1706986719.139952
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:2722.3M, EPOCH TIME: 1706986719.140443
[02/03 13:58:39    386s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:58:39    386s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:58:39    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=2722.3M
[02/03 13:58:39    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:2722.3M, EPOCH TIME: 1706986719.140705
[02/03 13:58:39    386s] Processing tracks to init pin-track alignment.
[02/03 13:58:39    386s] z: 2, totalTracks: 1
[02/03 13:58:39    386s] z: 4, totalTracks: 1
[02/03 13:58:39    386s] z: 6, totalTracks: 1
[02/03 13:58:39    386s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:39    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2722.3M, EPOCH TIME: 1706986719.141363
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:39    386s] OPERPROF:     Starting CMU at level 3, MEM:2722.3M, EPOCH TIME: 1706986719.148667
[02/03 13:58:39    386s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2722.3M, EPOCH TIME: 1706986719.148808
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:39    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2722.3M, EPOCH TIME: 1706986719.148883
[02/03 13:58:39    386s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2722.3M, EPOCH TIME: 1706986719.148924
[02/03 13:58:39    386s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2722.3M, EPOCH TIME: 1706986719.149678
[02/03 13:58:39    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2722.3MB).
[02/03 13:58:39    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:2722.3M, EPOCH TIME: 1706986719.149775
[02/03 13:58:39    386s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:58:39    386s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:26 mem=2722.3M
[02/03 13:58:39    386s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2722.3M, EPOCH TIME: 1706986719.149942
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:2722.3M, EPOCH TIME: 1706986719.150408
[02/03 13:58:39    386s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:58:39    386s] *** Starting optimizing excluded clock nets MEM= 2722.3M) ***
[02/03 13:58:39    386s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2722.3M) ***
[02/03 13:58:39    386s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[02/03 13:58:39    386s] Begin: GigaOpt Route Type Constraints Refinement
[02/03 13:58:39    386s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:26.3/0:51:27.1 (0.1), mem = 2722.3M
[02/03 13:58:39    386s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.7
[02/03 13:58:39    386s] ### Creating RouteCongInterface, started
[02/03 13:58:39    386s] #optDebug: Start CG creation (mem=2722.3M)
[02/03 13:58:39    386s]  ...initializing CG  maxDriveDist 681.916000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 68.191000 
[02/03 13:58:39    386s] (cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s]  ...processing cgPrt (cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s]  ...processing cgEgp (cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s]  ...processing cgPbk (cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s]  ...processing cgNrb(cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s]  ...processing cgObs (cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s]  ...processing cgCon (cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s]  ...processing cgPdm (cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2781.6M)
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] #optDebug: {0, 1.000}
[02/03 13:58:39    386s] ### Creating RouteCongInterface, finished
[02/03 13:58:39    386s] Updated routing constraints on 0 nets.
[02/03 13:58:39    386s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.7
[02/03 13:58:39    386s] Bottom Preferred Layer:
[02/03 13:58:39    386s]     None
[02/03 13:58:39    386s] Via Pillar Rule:
[02/03 13:58:39    386s]     None
[02/03 13:58:39    386s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:06:26.4/0:51:27.1 (0.1), mem = 2781.6M
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] =============================================================================================
[02/03 13:58:39    386s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.18-s099_1
[02/03 13:58:39    386s] =============================================================================================
[02/03 13:58:39    386s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:39    386s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    386s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  92.2 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 13:58:39    386s] [ MISC                   ]          0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    386s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    386s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 13:58:39    386s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] End: GigaOpt Route Type Constraints Refinement
[02/03 13:58:39    386s] The useful skew maximum allowed delay set by user is: 1
[02/03 13:58:39    386s] Deleting Lib Analyzer.
[02/03 13:58:39    386s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:26.4/0:51:27.1 (0.1), mem = 2781.6M
[02/03 13:58:39    386s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:58:39    386s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=2781.6M
[02/03 13:58:39    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=2781.6M
[02/03 13:58:39    386s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/03 13:58:39    386s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.8
[02/03 13:58:39    386s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:58:39    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=2781.6M
[02/03 13:58:39    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:2781.6M, EPOCH TIME: 1706986719.218294
[02/03 13:58:39    386s] Processing tracks to init pin-track alignment.
[02/03 13:58:39    386s] z: 2, totalTracks: 1
[02/03 13:58:39    386s] z: 4, totalTracks: 1
[02/03 13:58:39    386s] z: 6, totalTracks: 1
[02/03 13:58:39    386s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:39    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2781.6M, EPOCH TIME: 1706986719.219235
[02/03 13:58:39    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:39    386s] OPERPROF:     Starting CMU at level 3, MEM:2781.6M, EPOCH TIME: 1706986719.226906
[02/03 13:58:39    386s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2781.6M, EPOCH TIME: 1706986719.227035
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:39    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2781.6M, EPOCH TIME: 1706986719.227098
[02/03 13:58:39    386s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2781.6M, EPOCH TIME: 1706986719.227137
[02/03 13:58:39    386s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2781.6M, EPOCH TIME: 1706986719.228083
[02/03 13:58:39    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2781.6MB).
[02/03 13:58:39    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2781.6M, EPOCH TIME: 1706986719.228182
[02/03 13:58:39    386s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:58:39    386s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:26 mem=2781.6M
[02/03 13:58:39    386s] ### Creating RouteCongInterface, started
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] Creating Lib Analyzer ...
[02/03 13:58:39    386s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:58:39    386s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:58:39    386s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:58:39    386s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:58:39    386s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] {RT max_rc 0 3 3 0}
[02/03 13:58:39    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:27 mem=2781.6M
[02/03 13:58:39    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:27 mem=2781.6M
[02/03 13:58:39    386s] Creating Lib Analyzer, finished. 
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:58:39    386s] 
[02/03 13:58:39    386s] #optDebug: {0, 1.000}
[02/03 13:58:39    386s] ### Creating RouteCongInterface, finished
[02/03 13:58:39    387s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2953.7M, EPOCH TIME: 1706986719.845408
[02/03 13:58:39    387s] Found 0 hard placement blockage before merging.
[02/03 13:58:39    387s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2953.7M, EPOCH TIME: 1706986719.845483
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s] Netlist preparation processing... 
[02/03 13:58:39    387s] Removed 0 instance
[02/03 13:58:39    387s] *info: Marking 0 isolation instances dont touch
[02/03 13:58:39    387s] *info: Marking 0 level shifter instances dont touch
[02/03 13:58:39    387s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:58:39    387s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2934.3M, EPOCH TIME: 1706986719.849537
[02/03 13:58:39    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:58:39    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    387s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2751.3M, EPOCH TIME: 1706986719.850324
[02/03 13:58:39    387s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:58:39    387s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.8
[02/03 13:58:39    387s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.7/0:00:00.6 (1.0), totSession cpu/real = 0:06:27.1/0:51:27.8 (0.1), mem = 2751.3M
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s] =============================================================================================
[02/03 13:58:39    387s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.18-s099_1
[02/03 13:58:39    387s] =============================================================================================
[02/03 13:58:39    387s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:39    387s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    387s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  83.3 % )     0:00:00.5 /  0:00:00.6    1.0
[02/03 13:58:39    387s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    387s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 13:58:39    387s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    387s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.6    1.0
[02/03 13:58:39    387s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    387s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    387s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:39    387s] [ MISC                   ]          0:00:00.1  (  14.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 13:58:39    387s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    387s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.0
[02/03 13:58:39    387s] ---------------------------------------------------------------------------------------------
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s] Active setup views:
[02/03 13:58:39    387s]  slow_functional_mode
[02/03 13:58:39    387s]   Dominating endpoints: 0
[02/03 13:58:39    387s]   Dominating TNS: -0.000
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s] Deleting Lib Analyzer.
[02/03 13:58:39    387s] Begin: GigaOpt Global Optimization
[02/03 13:58:39    387s] *info: use new DP (enabled)
[02/03 13:58:39    387s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/03 13:58:39    387s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:58:39    387s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:27.1/0:51:27.8 (0.1), mem = 2846.7M
[02/03 13:58:39    387s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.9
[02/03 13:58:39    387s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:58:39    387s] ### Creating PhyDesignMc. totSessionCpu=0:06:27 mem=2846.7M
[02/03 13:58:39    387s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 13:58:39    387s] OPERPROF: Starting DPlace-Init at level 1, MEM:2846.7M, EPOCH TIME: 1706986719.862646
[02/03 13:58:39    387s] Processing tracks to init pin-track alignment.
[02/03 13:58:39    387s] z: 2, totalTracks: 1
[02/03 13:58:39    387s] z: 4, totalTracks: 1
[02/03 13:58:39    387s] z: 6, totalTracks: 1
[02/03 13:58:39    387s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:39    387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2846.7M, EPOCH TIME: 1706986719.863715
[02/03 13:58:39    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:39    387s] OPERPROF:     Starting CMU at level 3, MEM:2846.7M, EPOCH TIME: 1706986719.871613
[02/03 13:58:39    387s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2846.7M, EPOCH TIME: 1706986719.871765
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:39    387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2846.7M, EPOCH TIME: 1706986719.871828
[02/03 13:58:39    387s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2846.7M, EPOCH TIME: 1706986719.871868
[02/03 13:58:39    387s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2846.7M, EPOCH TIME: 1706986719.872869
[02/03 13:58:39    387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2846.7MB).
[02/03 13:58:39    387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2846.7M, EPOCH TIME: 1706986719.872982
[02/03 13:58:39    387s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:58:39    387s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:27 mem=2846.7M
[02/03 13:58:39    387s] ### Creating RouteCongInterface, started
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s] Creating Lib Analyzer ...
[02/03 13:58:39    387s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:58:39    387s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:58:39    387s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:58:39    387s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:58:39    387s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:58:39    387s] 
[02/03 13:58:39    387s] {RT max_rc 0 3 3 0}
[02/03 13:58:40    387s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:28 mem=2846.7M
[02/03 13:58:40    387s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:28 mem=2846.7M
[02/03 13:58:40    387s] Creating Lib Analyzer, finished. 
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] #optDebug: {0, 1.000}
[02/03 13:58:40    387s] ### Creating RouteCongInterface, finished
[02/03 13:58:40    387s] *info: 1 clock net excluded
[02/03 13:58:40    387s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2980.5M, EPOCH TIME: 1706986720.520013
[02/03 13:58:40    387s] Found 0 hard placement blockage before merging.
[02/03 13:58:40    387s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2980.5M, EPOCH TIME: 1706986720.520099
[02/03 13:58:40    387s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[02/03 13:58:40    387s] Info: End MT loop @oiCellDelayCachingJob.
[02/03 13:58:40    387s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/03 13:58:40    387s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 13:58:40    387s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
[02/03 13:58:40    387s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 13:58:40    387s] |   0.000|   0.000|   40.32%|   0:00:00.0| 2996.5M|slow_functional_mode|       NA| NA           |
[02/03 13:58:40    387s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2996.5M) ***
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2996.5M) ***
[02/03 13:58:40    387s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:58:40    387s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/03 13:58:40    387s] Total-nets :: 47, Stn-nets :: 0, ratio :: 0 %, Total-len 1201.14, Stn-len 0
[02/03 13:58:40    387s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2884.8M, EPOCH TIME: 1706986720.536317
[02/03 13:58:40    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:58:40    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:40    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:40    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:40    387s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2769.8M, EPOCH TIME: 1706986720.537874
[02/03 13:58:40    387s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:58:40    387s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.9
[02/03 13:58:40    387s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:06:27.8/0:51:28.4 (0.1), mem = 2769.8M
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] =============================================================================================
[02/03 13:58:40    387s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.18-s099_1
[02/03 13:58:40    387s] =============================================================================================
[02/03 13:58:40    387s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:40    387s] ---------------------------------------------------------------------------------------------
[02/03 13:58:40    387s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:40    387s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  80.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 13:58:40    387s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:40    387s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 13:58:40    387s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:40    387s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 13:58:40    387s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:40    387s] [ TransformInit          ]      1   0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:58:40    387s] [ MISC                   ]          0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.6
[02/03 13:58:40    387s] ---------------------------------------------------------------------------------------------
[02/03 13:58:40    387s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 13:58:40    387s] ---------------------------------------------------------------------------------------------
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] End: GigaOpt Global Optimization
[02/03 13:58:40    387s] *** Timing Is met
[02/03 13:58:40    387s] *** Check timing (0:00:00.0)
[02/03 13:58:40    387s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 13:58:40    387s] Deleting Lib Analyzer.
[02/03 13:58:40    387s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/03 13:58:40    387s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:58:40    387s] ### Creating LA Mngr. totSessionCpu=0:06:28 mem=2769.8M
[02/03 13:58:40    387s] ### Creating LA Mngr, finished. totSessionCpu=0:06:28 mem=2769.8M
[02/03 13:58:40    387s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/03 13:58:40    387s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:58:40    387s] ### Creating PhyDesignMc. totSessionCpu=0:06:28 mem=2944.9M
[02/03 13:58:40    387s] OPERPROF: Starting DPlace-Init at level 1, MEM:2944.9M, EPOCH TIME: 1706986720.548694
[02/03 13:58:40    387s] Processing tracks to init pin-track alignment.
[02/03 13:58:40    387s] z: 2, totalTracks: 1
[02/03 13:58:40    387s] z: 4, totalTracks: 1
[02/03 13:58:40    387s] z: 6, totalTracks: 1
[02/03 13:58:40    387s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:40    387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2944.9M, EPOCH TIME: 1706986720.549623
[02/03 13:58:40    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:40    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:40    387s] OPERPROF:     Starting CMU at level 3, MEM:2944.9M, EPOCH TIME: 1706986720.557708
[02/03 13:58:40    387s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2944.9M, EPOCH TIME: 1706986720.557847
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:40    387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2944.9M, EPOCH TIME: 1706986720.557911
[02/03 13:58:40    387s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2944.9M, EPOCH TIME: 1706986720.557950
[02/03 13:58:40    387s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2976.9M, EPOCH TIME: 1706986720.559335
[02/03 13:58:40    387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2976.9MB).
[02/03 13:58:40    387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2976.9M, EPOCH TIME: 1706986720.559447
[02/03 13:58:40    387s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:58:40    387s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:28 mem=2976.9M
[02/03 13:58:40    387s] Begin: Area Reclaim Optimization
[02/03 13:58:40    387s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:27.8/0:51:28.5 (0.1), mem = 2976.9M
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] Creating Lib Analyzer ...
[02/03 13:58:40    387s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 13:58:40    387s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 13:58:40    387s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 13:58:40    387s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 13:58:40    387s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 13:58:40    387s] 
[02/03 13:58:40    387s] {RT max_rc 0 3 3 0}
[02/03 13:58:41    388s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:28 mem=2978.9M
[02/03 13:58:41    388s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:28 mem=2978.9M
[02/03 13:58:41    388s] Creating Lib Analyzer, finished. 
[02/03 13:58:41    388s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.10
[02/03 13:58:41    388s] ### Creating RouteCongInterface, started
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] #optDebug: {0, 1.000}
[02/03 13:58:41    388s] ### Creating RouteCongInterface, finished
[02/03 13:58:41    388s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2978.9M, EPOCH TIME: 1706986721.125783
[02/03 13:58:41    388s] Found 0 hard placement blockage before merging.
[02/03 13:58:41    388s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2978.9M, EPOCH TIME: 1706986721.125856
[02/03 13:58:41    388s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 13:58:41    388s] +---------+---------+--------+--------+------------+--------+
[02/03 13:58:41    388s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/03 13:58:41    388s] +---------+---------+--------+--------+------------+--------+
[02/03 13:58:41    388s] |   40.32%|        -|   0.000|   0.000|   0:00:00.0| 2978.9M|
[02/03 13:58:41    388s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
[02/03 13:58:41    388s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[02/03 13:58:41    388s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
[02/03 13:58:41    388s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
[02/03 13:58:41    388s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
[02/03 13:58:41    388s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[02/03 13:58:41    388s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
[02/03 13:58:41    388s] +---------+---------+--------+--------+------------+--------+
[02/03 13:58:41    388s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/03 13:58:41    388s] --------------------------------------------------------------
[02/03 13:58:41    388s] |                                   | Total     | Sequential |
[02/03 13:58:41    388s] --------------------------------------------------------------
[02/03 13:58:41    388s] | Num insts resized                 |       0  |       0    |
[02/03 13:58:41    388s] | Num insts undone                  |       0  |       0    |
[02/03 13:58:41    388s] | Num insts Downsized               |       0  |       0    |
[02/03 13:58:41    388s] | Num insts Samesized               |       0  |       0    |
[02/03 13:58:41    388s] | Num insts Upsized                 |       0  |       0    |
[02/03 13:58:41    388s] | Num multiple commits+uncommits    |       0  |       -    |
[02/03 13:58:41    388s] --------------------------------------------------------------
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/03 13:58:41    388s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[02/03 13:58:41    388s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:58:41    388s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.10
[02/03 13:58:41    388s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:28.4/0:51:29.1 (0.1), mem = 2982.9M
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] =============================================================================================
[02/03 13:58:41    388s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.18-s099_1
[02/03 13:58:41    388s] =============================================================================================
[02/03 13:58:41    388s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:41    388s] ---------------------------------------------------------------------------------------------
[02/03 13:58:41    388s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  82.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 13:58:41    388s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 13:58:41    388s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 13:58:41    388s] [ OptGetWeight           ]     45   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ OptEval                ]     45   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ OptCommit              ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:41    388s] [ MISC                   ]          0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:58:41    388s] ---------------------------------------------------------------------------------------------
[02/03 13:58:41    388s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 13:58:41    388s] ---------------------------------------------------------------------------------------------
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] Executing incremental physical updates
[02/03 13:58:41    388s] Executing incremental physical updates
[02/03 13:58:41    388s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2871.2M, EPOCH TIME: 1706986721.152498
[02/03 13:58:41    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:58:41    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2774.2M, EPOCH TIME: 1706986721.153332
[02/03 13:58:41    388s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:58:41    388s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2774.21M, totSessionCpu=0:06:28).
[02/03 13:58:41    388s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2774.2M, EPOCH TIME: 1706986721.157281
[02/03 13:58:41    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:41    388s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2774.2M, EPOCH TIME: 1706986721.165191
[02/03 13:58:41    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] **INFO: Flow update: Design is easy to close.
[02/03 13:58:41    388s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:28.4/0:51:29.1 (0.1), mem = 2774.2M
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] *** Start incrementalPlace ***
[02/03 13:58:41    388s] User Input Parameters:
[02/03 13:58:41    388s] - Congestion Driven    : On
[02/03 13:58:41    388s] - Timing Driven        : On
[02/03 13:58:41    388s] - Area-Violation Based : On
[02/03 13:58:41    388s] - Start Rollback Level : -5
[02/03 13:58:41    388s] - Legalized            : On
[02/03 13:58:41    388s] - Window Based         : Off
[02/03 13:58:41    388s] - eDen incr mode       : Off
[02/03 13:58:41    388s] - Small incr mode      : Off
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] no activity file in design. spp won't run.
[02/03 13:58:41    388s] Effort level <high> specified for reg2reg path_group
[02/03 13:58:41    388s] No Views given, use default active views for adaptive view pruning
[02/03 13:58:41    388s] SKP will enable view:
[02/03 13:58:41    388s]   slow_functional_mode
[02/03 13:58:41    388s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2777.2M, EPOCH TIME: 1706986721.218375
[02/03 13:58:41    388s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:2777.2M, EPOCH TIME: 1706986721.219919
[02/03 13:58:41    388s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2777.2M, EPOCH TIME: 1706986721.219987
[02/03 13:58:41    388s] Starting Early Global Route congestion estimation: mem = 2777.2M
[02/03 13:58:41    388s] (I)      ============================ Layers =============================
[02/03 13:58:41    388s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:41    388s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:58:41    388s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:41    388s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:58:41    388s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:58:41    388s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:58:41    388s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:58:41    388s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:58:41    388s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:58:41    388s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:58:41    388s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:58:41    388s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:58:41    388s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:58:41    388s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:58:41    388s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:58:41    388s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:41    388s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:58:41    388s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:58:41    388s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:58:41    388s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:58:41    388s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:58:41    388s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:58:41    388s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:58:41    388s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:58:41    388s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:58:41    388s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:58:41    388s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:58:41    388s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:58:41    388s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:58:41    388s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:58:41    388s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:58:41    388s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:58:41    388s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:58:41    388s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:58:41    388s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:58:41    388s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:58:41    388s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:58:41    388s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:58:41    388s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:58:41    388s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:58:41    388s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:58:41    388s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:58:41    388s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:58:41    388s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:58:41    388s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:58:41    388s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:58:41    388s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:58:41    388s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:58:41    388s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:58:41    388s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:58:41    388s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:58:41    388s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:58:41    388s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:58:41    388s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:58:41    388s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:58:41    388s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:58:41    388s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:58:41    388s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:58:41    388s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:58:41    388s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:58:41    388s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:58:41    388s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:58:41    388s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:58:41    388s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:58:41    388s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:58:41    388s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:58:41    388s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:58:41    388s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:58:41    388s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:58:41    388s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:58:41    388s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:58:41    388s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:58:41    388s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:41    388s] (I)      Started Import and model ( Curr Mem: 2777.22 MB )
[02/03 13:58:41    388s] (I)      Default pattern map key = counter_default.
[02/03 13:58:41    388s] (I)      == Non-default Options ==
[02/03 13:58:41    388s] (I)      Maximum routing layer                              : 3
[02/03 13:58:41    388s] (I)      Number of threads                                  : 4
[02/03 13:58:41    388s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 13:58:41    388s] (I)      Method to set GCell size                           : row
[02/03 13:58:41    388s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:58:41    388s] (I)      Use row-based GCell size
[02/03 13:58:41    388s] (I)      Use row-based GCell align
[02/03 13:58:41    388s] (I)      layer 0 area = 202000
[02/03 13:58:41    388s] (I)      layer 1 area = 202000
[02/03 13:58:41    388s] (I)      layer 2 area = 202000
[02/03 13:58:41    388s] (I)      GCell unit size   : 4480
[02/03 13:58:41    388s] (I)      GCell multiplier  : 1
[02/03 13:58:41    388s] (I)      GCell row height  : 4480
[02/03 13:58:41    388s] (I)      Actual row height : 4480
[02/03 13:58:41    388s] (I)      GCell align ref   : 10080 10080
[02/03 13:58:41    388s] [NR-eGR] Track table information for default rule: 
[02/03 13:58:41    388s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:58:41    388s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:58:41    388s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:58:41    388s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:58:41    388s] [NR-eGR] METTP has single uniform track structure
[02/03 13:58:41    388s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:58:41    388s] (I)      ================= Default via ==================
[02/03 13:58:41    388s] (I)      +---+--------------------+---------------------+
[02/03 13:58:41    388s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:58:41    388s] (I)      +---+--------------------+---------------------+
[02/03 13:58:41    388s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:58:41    388s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:58:41    388s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:58:41    388s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:58:41    388s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:58:41    388s] (I)      +---+--------------------+---------------------+
[02/03 13:58:41    388s] [NR-eGR] Read 51 PG shapes
[02/03 13:58:41    388s] [NR-eGR] Read 0 clock shapes
[02/03 13:58:41    388s] [NR-eGR] Read 0 other shapes
[02/03 13:58:41    388s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:58:41    388s] [NR-eGR] #Instance Blockages : 0
[02/03 13:58:41    388s] [NR-eGR] #PG Blockages       : 51
[02/03 13:58:41    388s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:58:41    388s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:58:41    388s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:58:41    388s] [NR-eGR] #Other Blockages    : 0
[02/03 13:58:41    388s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:58:41    388s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:58:41    388s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 13:58:41    388s] (I)      early_global_route_priority property id does not exist.
[02/03 13:58:41    388s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:58:41    388s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:58:41    388s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:58:41    388s] (I)      Number of ignored nets                =      0
[02/03 13:58:41    388s] (I)      Number of connected nets              =      0
[02/03 13:58:41    388s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:58:41    388s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:58:41    388s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:58:41    388s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:58:41    388s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:58:41    388s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:58:41    388s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:58:41    388s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:58:41    388s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:58:41    388s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:58:41    388s] (I)      Ndr track 0 does not exist
[02/03 13:58:41    388s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:58:41    388s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:58:41    388s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:58:41    388s] (I)      Site width          :   560  (dbu)
[02/03 13:58:41    388s] (I)      Row height          :  4480  (dbu)
[02/03 13:58:41    388s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:58:41    388s] (I)      GCell width         :  4480  (dbu)
[02/03 13:58:41    388s] (I)      GCell height        :  4480  (dbu)
[02/03 13:58:41    388s] (I)      Grid                :    17    15     3
[02/03 13:58:41    388s] (I)      Layer numbers       :     1     2     3
[02/03 13:58:41    388s] (I)      Vertical capacity   :     0  4480     0
[02/03 13:58:41    388s] (I)      Horizontal capacity :     0     0  4480
[02/03 13:58:41    388s] (I)      Default wire width  :   230   280   280
[02/03 13:58:41    388s] (I)      Default wire space  :   230   280   280
[02/03 13:58:41    388s] (I)      Default wire pitch  :   460   560   560
[02/03 13:58:41    388s] (I)      Default pitch size  :   460   560   560
[02/03 13:58:41    388s] (I)      First track coord   :   280   280   280
[02/03 13:58:41    388s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[02/03 13:58:41    388s] (I)      Total num of tracks :   116   131   116
[02/03 13:58:41    388s] (I)      Num of masks        :     1     1     1
[02/03 13:58:41    388s] (I)      Num of trim masks   :     0     0     0
[02/03 13:58:41    388s] (I)      --------------------------------------------------------
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] [NR-eGR] ============ Routing rule table ============
[02/03 13:58:41    388s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 13:58:41    388s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:58:41    388s] (I)                    Layer    2    3 
[02/03 13:58:41    388s] (I)                    Pitch  560  560 
[02/03 13:58:41    388s] (I)             #Used tracks    1    1 
[02/03 13:58:41    388s] (I)       #Fully used tracks    1    1 
[02/03 13:58:41    388s] [NR-eGR] ========================================
[02/03 13:58:41    388s] [NR-eGR] 
[02/03 13:58:41    388s] (I)      =============== Blocked Tracks ===============
[02/03 13:58:41    388s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:41    388s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:58:41    388s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:41    388s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:58:41    388s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:58:41    388s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:58:41    388s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:41    388s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2777.22 MB )
[02/03 13:58:41    388s] (I)      Reset routing kernel
[02/03 13:58:41    388s] (I)      Started Global Routing ( Curr Mem: 2777.22 MB )
[02/03 13:58:41    388s] (I)      totalPins=156  totalGlobalPin=153 (98.08%)
[02/03 13:58:41    388s] (I)      total 2D Cap : 3411 = (1972 H, 1439 V)
[02/03 13:58:41    388s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[02/03 13:58:41    388s] (I)      
[02/03 13:58:41    388s] (I)      ============  Phase 1a Route ============
[02/03 13:58:41    388s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:58:41    388s] (I)      
[02/03 13:58:41    388s] (I)      ============  Phase 1b Route ============
[02/03 13:58:41    388s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:58:41    388s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[02/03 13:58:41    388s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:58:41    388s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:58:41    388s] (I)      
[02/03 13:58:41    388s] (I)      ============  Phase 1c Route ============
[02/03 13:58:41    388s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:58:41    388s] (I)      
[02/03 13:58:41    388s] (I)      ============  Phase 1d Route ============
[02/03 13:58:41    388s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:58:41    388s] (I)      
[02/03 13:58:41    388s] (I)      ============  Phase 1e Route ============
[02/03 13:58:41    388s] (I)      Usage: 241 = (100 H, 141 V) = (5.07% H, 9.80% V) = (4.480e+02um H, 6.317e+02um V)
[02/03 13:58:41    388s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[02/03 13:58:41    388s] (I)      
[02/03 13:58:41    388s] (I)      ============  Phase 1l Route ============
[02/03 13:58:41    388s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:58:41    388s] (I)      Layer  2:       1320       200         1         112        1792    ( 5.88%) 
[02/03 13:58:41    388s] (I)      Layer  3:       1856       100         0           0        1920    ( 0.00%) 
[02/03 13:58:41    388s] (I)      Total:          3176       300         1         112        3712    ( 2.93%) 
[02/03 13:58:41    388s] (I)      
[02/03 13:58:41    388s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:58:41    388s] [NR-eGR]                        OverCon            
[02/03 13:58:41    388s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:58:41    388s] [NR-eGR]        Layer               (1)    OverCon
[02/03 13:58:41    388s] [NR-eGR] ----------------------------------------------
[02/03 13:58:41    388s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:41    388s] [NR-eGR]    MET2 ( 2)         1( 0.44%)   ( 0.44%) 
[02/03 13:58:41    388s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:41    388s] [NR-eGR] ----------------------------------------------
[02/03 13:58:41    388s] [NR-eGR]        Total         1( 0.22%)   ( 0.22%) 
[02/03 13:58:41    388s] [NR-eGR] 
[02/03 13:58:41    388s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2777.22 MB )
[02/03 13:58:41    388s] (I)      total 2D Cap : 3417 = (1972 H, 1445 V)
[02/03 13:58:41    388s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.41% V
[02/03 13:58:41    388s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2777.2M
[02/03 13:58:41    388s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.028, MEM:2777.2M, EPOCH TIME: 1706986721.247710
[02/03 13:58:41    388s] OPERPROF: Starting HotSpotCal at level 1, MEM:2777.2M, EPOCH TIME: 1706986721.247751
[02/03 13:58:41    388s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:41    388s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:58:41    388s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:41    388s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:58:41    388s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:41    388s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:58:41    388s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:58:41    388s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2777.2M, EPOCH TIME: 1706986721.248903
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s] === incrementalPlace Internal Loop 1 ===
[02/03 13:58:41    388s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/03 13:58:41    388s] OPERPROF: Starting IPInitSPData at level 1, MEM:2777.2M, EPOCH TIME: 1706986721.249226
[02/03 13:58:41    388s] Processing tracks to init pin-track alignment.
[02/03 13:58:41    388s] z: 2, totalTracks: 1
[02/03 13:58:41    388s] z: 4, totalTracks: 1
[02/03 13:58:41    388s] z: 6, totalTracks: 1
[02/03 13:58:41    388s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:41    388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2777.2M, EPOCH TIME: 1706986721.250424
[02/03 13:58:41    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:41    388s] 
[02/03 13:58:41    388s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:41    388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2777.2M, EPOCH TIME: 1706986721.258020
[02/03 13:58:41    388s] OPERPROF:   Starting post-place ADS at level 2, MEM:2777.2M, EPOCH TIME: 1706986721.258074
[02/03 13:58:41    388s] ADSU 0.403 -> 0.403. site 950.000 -> 950.000. GS 35.840
[02/03 13:58:41    388s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2777.2M, EPOCH TIME: 1706986721.258213
[02/03 13:58:41    388s] OPERPROF:   Starting spMPad at level 2, MEM:2777.2M, EPOCH TIME: 1706986721.258385
[02/03 13:58:41    388s] OPERPROF:     Starting spContextMPad at level 3, MEM:2777.2M, EPOCH TIME: 1706986721.258434
[02/03 13:58:41    388s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2777.2M, EPOCH TIME: 1706986721.258474
[02/03 13:58:41    388s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2777.2M, EPOCH TIME: 1706986721.258540
[02/03 13:58:41    388s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2777.2M, EPOCH TIME: 1706986721.258603
[02/03 13:58:41    388s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2777.2M, EPOCH TIME: 1706986721.258667
[02/03 13:58:41    388s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2777.2M, EPOCH TIME: 1706986721.258712
[02/03 13:58:41    388s] no activity file in design. spp won't run.
[02/03 13:58:41    388s] [spp] 0
[02/03 13:58:41    388s] [adp] 0:1:1:3
[02/03 13:58:41    388s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.000, MEM:2777.2M, EPOCH TIME: 1706986721.258779
[02/03 13:58:41    388s] SP #FI/SF FL/PI 0/0 44/0
[02/03 13:58:41    388s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.010, MEM:2777.2M, EPOCH TIME: 1706986721.258829
[02/03 13:58:41    388s] PP off. flexM 0
[02/03 13:58:41    388s] OPERPROF: Starting CDPad at level 1, MEM:2777.2M, EPOCH TIME: 1706986721.259736
[02/03 13:58:41    388s] 3DP is on.
[02/03 13:58:41    388s] design sh 0.208. rd 0.200
[02/03 13:58:41    388s] design sh 0.208. rd 0.200
[02/03 13:58:41    388s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/03 13:58:41    388s] design sh 0.193. rd 0.200
[02/03 13:58:41    388s] CDPadU 0.800 -> 0.610. R=0.403, N=44, GS=4.480
[02/03 13:58:41    388s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:2777.2M, EPOCH TIME: 1706986721.262307
[02/03 13:58:41    388s] OPERPROF: Starting InitSKP at level 1, MEM:2777.2M, EPOCH TIME: 1706986721.262360
[02/03 13:58:41    388s] no activity file in design. spp won't run.
[02/03 13:58:41    388s] no activity file in design. spp won't run.
[02/03 13:58:42    390s] *** Finished SKP initialization (cpu=0:00:02.0, real=0:00:01.0)***
[02/03 13:58:42    390s] OPERPROF: Finished InitSKP at level 1, CPU:2.030, REAL:1.365, MEM:2881.3M, EPOCH TIME: 1706986722.627749
[02/03 13:58:42    390s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 13:58:42    390s] no activity file in design. spp won't run.
[02/03 13:58:42    390s] OPERPROF: Starting npPlace at level 1, MEM:2945.3M, EPOCH TIME: 1706986722.632228
[02/03 13:58:42    390s] Iteration  4: Total net bbox = 7.750e+02 (2.50e+02 5.25e+02)
[02/03 13:58:42    390s]               Est.  stn bbox = 8.847e+02 (2.87e+02 5.98e+02)
[02/03 13:58:42    390s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2974.2M
[02/03 13:58:42    390s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.315, MEM:2942.2M, EPOCH TIME: 1706986722.947526
[02/03 13:58:42    390s] Legalizing MH Cells... 0 / 0 (level 2)
[02/03 13:58:42    390s] No instances found in the vector
[02/03 13:58:42    390s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2878.2M, DRC: 0)
[02/03 13:58:42    390s] 0 (out of 0) MH cells were successfully legalized.
[02/03 13:58:42    390s] no activity file in design. spp won't run.
[02/03 13:58:42    390s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 13:58:42    390s] no activity file in design. spp won't run.
[02/03 13:58:42    390s] OPERPROF: Starting npPlace at level 1, MEM:2910.2M, EPOCH TIME: 1706986722.950558
[02/03 13:58:43    390s] Iteration  5: Total net bbox = 8.459e+02 (2.81e+02 5.64e+02)
[02/03 13:58:43    390s]               Est.  stn bbox = 9.616e+02 (3.23e+02 6.38e+02)
[02/03 13:58:43    390s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2974.2M
[02/03 13:58:43    390s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.249, MEM:2942.2M, EPOCH TIME: 1706986723.199882
[02/03 13:58:43    390s] Legalizing MH Cells... 0 / 0 (level 3)
[02/03 13:58:43    390s] No instances found in the vector
[02/03 13:58:43    390s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2878.2M, DRC: 0)
[02/03 13:58:43    390s] 0 (out of 0) MH cells were successfully legalized.
[02/03 13:58:43    390s] no activity file in design. spp won't run.
[02/03 13:58:43    390s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 13:58:43    390s] no activity file in design. spp won't run.
[02/03 13:58:43    390s] OPERPROF: Starting npPlace at level 1, MEM:2910.2M, EPOCH TIME: 1706986723.202832
[02/03 13:58:43    391s] Iteration  6: Total net bbox = 1.048e+03 (4.06e+02 6.43e+02)
[02/03 13:58:43    391s]               Est.  stn bbox = 1.172e+03 (4.56e+02 7.16e+02)
[02/03 13:58:43    391s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2974.2M
[02/03 13:58:43    391s] OPERPROF: Finished npPlace at level 1, CPU:0.240, REAL:0.747, MEM:2942.2M, EPOCH TIME: 1706986723.949675
[02/03 13:58:43    391s] Legalizing MH Cells... 0 / 0 (level 4)
[02/03 13:58:43    391s] No instances found in the vector
[02/03 13:58:43    391s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2878.2M, DRC: 0)
[02/03 13:58:43    391s] 0 (out of 0) MH cells were successfully legalized.
[02/03 13:58:43    391s] no activity file in design. spp won't run.
[02/03 13:58:43    391s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 13:58:43    391s] no activity file in design. spp won't run.
[02/03 13:58:43    391s] OPERPROF: Starting npPlace at level 1, MEM:2910.2M, EPOCH TIME: 1706986723.952385
[02/03 13:58:43    391s] GP RA stats: MHOnly 0 nrInst 44 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/03 13:58:44    391s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3038.2M, EPOCH TIME: 1706986724.163067
[02/03 13:58:44    391s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3038.2M, EPOCH TIME: 1706986724.163199
[02/03 13:58:44    391s] Iteration  7: Total net bbox = 9.836e+02 (3.64e+02 6.20e+02)
[02/03 13:58:44    391s]               Est.  stn bbox = 1.104e+03 (4.10e+02 6.94e+02)
[02/03 13:58:44    391s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 3006.2M
[02/03 13:58:44    391s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.212, MEM:2942.2M, EPOCH TIME: 1706986724.163965
[02/03 13:58:44    391s] Legalizing MH Cells... 0 / 0 (level 5)
[02/03 13:58:44    391s] No instances found in the vector
[02/03 13:58:44    391s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2878.2M, DRC: 0)
[02/03 13:58:44    391s] 0 (out of 0) MH cells were successfully legalized.
[02/03 13:58:44    391s] Move report: Timing Driven Placement moves 44 insts, mean move: 5.34 um, max move: 16.26 um 
[02/03 13:58:44    391s] 	Max move on inst (g221__2883): (29.68, 19.04) --> (17.92, 14.54)
[02/03 13:58:44    391s] no activity file in design. spp won't run.
[02/03 13:58:44    391s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2878.2M, EPOCH TIME: 1706986724.164748
[02/03 13:58:44    391s] Saved padding area to DB
[02/03 13:58:44    391s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2878.2M, EPOCH TIME: 1706986724.164816
[02/03 13:58:44    391s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2878.2M, EPOCH TIME: 1706986724.164888
[02/03 13:58:44    391s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2878.2M, EPOCH TIME: 1706986724.164952
[02/03 13:58:44    391s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/03 13:58:44    391s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2878.2M, EPOCH TIME: 1706986724.165041
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2878.2M, EPOCH TIME: 1706986724.165270
[02/03 13:58:44    391s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2878.2M, EPOCH TIME: 1706986724.165363
[02/03 13:58:44    391s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:2878.2M, EPOCH TIME: 1706986724.165914
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Finished Incremental Placement (cpu=0:00:02.7, real=0:00:03.0, mem=2878.2M)
[02/03 13:58:44    391s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/03 13:58:44    391s] Type 'man IMPSP-9025' for more detail.
[02/03 13:58:44    391s] CongRepair sets shifter mode to gplace
[02/03 13:58:44    391s] TDRefine: refinePlace mode is spiral
[02/03 13:58:44    391s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2878.2M, EPOCH TIME: 1706986724.166552
[02/03 13:58:44    391s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2878.2M, EPOCH TIME: 1706986724.166611
[02/03 13:58:44    391s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2878.2M, EPOCH TIME: 1706986724.166695
[02/03 13:58:44    391s] Processing tracks to init pin-track alignment.
[02/03 13:58:44    391s] z: 2, totalTracks: 1
[02/03 13:58:44    391s] z: 4, totalTracks: 1
[02/03 13:58:44    391s] z: 6, totalTracks: 1
[02/03 13:58:44    391s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:44    391s] All LLGs are deleted
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2878.2M, EPOCH TIME: 1706986724.167782
[02/03 13:58:44    391s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2878.2M, EPOCH TIME: 1706986724.167865
[02/03 13:58:44    391s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2878.2M, EPOCH TIME: 1706986724.167948
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2878.2M, EPOCH TIME: 1706986724.168125
[02/03 13:58:44    391s] Max number of tech site patterns supported in site array is 256.
[02/03 13:58:44    391s] Core basic site is core_ji3v
[02/03 13:58:44    391s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2878.2M, EPOCH TIME: 1706986724.175400
[02/03 13:58:44    391s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:58:44    391s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:58:44    391s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:2878.2M, EPOCH TIME: 1706986724.176633
[02/03 13:58:44    391s] Fast DP-INIT is on for default
[02/03 13:58:44    391s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:58:44    391s] Atter site array init, number of instance map data is 0.
[02/03 13:58:44    391s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.009, MEM:2878.2M, EPOCH TIME: 1706986724.176932
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:44    391s] OPERPROF:         Starting CMU at level 5, MEM:2878.2M, EPOCH TIME: 1706986724.177169
[02/03 13:58:44    391s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2878.2M, EPOCH TIME: 1706986724.177293
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:44    391s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2878.2M, EPOCH TIME: 1706986724.177354
[02/03 13:58:44    391s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2878.2M, EPOCH TIME: 1706986724.177394
[02/03 13:58:44    391s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2878.2M, EPOCH TIME: 1706986724.178341
[02/03 13:58:44    391s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2878.2MB).
[02/03 13:58:44    391s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2878.2M, EPOCH TIME: 1706986724.178441
[02/03 13:58:44    391s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2878.2M, EPOCH TIME: 1706986724.178480
[02/03 13:58:44    391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.5
[02/03 13:58:44    391s] OPERPROF:   Starting RefinePlace at level 2, MEM:2878.2M, EPOCH TIME: 1706986724.178532
[02/03 13:58:44    391s] *** Starting refinePlace (0:06:31 mem=2878.2M) ***
[02/03 13:58:44    391s] Total net bbox length = 1.024e+03 (4.146e+02 6.091e+02) (ext = 2.789e+02)
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:44    391s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:58:44    391s] (I)      Default pattern map key = counter_default.
[02/03 13:58:44    391s] (I)      Default pattern map key = counter_default.
[02/03 13:58:44    391s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2878.2M, EPOCH TIME: 1706986724.179569
[02/03 13:58:44    391s] Starting refinePlace ...
[02/03 13:58:44    391s] (I)      Default pattern map key = counter_default.
[02/03 13:58:44    391s] (I)      Default pattern map key = counter_default.
[02/03 13:58:44    391s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2910.2M, EPOCH TIME: 1706986724.181013
[02/03 13:58:44    391s] DDP initSite1 nrRow 10 nrJob 10
[02/03 13:58:44    391s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2910.2M, EPOCH TIME: 1706986724.181079
[02/03 13:58:44    391s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2910.2M, EPOCH TIME: 1706986724.181152
[02/03 13:58:44    391s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2910.2M, EPOCH TIME: 1706986724.181206
[02/03 13:58:44    391s] DDP markSite nrRow 10 nrJob 10
[02/03 13:58:44    391s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2910.2M, EPOCH TIME: 1706986724.181279
[02/03 13:58:44    391s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2910.2M, EPOCH TIME: 1706986724.181332
[02/03 13:58:44    391s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/03 13:58:44    391s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2910.2M, EPOCH TIME: 1706986724.181561
[02/03 13:58:44    391s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2910.2M, EPOCH TIME: 1706986724.181602
[02/03 13:58:44    391s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2910.2M, EPOCH TIME: 1706986724.181698
[02/03 13:58:44    391s] ** Cut row section cpu time 0:00:00.0.
[02/03 13:58:44    391s]  ** Cut row section real time 0:00:00.0.
[02/03 13:58:44    391s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2910.2M, EPOCH TIME: 1706986724.181761
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 13:58:44    391s]   Spread Effort: high, pre-route mode, useDDP on.
[02/03 13:58:44    391s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2846.2MB) @(0:06:31 - 0:06:31).
[02/03 13:58:44    391s] Move report: preRPlace moves 44 insts, mean move: 0.16 um, max move: 0.36 um 
[02/03 13:58:44    391s] 	Max move on inst (g218): (46.57, 10.35) --> (46.48, 10.08)
[02/03 13:58:44    391s] 	Length: 3 sites, height: 1 rows, site name: core_ji3v, cell type: INJI3VX0
[02/03 13:58:44    391s] wireLenOptFixPriorityInst 0 inst fixed
[02/03 13:58:44    391s] tweakage running in 4 threads.
[02/03 13:58:44    391s] Placement tweakage begins.
[02/03 13:58:44    391s] wire length = 1.236e+03
[02/03 13:58:44    391s] wire length = 1.186e+03
[02/03 13:58:44    391s] Placement tweakage ends.
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 13:58:44    391s] Move report: tweak moves 4 insts, mean move: 5.04 um, max move: 6.16 um 
[02/03 13:58:44    391s] 	Max move on inst (g187__2398): (22.96, 36.96) --> (29.12, 36.96)
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 13:58:44    391s] Move report: legalization moves 4 insts, mean move: 1.96 um, max move: 3.36 um spiral
[02/03 13:58:44    391s] 	Max move on inst (g207__6131): (35.84, 28.00) --> (32.48, 28.00)
[02/03 13:58:44    391s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:58:44    391s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:58:44    391s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2846.2MB) @(0:06:31 - 0:06:31).
[02/03 13:58:44    391s] Move report: Detail placement moves 44 insts, mean move: 0.77 um, max move: 6.19 um 
[02/03 13:58:44    391s] 	Max move on inst (g187__2398): (22.95, 36.95) --> (29.12, 36.96)
[02/03 13:58:44    391s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2846.2MB
[02/03 13:58:44    391s] Statistics of distance of Instance movement in refine placement:
[02/03 13:58:44    391s]   maximum (X+Y) =         6.19 um
[02/03 13:58:44    391s]   inst (g187__2398) with max move: (22.95, 36.945) -> (29.12, 36.96)
[02/03 13:58:44    391s]   mean    (X+Y) =         0.77 um
[02/03 13:58:44    391s] Summary Report:
[02/03 13:58:44    391s] Instances move: 44 (out of 44 movable)
[02/03 13:58:44    391s] Instances flipped: 0
[02/03 13:58:44    391s] Mean displacement: 0.77 um
[02/03 13:58:44    391s] Max displacement: 6.19 um (Instance: g187__2398) (22.95, 36.945) -> (29.12, 36.96)
[02/03 13:58:44    391s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NO2JI3VX0
[02/03 13:58:44    391s] Total instances moved : 44
[02/03 13:58:44    391s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.016, MEM:2846.2M, EPOCH TIME: 1706986724.195413
[02/03 13:58:44    391s] Total net bbox length = 1.004e+03 (3.717e+02 6.318e+02) (ext = 2.854e+02)
[02/03 13:58:44    391s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2846.2MB
[02/03 13:58:44    391s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2846.2MB) @(0:06:31 - 0:06:31).
[02/03 13:58:44    391s] *** Finished refinePlace (0:06:31 mem=2846.2M) ***
[02/03 13:58:44    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.5
[02/03 13:58:44    391s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.017, MEM:2846.2M, EPOCH TIME: 1706986724.195667
[02/03 13:58:44    391s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2846.2M, EPOCH TIME: 1706986724.195712
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:2846.2M, EPOCH TIME: 1706986724.196371
[02/03 13:58:44    391s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.030, MEM:2846.2M, EPOCH TIME: 1706986724.196429
[02/03 13:58:44    391s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2846.2M, EPOCH TIME: 1706986724.196789
[02/03 13:58:44    391s] Starting Early Global Route congestion estimation: mem = 2846.2M
[02/03 13:58:44    391s] (I)      ============================ Layers =============================
[02/03 13:58:44    391s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:44    391s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:58:44    391s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:44    391s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:58:44    391s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:58:44    391s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:58:44    391s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:58:44    391s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:58:44    391s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:58:44    391s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:58:44    391s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:58:44    391s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:58:44    391s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:58:44    391s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:58:44    391s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:58:44    391s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:44    391s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:58:44    391s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:58:44    391s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:58:44    391s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:58:44    391s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:58:44    391s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:58:44    391s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:58:44    391s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:58:44    391s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:58:44    391s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:58:44    391s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:58:44    391s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:58:44    391s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:58:44    391s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:58:44    391s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:58:44    391s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:58:44    391s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:58:44    391s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:58:44    391s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:58:44    391s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:58:44    391s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:58:44    391s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:58:44    391s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:58:44    391s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:58:44    391s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:58:44    391s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:58:44    391s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:58:44    391s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:58:44    391s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:58:44    391s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:58:44    391s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:58:44    391s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:58:44    391s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:58:44    391s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:58:44    391s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:58:44    391s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:58:44    391s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:58:44    391s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:58:44    391s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:58:44    391s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:58:44    391s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:58:44    391s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:58:44    391s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:58:44    391s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:58:44    391s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:58:44    391s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:58:44    391s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:58:44    391s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:58:44    391s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:58:44    391s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:58:44    391s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:58:44    391s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:58:44    391s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:58:44    391s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:58:44    391s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:58:44    391s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:58:44    391s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:44    391s] (I)      Started Import and model ( Curr Mem: 2846.16 MB )
[02/03 13:58:44    391s] (I)      Default pattern map key = counter_default.
[02/03 13:58:44    391s] (I)      == Non-default Options ==
[02/03 13:58:44    391s] (I)      Maximum routing layer                              : 3
[02/03 13:58:44    391s] (I)      Number of threads                                  : 4
[02/03 13:58:44    391s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 13:58:44    391s] (I)      Method to set GCell size                           : row
[02/03 13:58:44    391s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:58:44    391s] (I)      Use row-based GCell size
[02/03 13:58:44    391s] (I)      Use row-based GCell align
[02/03 13:58:44    391s] (I)      layer 0 area = 202000
[02/03 13:58:44    391s] (I)      layer 1 area = 202000
[02/03 13:58:44    391s] (I)      layer 2 area = 202000
[02/03 13:58:44    391s] (I)      GCell unit size   : 4480
[02/03 13:58:44    391s] (I)      GCell multiplier  : 1
[02/03 13:58:44    391s] (I)      GCell row height  : 4480
[02/03 13:58:44    391s] (I)      Actual row height : 4480
[02/03 13:58:44    391s] (I)      GCell align ref   : 10080 10080
[02/03 13:58:44    391s] [NR-eGR] Track table information for default rule: 
[02/03 13:58:44    391s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:58:44    391s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:58:44    391s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:58:44    391s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:58:44    391s] [NR-eGR] METTP has single uniform track structure
[02/03 13:58:44    391s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:58:44    391s] (I)      ================= Default via ==================
[02/03 13:58:44    391s] (I)      +---+--------------------+---------------------+
[02/03 13:58:44    391s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:58:44    391s] (I)      +---+--------------------+---------------------+
[02/03 13:58:44    391s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:58:44    391s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:58:44    391s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:58:44    391s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:58:44    391s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:58:44    391s] (I)      +---+--------------------+---------------------+
[02/03 13:58:44    391s] [NR-eGR] Read 51 PG shapes
[02/03 13:58:44    391s] [NR-eGR] Read 0 clock shapes
[02/03 13:58:44    391s] [NR-eGR] Read 0 other shapes
[02/03 13:58:44    391s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:58:44    391s] [NR-eGR] #Instance Blockages : 0
[02/03 13:58:44    391s] [NR-eGR] #PG Blockages       : 51
[02/03 13:58:44    391s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:58:44    391s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:58:44    391s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:58:44    391s] [NR-eGR] #Other Blockages    : 0
[02/03 13:58:44    391s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:58:44    391s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:58:44    391s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 13:58:44    391s] (I)      early_global_route_priority property id does not exist.
[02/03 13:58:44    391s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:58:44    391s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:58:44    391s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:58:44    391s] (I)      Number of ignored nets                =      0
[02/03 13:58:44    391s] (I)      Number of connected nets              =      0
[02/03 13:58:44    391s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:58:44    391s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:58:44    391s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:58:44    391s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:58:44    391s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:58:44    391s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:58:44    391s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:58:44    391s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:58:44    391s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:58:44    391s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:58:44    391s] (I)      Ndr track 0 does not exist
[02/03 13:58:44    391s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:58:44    391s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:58:44    391s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:58:44    391s] (I)      Site width          :   560  (dbu)
[02/03 13:58:44    391s] (I)      Row height          :  4480  (dbu)
[02/03 13:58:44    391s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:58:44    391s] (I)      GCell width         :  4480  (dbu)
[02/03 13:58:44    391s] (I)      GCell height        :  4480  (dbu)
[02/03 13:58:44    391s] (I)      Grid                :    17    15     3
[02/03 13:58:44    391s] (I)      Layer numbers       :     1     2     3
[02/03 13:58:44    391s] (I)      Vertical capacity   :     0  4480     0
[02/03 13:58:44    391s] (I)      Horizontal capacity :     0     0  4480
[02/03 13:58:44    391s] (I)      Default wire width  :   230   280   280
[02/03 13:58:44    391s] (I)      Default wire space  :   230   280   280
[02/03 13:58:44    391s] (I)      Default wire pitch  :   460   560   560
[02/03 13:58:44    391s] (I)      Default pitch size  :   460   560   560
[02/03 13:58:44    391s] (I)      First track coord   :   280   280   280
[02/03 13:58:44    391s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[02/03 13:58:44    391s] (I)      Total num of tracks :   116   131   116
[02/03 13:58:44    391s] (I)      Num of masks        :     1     1     1
[02/03 13:58:44    391s] (I)      Num of trim masks   :     0     0     0
[02/03 13:58:44    391s] (I)      --------------------------------------------------------
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] [NR-eGR] ============ Routing rule table ============
[02/03 13:58:44    391s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 13:58:44    391s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:58:44    391s] (I)                    Layer    2    3 
[02/03 13:58:44    391s] (I)                    Pitch  560  560 
[02/03 13:58:44    391s] (I)             #Used tracks    1    1 
[02/03 13:58:44    391s] (I)       #Fully used tracks    1    1 
[02/03 13:58:44    391s] [NR-eGR] ========================================
[02/03 13:58:44    391s] [NR-eGR] 
[02/03 13:58:44    391s] (I)      =============== Blocked Tracks ===============
[02/03 13:58:44    391s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:44    391s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:58:44    391s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:44    391s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:58:44    391s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:58:44    391s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:58:44    391s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:44    391s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2846.16 MB )
[02/03 13:58:44    391s] (I)      Reset routing kernel
[02/03 13:58:44    391s] (I)      Started Global Routing ( Curr Mem: 2846.16 MB )
[02/03 13:58:44    391s] (I)      totalPins=156  totalGlobalPin=156 (100.00%)
[02/03 13:58:44    391s] (I)      total 2D Cap : 3411 = (1972 H, 1439 V)
[02/03 13:58:44    391s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[02/03 13:58:44    391s] (I)      
[02/03 13:58:44    391s] (I)      ============  Phase 1a Route ============
[02/03 13:58:44    391s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:44    391s] (I)      
[02/03 13:58:44    391s] (I)      ============  Phase 1b Route ============
[02/03 13:58:44    391s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:44    391s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[02/03 13:58:44    391s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:58:44    391s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:58:44    391s] (I)      
[02/03 13:58:44    391s] (I)      ============  Phase 1c Route ============
[02/03 13:58:44    391s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:44    391s] (I)      
[02/03 13:58:44    391s] (I)      ============  Phase 1d Route ============
[02/03 13:58:44    391s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:44    391s] (I)      
[02/03 13:58:44    391s] (I)      ============  Phase 1e Route ============
[02/03 13:58:44    391s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:44    391s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[02/03 13:58:44    391s] (I)      
[02/03 13:58:44    391s] (I)      ============  Phase 1l Route ============
[02/03 13:58:44    391s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:58:44    391s] (I)      Layer  2:       1320       202         0         112        1792    ( 5.88%) 
[02/03 13:58:44    391s] (I)      Layer  3:       1856       108         0           0        1920    ( 0.00%) 
[02/03 13:58:44    391s] (I)      Total:          3176       310         0         112        3712    ( 2.93%) 
[02/03 13:58:44    391s] (I)      
[02/03 13:58:44    391s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:58:44    391s] [NR-eGR]                        OverCon            
[02/03 13:58:44    391s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:58:44    391s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 13:58:44    391s] [NR-eGR] ----------------------------------------------
[02/03 13:58:44    391s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:44    391s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:44    391s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:44    391s] [NR-eGR] ----------------------------------------------
[02/03 13:58:44    391s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 13:58:44    391s] [NR-eGR] 
[02/03 13:58:44    391s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2878.17 MB )
[02/03 13:58:44    391s] (I)      total 2D Cap : 3417 = (1972 H, 1445 V)
[02/03 13:58:44    391s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 13:58:44    391s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2878.2M
[02/03 13:58:44    391s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.028, MEM:2878.2M, EPOCH TIME: 1706986724.225163
[02/03 13:58:44    391s] OPERPROF: Starting HotSpotCal at level 1, MEM:2878.2M, EPOCH TIME: 1706986724.225206
[02/03 13:58:44    391s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:44    391s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:58:44    391s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:44    391s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:58:44    391s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:44    391s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:58:44    391s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:58:44    391s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2878.2M, EPOCH TIME: 1706986724.226809
[02/03 13:58:44    391s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2878.2M, EPOCH TIME: 1706986724.226880
[02/03 13:58:44    391s] Starting Early Global Route wiring: mem = 2878.2M
[02/03 13:58:44    391s] (I)      ============= Track Assignment ============
[02/03 13:58:44    391s] (I)      Started Track Assignment (4T) ( Curr Mem: 2878.16 MB )
[02/03 13:58:44    391s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 13:58:44    391s] (I)      Run Multi-thread track assignment
[02/03 13:58:44    391s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2878.17 MB )
[02/03 13:58:44    391s] (I)      Started Export ( Curr Mem: 2878.17 MB )
[02/03 13:58:44    391s] [NR-eGR]                 Length (um)  Vias 
[02/03 13:58:44    391s] [NR-eGR] ----------------------------------
[02/03 13:58:44    391s] [NR-eGR]  MET1    (1H)             0   145 
[02/03 13:58:44    391s] [NR-eGR]  MET2    (2V)           726   240 
[02/03 13:58:44    391s] [NR-eGR]  MET3    (3H)           495     0 
[02/03 13:58:44    391s] [NR-eGR]  MET4    (4V)             0     0 
[02/03 13:58:44    391s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 13:58:44    391s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 13:58:44    391s] [NR-eGR] ----------------------------------
[02/03 13:58:44    391s] [NR-eGR]          Total         1222   385 
[02/03 13:58:44    391s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:58:44    391s] [NR-eGR] Total half perimeter of net bounding box: 1004um
[02/03 13:58:44    391s] [NR-eGR] Total length: 1222um, number of vias: 385
[02/03 13:58:44    391s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:58:44    391s] [NR-eGR] Total eGR-routed clock nets wire length: 112um, number of vias: 26
[02/03 13:58:44    391s] [NR-eGR] --------------------------------------------------------------------------
[02/03 13:58:44    391s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2878.17 MB )
[02/03 13:58:44    391s] Early Global Route wiring runtime: 0.00 seconds, mem = 2878.2M
[02/03 13:58:44    391s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.004, MEM:2878.2M, EPOCH TIME: 1706986724.231378
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 13:58:44    391s] 0 delay mode for cte disabled.
[02/03 13:58:44    391s] SKP cleared!
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] *** Finished incrementalPlace (cpu=0:00:02.8, real=0:00:03.0)***
[02/03 13:58:44    391s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2743.1M, EPOCH TIME: 1706986724.243461
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] All LLGs are deleted
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2743.1M, EPOCH TIME: 1706986724.243549
[02/03 13:58:44    391s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1706986724.243599
[02/03 13:58:44    391s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2741.1M, EPOCH TIME: 1706986724.243877
[02/03 13:58:44    391s] Start to check current routing status for nets...
[02/03 13:58:44    391s] All nets are already routed correctly.
[02/03 13:58:44    391s] End to check current routing status for nets (mem=2741.1M)
[02/03 13:58:44    391s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 13:58:44    391s] PreRoute RC Extraction called for design counter.
[02/03 13:58:44    391s] RC Extraction called in multi-corner(2) mode.
[02/03 13:58:44    391s] RCMode: PreRoute
[02/03 13:58:44    391s]       RC Corner Indexes            0       1   
[02/03 13:58:44    391s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 13:58:44    391s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:44    391s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:44    391s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:44    391s] Shrink Factor                : 1.00000
[02/03 13:58:44    391s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 13:58:44    391s] Using capacitance table file ...
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Trim Metal Layers:
[02/03 13:58:44    391s] LayerId::1 widthSet size::4
[02/03 13:58:44    391s] LayerId::2 widthSet size::4
[02/03 13:58:44    391s] LayerId::3 widthSet size::4
[02/03 13:58:44    391s] LayerId::4 widthSet size::4
[02/03 13:58:44    391s] LayerId::5 widthSet size::4
[02/03 13:58:44    391s] LayerId::6 widthSet size::2
[02/03 13:58:44    391s] Updating RC grid for preRoute extraction ...
[02/03 13:58:44    391s] eee: pegSigSF::1.070000
[02/03 13:58:44    391s] Initializing multi-corner capacitance tables ... 
[02/03 13:58:44    391s] Initializing multi-corner resistance tables ...
[02/03 13:58:44    391s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:58:44    391s] eee: l::2 avDens::0.075411 usedTrk::24.131473 availTrk::320.000000 sigTrk::24.131473
[02/03 13:58:44    391s] eee: l::3 avDens::0.034551 usedTrk::11.056250 availTrk::320.000000 sigTrk::11.056250
[02/03 13:58:44    391s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:44    391s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:44    391s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:44    391s] {RT max_rc 0 3 3 0}
[02/03 13:58:44    391s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:58:44    391s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2741.133M)
[02/03 13:58:44    391s] Compute RC Scale Done ...
[02/03 13:58:44    391s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1798.6M, totSessionCpu=0:06:31 **
[02/03 13:58:44    391s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:58:44    391s] #################################################################################
[02/03 13:58:44    391s] # Design Stage: PreRoute
[02/03 13:58:44    391s] # Design Name: counter
[02/03 13:58:44    391s] # Design Mode: 180nm
[02/03 13:58:44    391s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:58:44    391s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:58:44    391s] # Signoff Settings: SI Off 
[02/03 13:58:44    391s] #################################################################################
[02/03 13:58:44    391s] Topological Sorting (REAL = 0:00:00.0, MEM = 2758.0M, InitMEM = 2758.0M)
[02/03 13:58:44    391s] Calculate delays in BcWc mode...
[02/03 13:58:44    391s] Start delay calculation (fullDC) (4 T). (MEM=2758.04)
[02/03 13:58:44    391s] End AAE Lib Interpolated Model. (MEM=2769.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:58:44    391s] Total number of fetched objects 47
[02/03 13:58:44    391s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:58:44    391s] End delay calculation. (MEM=2909.24 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:58:44    391s] End delay calculation (fullDC). (MEM=2909.24 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 13:58:44    391s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2909.2M) ***
[02/03 13:58:44    391s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.1/0:00:03.3 (0.9), totSession cpu/real = 0:06:31.5/0:51:32.4 (0.1), mem = 2940.2M
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] =============================================================================================
[02/03 13:58:44    391s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.18-s099_1
[02/03 13:58:44    391s] =============================================================================================
[02/03 13:58:44    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ ExtractRC              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[02/03 13:58:44    391s] [ TimingUpdate           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 13:58:44    391s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:58:44    391s] [ MISC                   ]          0:00:03.2  (  96.9 % )     0:00:03.2 /  0:00:03.0    0.9
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s]  IncrReplace #1 TOTAL               0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.1    0.9
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] *** Timing Is met
[02/03 13:58:44    391s] *** Check timing (0:00:00.0)
[02/03 13:58:44    391s] *** Timing Is met
[02/03 13:58:44    391s] *** Check timing (0:00:00.0)
[02/03 13:58:44    391s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/03 13:58:44    391s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:58:44    391s] ### Creating LA Mngr. totSessionCpu=0:06:31 mem=2941.2M
[02/03 13:58:44    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:31 mem=2941.2M
[02/03 13:58:44    391s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:58:44    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:31 mem=3021.0M
[02/03 13:58:44    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:3021.0M, EPOCH TIME: 1706986724.498873
[02/03 13:58:44    391s] Processing tracks to init pin-track alignment.
[02/03 13:58:44    391s] z: 2, totalTracks: 1
[02/03 13:58:44    391s] z: 4, totalTracks: 1
[02/03 13:58:44    391s] z: 6, totalTracks: 1
[02/03 13:58:44    391s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:44    391s] All LLGs are deleted
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3021.0M, EPOCH TIME: 1706986724.500164
[02/03 13:58:44    391s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3021.0M, EPOCH TIME: 1706986724.500258
[02/03 13:58:44    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3021.0M, EPOCH TIME: 1706986724.500318
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3021.0M, EPOCH TIME: 1706986724.500491
[02/03 13:58:44    391s] Max number of tech site patterns supported in site array is 256.
[02/03 13:58:44    391s] Core basic site is core_ji3v
[02/03 13:58:44    391s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3021.0M, EPOCH TIME: 1706986724.507837
[02/03 13:58:44    391s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 13:58:44    391s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 13:58:44    391s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3053.0M, EPOCH TIME: 1706986724.509310
[02/03 13:58:44    391s] Fast DP-INIT is on for default
[02/03 13:58:44    391s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 13:58:44    391s] Atter site array init, number of instance map data is 0.
[02/03 13:58:44    391s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3053.0M, EPOCH TIME: 1706986724.509627
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:44    391s] OPERPROF:     Starting CMU at level 3, MEM:3053.0M, EPOCH TIME: 1706986724.509859
[02/03 13:58:44    391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3053.0M, EPOCH TIME: 1706986724.509942
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:44    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3053.0M, EPOCH TIME: 1706986724.510004
[02/03 13:58:44    391s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3053.0M, EPOCH TIME: 1706986724.510045
[02/03 13:58:44    391s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:3053.0M, EPOCH TIME: 1706986724.511504
[02/03 13:58:44    391s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3053.0MB).
[02/03 13:58:44    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:3053.0M, EPOCH TIME: 1706986724.511607
[02/03 13:58:44    391s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:58:44    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=3053.0M
[02/03 13:58:44    391s] Begin: Area Reclaim Optimization
[02/03 13:58:44    391s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:31.5/0:51:32.4 (0.1), mem = 3053.0M
[02/03 13:58:44    391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.11
[02/03 13:58:44    391s] ### Creating RouteCongInterface, started
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] #optDebug: {0, 1.000}
[02/03 13:58:44    391s] ### Creating RouteCongInterface, finished
[02/03 13:58:44    391s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=3053.0M
[02/03 13:58:44    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=3053.0M
[02/03 13:58:44    391s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3053.0M, EPOCH TIME: 1706986724.586877
[02/03 13:58:44    391s] Found 0 hard placement blockage before merging.
[02/03 13:58:44    391s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3053.0M, EPOCH TIME: 1706986724.586951
[02/03 13:58:44    391s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 13:58:44    391s] +---------+---------+--------+--------+------------+--------+
[02/03 13:58:44    391s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/03 13:58:44    391s] +---------+---------+--------+--------+------------+--------+
[02/03 13:58:44    391s] |   40.32%|        -|   0.000|   0.000|   0:00:00.0| 3053.0M|
[02/03 13:58:44    391s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[02/03 13:58:44    391s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3053.0M|
[02/03 13:58:44    391s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3053.0M|
[02/03 13:58:44    391s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3053.0M|
[02/03 13:58:44    391s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[02/03 13:58:44    391s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[02/03 13:58:44    391s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3053.0M|
[02/03 13:58:44    391s] +---------+---------+--------+--------+------------+--------+
[02/03 13:58:44    391s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/03 13:58:44    391s] --------------------------------------------------------------
[02/03 13:58:44    391s] |                                   | Total     | Sequential |
[02/03 13:58:44    391s] --------------------------------------------------------------
[02/03 13:58:44    391s] | Num insts resized                 |       0  |       0    |
[02/03 13:58:44    391s] | Num insts undone                  |       0  |       0    |
[02/03 13:58:44    391s] | Num insts Downsized               |       0  |       0    |
[02/03 13:58:44    391s] | Num insts Samesized               |       0  |       0    |
[02/03 13:58:44    391s] | Num insts Upsized                 |       0  |       0    |
[02/03 13:58:44    391s] | Num multiple commits+uncommits    |       0  |       -    |
[02/03 13:58:44    391s] --------------------------------------------------------------
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/03 13:58:44    391s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[02/03 13:58:44    391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3053.0M, EPOCH TIME: 1706986724.607227
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2993.0M, EPOCH TIME: 1706986724.608246
[02/03 13:58:44    391s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2993.0M, EPOCH TIME: 1706986724.608730
[02/03 13:58:44    391s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2993.0M, EPOCH TIME: 1706986724.608837
[02/03 13:58:44    391s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2993.0M, EPOCH TIME: 1706986724.609605
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:44    391s] OPERPROF:       Starting CMU at level 4, MEM:2993.0M, EPOCH TIME: 1706986724.616953
[02/03 13:58:44    391s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2993.0M, EPOCH TIME: 1706986724.617073
[02/03 13:58:44    391s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:2993.0M, EPOCH TIME: 1706986724.617131
[02/03 13:58:44    391s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2993.0M, EPOCH TIME: 1706986724.617171
[02/03 13:58:44    391s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2993.0M, EPOCH TIME: 1706986724.618152
[02/03 13:58:44    391s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2993.0M, EPOCH TIME: 1706986724.618209
[02/03 13:58:44    391s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2993.0M, EPOCH TIME: 1706986724.618270
[02/03 13:58:44    391s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.010, MEM:2993.0M, EPOCH TIME: 1706986724.618346
[02/03 13:58:44    391s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.010, MEM:2993.0M, EPOCH TIME: 1706986724.618390
[02/03 13:58:44    391s] TDRefine: refinePlace mode is spiral
[02/03 13:58:44    391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.6
[02/03 13:58:44    391s] OPERPROF: Starting RefinePlace at level 1, MEM:2993.0M, EPOCH TIME: 1706986724.618453
[02/03 13:58:44    391s] *** Starting refinePlace (0:06:32 mem=2993.0M) ***
[02/03 13:58:44    391s] Total net bbox length = 1.004e+03 (3.717e+02 6.318e+02) (ext = 2.854e+02)
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:44    391s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:58:44    391s] (I)      Default pattern map key = counter_default.
[02/03 13:58:44    391s] (I)      Default pattern map key = counter_default.
[02/03 13:58:44    391s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2993.0M, EPOCH TIME: 1706986724.619468
[02/03 13:58:44    391s] Starting refinePlace ...
[02/03 13:58:44    391s] (I)      Default pattern map key = counter_default.
[02/03 13:58:44    391s] One DDP V2 for no tweak run.
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 13:58:44    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 13:58:44    391s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 13:58:44    391s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:58:44    391s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 13:58:44    391s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2961.0MB) @(0:06:32 - 0:06:32).
[02/03 13:58:44    391s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 13:58:44    391s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2961.0MB
[02/03 13:58:44    391s] Statistics of distance of Instance movement in refine placement:
[02/03 13:58:44    391s]   maximum (X+Y) =         0.00 um
[02/03 13:58:44    391s]   mean    (X+Y) =         0.00 um
[02/03 13:58:44    391s] Summary Report:
[02/03 13:58:44    391s] Instances move: 0 (out of 44 movable)
[02/03 13:58:44    391s] Instances flipped: 0
[02/03 13:58:44    391s] Mean displacement: 0.00 um
[02/03 13:58:44    391s] Max displacement: 0.00 um 
[02/03 13:58:44    391s] Total instances moved : 0
[02/03 13:58:44    391s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.006, MEM:2961.0M, EPOCH TIME: 1706986724.625714
[02/03 13:58:44    391s] Total net bbox length = 1.004e+03 (3.717e+02 6.318e+02) (ext = 2.854e+02)
[02/03 13:58:44    391s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2961.0MB
[02/03 13:58:44    391s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2961.0MB) @(0:06:32 - 0:06:32).
[02/03 13:58:44    391s] *** Finished refinePlace (0:06:32 mem=2961.0M) ***
[02/03 13:58:44    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.6
[02/03 13:58:44    391s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:2961.0M, EPOCH TIME: 1706986724.625958
[02/03 13:58:44    391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2961.0M, EPOCH TIME: 1706986724.626132
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2961.0M, EPOCH TIME: 1706986724.626638
[02/03 13:58:44    391s] *** maximum move = 0.00 um ***
[02/03 13:58:44    391s] *** Finished re-routing un-routed nets (2961.0M) ***
[02/03 13:58:44    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:2961.0M, EPOCH TIME: 1706986724.627470
[02/03 13:58:44    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2961.0M, EPOCH TIME: 1706986724.628236
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:44    391s] OPERPROF:     Starting CMU at level 3, MEM:2961.0M, EPOCH TIME: 1706986724.635925
[02/03 13:58:44    391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2961.0M, EPOCH TIME: 1706986724.636016
[02/03 13:58:44    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2961.0M, EPOCH TIME: 1706986724.636074
[02/03 13:58:44    391s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2961.0M, EPOCH TIME: 1706986724.636114
[02/03 13:58:44    391s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2993.0M, EPOCH TIME: 1706986724.637139
[02/03 13:58:44    391s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2993.0M, EPOCH TIME: 1706986724.637196
[02/03 13:58:44    391s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2993.0M, EPOCH TIME: 1706986724.637254
[02/03 13:58:44    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2993.0M, EPOCH TIME: 1706986724.637327
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2993.0M) ***
[02/03 13:58:44    391s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:58:44    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.11
[02/03 13:58:44    391s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:31.6/0:51:32.5 (0.1), mem = 2993.0M
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] =============================================================================================
[02/03 13:58:44    391s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.18-s099_1
[02/03 13:58:44    391s] =============================================================================================
[02/03 13:58:44    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.5
[02/03 13:58:44    391s] [ OptSingleIteration     ]      4   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/03 13:58:44    391s] [ OptGetWeight           ]     30   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ OptEval                ]     30   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ OptCommit              ]     30   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ RefinePlace            ]      1   0:00:00.0  (  26.1 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 13:58:44    391s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ MISC                   ]          0:00:00.1  (  57.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2881.2M, EPOCH TIME: 1706986724.641104
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:2784.2M, EPOCH TIME: 1706986724.641977
[02/03 13:58:44    391s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:58:44    391s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2784.25M, totSessionCpu=0:06:32).
[02/03 13:58:44    391s] **INFO: Flow update: Design timing is met.
[02/03 13:58:44    391s] OPTC: user 20.0
[02/03 13:58:44    391s] Begin: GigaOpt postEco DRV Optimization
[02/03 13:58:44    391s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[02/03 13:58:44    391s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:31.6/0:51:32.6 (0.1), mem = 2784.2M
[02/03 13:58:44    391s] Info: 1 clock net  excluded from IPO operation.
[02/03 13:58:44    391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.12
[02/03 13:58:44    391s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 13:58:44    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=2784.2M
[02/03 13:58:44    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:2784.2M, EPOCH TIME: 1706986724.652836
[02/03 13:58:44    391s] Processing tracks to init pin-track alignment.
[02/03 13:58:44    391s] z: 2, totalTracks: 1
[02/03 13:58:44    391s] z: 4, totalTracks: 1
[02/03 13:58:44    391s] z: 6, totalTracks: 1
[02/03 13:58:44    391s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 13:58:44    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2784.2M, EPOCH TIME: 1706986724.653595
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:44    391s] OPERPROF:     Starting CMU at level 3, MEM:2784.2M, EPOCH TIME: 1706986724.661182
[02/03 13:58:44    391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2784.2M, EPOCH TIME: 1706986724.661358
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 13:58:44    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2784.2M, EPOCH TIME: 1706986724.661425
[02/03 13:58:44    391s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2784.2M, EPOCH TIME: 1706986724.661486
[02/03 13:58:44    391s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2784.2M, EPOCH TIME: 1706986724.662479
[02/03 13:58:44    391s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2784.2MB).
[02/03 13:58:44    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2784.2M, EPOCH TIME: 1706986724.662587
[02/03 13:58:44    391s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 13:58:44    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=2784.3M
[02/03 13:58:44    391s] ### Creating RouteCongInterface, started
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] #optDebug: {0, 1.000}
[02/03 13:58:44    391s] ### Creating RouteCongInterface, finished
[02/03 13:58:44    391s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=2784.3M
[02/03 13:58:44    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=2784.3M
[02/03 13:58:44    391s] [GPS-DRV] Optimizer parameters ============================= 
[02/03 13:58:44    391s] [GPS-DRV] maxDensity (design): 0.95
[02/03 13:58:44    391s] [GPS-DRV] maxLocalDensity: 0.98
[02/03 13:58:44    391s] [GPS-DRV] MaxBufDistForPlaceBlk: 686 Microns
[02/03 13:58:44    391s] [GPS-DRV] All active and enabled setup views
[02/03 13:58:44    391s] [GPS-DRV]     slow_functional_mode
[02/03 13:58:44    391s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/03 13:58:44    391s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/03 13:58:44    391s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/03 13:58:44    391s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/03 13:58:44    391s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[02/03 13:58:44    391s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2975.4M, EPOCH TIME: 1706986724.739598
[02/03 13:58:44    391s] Found 0 hard placement blockage before merging.
[02/03 13:58:44    391s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2975.4M, EPOCH TIME: 1706986724.739666
[02/03 13:58:44    391s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 13:58:44    391s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/03 13:58:44    391s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 13:58:44    391s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/03 13:58:44    391s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 13:58:44    391s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 13:58:44    391s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 40.32%|          |         |
[02/03 13:58:44    391s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 13:58:44    391s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 40.32%| 0:00:00.0|  2991.4M|
[02/03 13:58:44    391s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2991.4M) ***
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Deleting 0 temporary hard placement blockage(s).
[02/03 13:58:44    391s] Total-nets :: 47, Stn-nets :: 0, ratio :: 0 %, Total-len 1221.63, Stn-len 0
[02/03 13:58:44    391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2879.6M, EPOCH TIME: 1706986724.743111
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:44    391s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2784.6M, EPOCH TIME: 1706986724.743719
[02/03 13:58:44    391s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 13:58:44    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.12
[02/03 13:58:44    391s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:06:31.8/0:51:32.6 (0.1), mem = 2784.6M
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] =============================================================================================
[02/03 13:58:44    391s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.18-s099_1
[02/03 13:58:44    391s] =============================================================================================
[02/03 13:58:44    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.4 % )     0:00:00.0 /  0:00:00.0    1.6
[02/03 13:58:44    391s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:44    391s] [ MISC                   ]          0:00:00.1  (  82.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:58:44    391s] ---------------------------------------------------------------------------------------------
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] End: GigaOpt postEco DRV Optimization
[02/03 13:58:44    391s] **INFO: Flow update: Design timing is met.
[02/03 13:58:44    391s] **INFO: Skipping refine place as no non-legal commits were detected
[02/03 13:58:44    391s] **INFO: Flow update: Design timing is met.
[02/03 13:58:44    391s] **INFO: Flow update: Design timing is met.
[02/03 13:58:44    391s] **INFO: Flow update: Design timing is met.
[02/03 13:58:44    391s] Register exp ratio and priority group on 0 nets on 47 nets : 
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Active setup views:
[02/03 13:58:44    391s]  slow_functional_mode
[02/03 13:58:44    391s]   Dominating endpoints: 0
[02/03 13:58:44    391s]   Dominating TNS: -0.000
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 13:58:44    391s] PreRoute RC Extraction called for design counter.
[02/03 13:58:44    391s] RC Extraction called in multi-corner(2) mode.
[02/03 13:58:44    391s] RCMode: PreRoute
[02/03 13:58:44    391s]       RC Corner Indexes            0       1   
[02/03 13:58:44    391s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 13:58:44    391s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:44    391s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:44    391s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 13:58:44    391s] Shrink Factor                : 1.00000
[02/03 13:58:44    391s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 13:58:44    391s] Using capacitance table file ...
[02/03 13:58:44    391s] RC Grid backup saved.
[02/03 13:58:44    391s] 
[02/03 13:58:44    391s] Trim Metal Layers:
[02/03 13:58:44    391s] LayerId::1 widthSet size::4
[02/03 13:58:44    391s] LayerId::2 widthSet size::4
[02/03 13:58:44    391s] LayerId::3 widthSet size::4
[02/03 13:58:44    391s] LayerId::4 widthSet size::4
[02/03 13:58:44    391s] LayerId::5 widthSet size::4
[02/03 13:58:44    391s] LayerId::6 widthSet size::2
[02/03 13:58:44    391s] Skipped RC grid update for preRoute extraction.
[02/03 13:58:44    391s] eee: pegSigSF::1.070000
[02/03 13:58:44    391s] Initializing multi-corner capacitance tables ... 
[02/03 13:58:44    391s] Initializing multi-corner resistance tables ...
[02/03 13:58:44    391s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 13:58:44    391s] eee: l::2 avDens::0.075411 usedTrk::24.131473 availTrk::320.000000 sigTrk::24.131473
[02/03 13:58:44    391s] eee: l::3 avDens::0.034551 usedTrk::11.056250 availTrk::320.000000 sigTrk::11.056250
[02/03 13:58:44    391s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:44    391s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:44    391s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 13:58:44    391s] {RT max_rc 0 3 3 0}
[02/03 13:58:44    391s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 13:58:44    391s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2752.516M)
[02/03 13:58:44    391s] Skewing Data Summary (End_of_FINAL)
[02/03 13:58:44    391s] --------------------------------------------------
[02/03 13:58:44    391s]  Total skewed count:0
[02/03 13:58:44    391s] --------------------------------------------------
[02/03 13:58:44    391s] Starting delay calculation for Setup views
[02/03 13:58:44    391s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 13:58:44    391s] #################################################################################
[02/03 13:58:44    391s] # Design Stage: PreRoute
[02/03 13:58:44    391s] # Design Name: counter
[02/03 13:58:44    391s] # Design Mode: 180nm
[02/03 13:58:44    391s] # Analysis Mode: MMMC Non-OCV 
[02/03 13:58:44    391s] # Parasitics Mode: No SPEF/RCDB 
[02/03 13:58:44    391s] # Signoff Settings: SI Off 
[02/03 13:58:44    391s] #################################################################################
[02/03 13:58:44    391s] Topological Sorting (REAL = 0:00:00.0, MEM = 2774.9M, InitMEM = 2774.9M)
[02/03 13:58:44    391s] Calculate delays in BcWc mode...
[02/03 13:58:44    391s] Start delay calculation (fullDC) (4 T). (MEM=2774.87)
[02/03 13:58:44    391s] End AAE Lib Interpolated Model. (MEM=2786.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:58:44    391s] Total number of fetched objects 47
[02/03 13:58:44    392s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 13:58:44    392s] End delay calculation. (MEM=2926.08 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 13:58:44    392s] End delay calculation (fullDC). (MEM=2926.08 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 13:58:44    392s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2926.1M) ***
[02/03 13:58:45    392s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:32 mem=2957.1M)
[02/03 13:58:45    392s] OPTC: user 20.0
[02/03 13:58:45    392s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2957.08 MB )
[02/03 13:58:45    392s] (I)      ============================ Layers =============================
[02/03 13:58:45    392s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:45    392s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 13:58:45    392s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:45    392s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 13:58:45    392s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 13:58:45    392s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 13:58:45    392s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 13:58:45    392s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 13:58:45    392s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 13:58:45    392s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 13:58:45    392s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 13:58:45    392s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 13:58:45    392s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 13:58:45    392s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 13:58:45    392s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 13:58:45    392s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:45    392s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 13:58:45    392s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 13:58:45    392s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 13:58:45    392s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 13:58:45    392s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 13:58:45    392s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 13:58:45    392s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 13:58:45    392s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 13:58:45    392s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 13:58:45    392s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 13:58:45    392s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 13:58:45    392s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 13:58:45    392s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 13:58:45    392s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 13:58:45    392s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 13:58:45    392s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 13:58:45    392s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 13:58:45    392s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 13:58:45    392s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 13:58:45    392s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 13:58:45    392s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 13:58:45    392s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 13:58:45    392s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 13:58:45    392s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 13:58:45    392s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 13:58:45    392s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 13:58:45    392s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 13:58:45    392s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 13:58:45    392s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 13:58:45    392s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 13:58:45    392s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 13:58:45    392s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 13:58:45    392s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 13:58:45    392s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 13:58:45    392s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 13:58:45    392s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 13:58:45    392s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 13:58:45    392s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 13:58:45    392s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 13:58:45    392s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 13:58:45    392s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 13:58:45    392s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 13:58:45    392s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 13:58:45    392s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 13:58:45    392s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 13:58:45    392s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 13:58:45    392s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 13:58:45    392s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 13:58:45    392s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 13:58:45    392s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 13:58:45    392s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 13:58:45    392s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 13:58:45    392s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 13:58:45    392s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 13:58:45    392s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 13:58:45    392s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 13:58:45    392s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 13:58:45    392s] (I)      Started Import and model ( Curr Mem: 2957.08 MB )
[02/03 13:58:45    392s] (I)      Default pattern map key = counter_default.
[02/03 13:58:45    392s] (I)      == Non-default Options ==
[02/03 13:58:45    392s] (I)      Build term to term wires                           : false
[02/03 13:58:45    392s] (I)      Maximum routing layer                              : 3
[02/03 13:58:45    392s] (I)      Number of threads                                  : 4
[02/03 13:58:45    392s] (I)      Method to set GCell size                           : row
[02/03 13:58:45    392s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 13:58:45    392s] (I)      Use row-based GCell size
[02/03 13:58:45    392s] (I)      Use row-based GCell align
[02/03 13:58:45    392s] (I)      layer 0 area = 202000
[02/03 13:58:45    392s] (I)      layer 1 area = 202000
[02/03 13:58:45    392s] (I)      layer 2 area = 202000
[02/03 13:58:45    392s] (I)      GCell unit size   : 4480
[02/03 13:58:45    392s] (I)      GCell multiplier  : 1
[02/03 13:58:45    392s] (I)      GCell row height  : 4480
[02/03 13:58:45    392s] (I)      Actual row height : 4480
[02/03 13:58:45    392s] (I)      GCell align ref   : 10080 10080
[02/03 13:58:45    392s] [NR-eGR] Track table information for default rule: 
[02/03 13:58:45    392s] [NR-eGR] MET1 has single uniform track structure
[02/03 13:58:45    392s] [NR-eGR] MET2 has single uniform track structure
[02/03 13:58:45    392s] [NR-eGR] MET3 has single uniform track structure
[02/03 13:58:45    392s] [NR-eGR] MET4 has single uniform track structure
[02/03 13:58:45    392s] [NR-eGR] METTP has single uniform track structure
[02/03 13:58:45    392s] [NR-eGR] METTPL has single uniform track structure
[02/03 13:58:45    392s] (I)      ================= Default via ==================
[02/03 13:58:45    392s] (I)      +---+--------------------+---------------------+
[02/03 13:58:45    392s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 13:58:45    392s] (I)      +---+--------------------+---------------------+
[02/03 13:58:45    392s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 13:58:45    392s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 13:58:45    392s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 13:58:45    392s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 13:58:45    392s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 13:58:45    392s] (I)      +---+--------------------+---------------------+
[02/03 13:58:45    392s] [NR-eGR] Read 51 PG shapes
[02/03 13:58:45    392s] [NR-eGR] Read 0 clock shapes
[02/03 13:58:45    392s] [NR-eGR] Read 0 other shapes
[02/03 13:58:45    392s] [NR-eGR] #Routing Blockages  : 0
[02/03 13:58:45    392s] [NR-eGR] #Instance Blockages : 0
[02/03 13:58:45    392s] [NR-eGR] #PG Blockages       : 51
[02/03 13:58:45    392s] [NR-eGR] #Halo Blockages     : 0
[02/03 13:58:45    392s] [NR-eGR] #Boundary Blockages : 0
[02/03 13:58:45    392s] [NR-eGR] #Clock Blockages    : 0
[02/03 13:58:45    392s] [NR-eGR] #Other Blockages    : 0
[02/03 13:58:45    392s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 13:58:45    392s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 13:58:45    392s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 13:58:45    392s] (I)      early_global_route_priority property id does not exist.
[02/03 13:58:45    392s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 13:58:45    392s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 13:58:45    392s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 13:58:45    392s] (I)      Number of ignored nets                =      0
[02/03 13:58:45    392s] (I)      Number of connected nets              =      0
[02/03 13:58:45    392s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 13:58:45    392s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 13:58:45    392s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 13:58:45    392s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 13:58:45    392s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 13:58:45    392s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 13:58:45    392s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 13:58:45    392s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 13:58:45    392s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 13:58:45    392s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 13:58:45    392s] (I)      Ndr track 0 does not exist
[02/03 13:58:45    392s] (I)      ---------------------Grid Graph Info--------------------
[02/03 13:58:45    392s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 13:58:45    392s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 13:58:45    392s] (I)      Site width          :   560  (dbu)
[02/03 13:58:45    392s] (I)      Row height          :  4480  (dbu)
[02/03 13:58:45    392s] (I)      GCell row height    :  4480  (dbu)
[02/03 13:58:45    392s] (I)      GCell width         :  4480  (dbu)
[02/03 13:58:45    392s] (I)      GCell height        :  4480  (dbu)
[02/03 13:58:45    392s] (I)      Grid                :    17    15     3
[02/03 13:58:45    392s] (I)      Layer numbers       :     1     2     3
[02/03 13:58:45    392s] (I)      Vertical capacity   :     0  4480     0
[02/03 13:58:45    392s] (I)      Horizontal capacity :     0     0  4480
[02/03 13:58:45    392s] (I)      Default wire width  :   230   280   280
[02/03 13:58:45    392s] (I)      Default wire space  :   230   280   280
[02/03 13:58:45    392s] (I)      Default wire pitch  :   460   560   560
[02/03 13:58:45    392s] (I)      Default pitch size  :   460   560   560
[02/03 13:58:45    392s] (I)      First track coord   :   280   280   280
[02/03 13:58:45    392s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[02/03 13:58:45    392s] (I)      Total num of tracks :   116   131   116
[02/03 13:58:45    392s] (I)      Num of masks        :     1     1     1
[02/03 13:58:45    392s] (I)      Num of trim masks   :     0     0     0
[02/03 13:58:45    392s] (I)      --------------------------------------------------------
[02/03 13:58:45    392s] 
[02/03 13:58:45    392s] [NR-eGR] ============ Routing rule table ============
[02/03 13:58:45    392s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 13:58:45    392s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 13:58:45    392s] (I)                    Layer    2    3 
[02/03 13:58:45    392s] (I)                    Pitch  560  560 
[02/03 13:58:45    392s] (I)             #Used tracks    1    1 
[02/03 13:58:45    392s] (I)       #Fully used tracks    1    1 
[02/03 13:58:45    392s] [NR-eGR] ========================================
[02/03 13:58:45    392s] [NR-eGR] 
[02/03 13:58:45    392s] (I)      =============== Blocked Tracks ===============
[02/03 13:58:45    392s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:45    392s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 13:58:45    392s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:45    392s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 13:58:45    392s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 13:58:45    392s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 13:58:45    392s] (I)      +-------+---------+----------+---------------+
[02/03 13:58:45    392s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2957.08 MB )
[02/03 13:58:45    392s] (I)      Reset routing kernel
[02/03 13:58:45    392s] (I)      Started Global Routing ( Curr Mem: 2957.08 MB )
[02/03 13:58:45    392s] (I)      totalPins=156  totalGlobalPin=156 (100.00%)
[02/03 13:58:45    392s] (I)      total 2D Cap : 3411 = (1972 H, 1439 V)
[02/03 13:58:45    392s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[02/03 13:58:45    392s] (I)      
[02/03 13:58:45    392s] (I)      ============  Phase 1a Route ============
[02/03 13:58:45    392s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:45    392s] (I)      
[02/03 13:58:45    392s] (I)      ============  Phase 1b Route ============
[02/03 13:58:45    392s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:45    392s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[02/03 13:58:45    392s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 13:58:45    392s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 13:58:45    392s] (I)      
[02/03 13:58:45    392s] (I)      ============  Phase 1c Route ============
[02/03 13:58:45    392s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:45    392s] (I)      
[02/03 13:58:45    392s] (I)      ============  Phase 1d Route ============
[02/03 13:58:45    392s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:45    392s] (I)      
[02/03 13:58:45    392s] (I)      ============  Phase 1e Route ============
[02/03 13:58:45    392s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 10.22% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 13:58:45    392s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[02/03 13:58:45    392s] (I)      
[02/03 13:58:45    392s] (I)      ============  Phase 1l Route ============
[02/03 13:58:45    392s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 13:58:45    392s] (I)      Layer  2:       1320       202         0         112        1792    ( 5.88%) 
[02/03 13:58:45    392s] (I)      Layer  3:       1856       108         0           0        1920    ( 0.00%) 
[02/03 13:58:45    392s] (I)      Total:          3176       310         0         112        3712    ( 2.93%) 
[02/03 13:58:45    392s] (I)      
[02/03 13:58:45    392s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 13:58:45    392s] [NR-eGR]                        OverCon            
[02/03 13:58:45    392s] [NR-eGR]                         #Gcell     %Gcell
[02/03 13:58:45    392s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 13:58:45    392s] [NR-eGR] ----------------------------------------------
[02/03 13:58:45    392s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:45    392s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:45    392s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 13:58:45    392s] [NR-eGR] ----------------------------------------------
[02/03 13:58:45    392s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 13:58:45    392s] [NR-eGR] 
[02/03 13:58:45    392s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2958.09 MB )
[02/03 13:58:45    392s] (I)      total 2D Cap : 3417 = (1972 H, 1445 V)
[02/03 13:58:45    392s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 13:58:45    392s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2958.09 MB )
[02/03 13:58:45    392s] (I)      ====================================== Runtime Summary ======================================
[02/03 13:58:45    392s] (I)       Step                                          %       Start      Finish      Real       CPU 
[02/03 13:58:45    392s] (I)      ---------------------------------------------------------------------------------------------
[02/03 13:58:45    392s] (I)       Early Global Route kernel               100.00%  804.46 sec  804.49 sec  0.03 sec  0.04 sec 
[02/03 13:58:45    392s] (I)       +-Import and model                       15.04%  804.47 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | +-Create place DB                       1.39%  804.47 sec  804.47 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | +-Import place data                   1.08%  804.47 sec  804.47 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Read instances and placement      0.27%  804.47 sec  804.47 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Read nets                         0.19%  804.47 sec  804.47 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | +-Create route DB                       9.27%  804.47 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | +-Import route data (4T)              8.39%  804.47 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Read blockages ( Layer 2-3 )      2.62%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Read routing blockages          0.01%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Read instance blockages         0.06%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Read PG blockages               0.11%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Read clock blockages            0.05%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Read other blockages            0.05%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Read halo blockages             0.01%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Read boundary cut boxes         0.01%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Read blackboxes                   0.04%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Read prerouted                    0.13%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Read unlegalized nets             0.02%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Read nets                         0.11%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Set up via pillars                0.02%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Initialize 3D grid graph          0.02%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Model blockage capacity           0.50%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Initialize 3D capacity          0.14%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | +-Read aux data                         0.01%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | +-Others data preparation               0.09%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | +-Create route kernel                   2.64%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       +-Global Routing                         36.00%  804.48 sec  804.49 sec  0.01 sec  0.02 sec 
[02/03 13:58:45    392s] (I)       | +-Initialization                        0.11%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | +-Net group 1                          33.98%  804.48 sec  804.49 sec  0.01 sec  0.02 sec 
[02/03 13:58:45    392s] (I)       | | +-Generate topology (4T)              3.01%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | +-Phase 1a                            3.30%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Pattern routing (4T)              2.26%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Add via demand to 2D              0.04%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | +-Phase 1b                            0.13%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | +-Phase 1c                            0.07%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | +-Phase 1d                            0.05%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | +-Phase 1e                            0.81%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | +-Route legalization                0.36%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | | | +-Legalize Blockage Violations    0.02%  804.48 sec  804.48 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | | +-Phase 1l                           23.75%  804.48 sec  804.49 sec  0.01 sec  0.01 sec 
[02/03 13:58:45    392s] (I)       | | | +-Layer assignment (4T)            23.28%  804.48 sec  804.49 sec  0.01 sec  0.01 sec 
[02/03 13:58:45    392s] (I)       | +-Clean cong LA                         0.01%  804.49 sec  804.49 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       +-Export 3D cong map                      0.72%  804.49 sec  804.49 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)       | +-Export 2D cong map                    0.18%  804.49 sec  804.49 sec  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)      ==================== Summary by functions =====================
[02/03 13:58:45    392s] (I)       Lv  Step                                %      Real       CPU 
[02/03 13:58:45    392s] (I)      ---------------------------------------------------------------
[02/03 13:58:45    392s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.04 sec 
[02/03 13:58:45    392s] (I)        1  Global Routing                 36.00%  0.01 sec  0.02 sec 
[02/03 13:58:45    392s] (I)        1  Import and model               15.04%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        1  Export 3D cong map              0.72%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        2  Net group 1                    33.98%  0.01 sec  0.02 sec 
[02/03 13:58:45    392s] (I)        2  Create route DB                 9.27%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        2  Create route kernel             2.64%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        2  Create place DB                 1.39%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        2  Export 2D cong map              0.18%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        2  Initialization                  0.11%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        3  Phase 1l                       23.75%  0.01 sec  0.01 sec 
[02/03 13:58:45    392s] (I)        3  Import route data (4T)          8.39%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        3  Phase 1a                        3.30%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        3  Generate topology (4T)          3.01%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        3  Import place data               1.08%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        3  Phase 1e                        0.81%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        3  Phase 1b                        0.13%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Layer assignment (4T)          23.28%  0.01 sec  0.01 sec 
[02/03 13:58:45    392s] (I)        4  Read blockages ( Layer 2-3 )    2.62%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Pattern routing (4T)            2.26%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Model blockage capacity         0.50%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Route legalization              0.36%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Read nets                       0.31%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Read instances and placement    0.27%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Read prerouted                  0.13%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Initialize 3D capacity          0.14%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Read PG blockages               0.11%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Read instance blockages         0.06%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Legalize Blockage Violations    0.02%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 13:58:45    392s] OPERPROF: Starting HotSpotCal at level 1, MEM:2958.1M, EPOCH TIME: 1706986725.099584
[02/03 13:58:45    392s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:45    392s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:58:45    392s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:45    392s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:58:45    392s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:45    392s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:58:45    392s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:58:45    392s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2958.1M, EPOCH TIME: 1706986725.101266
[02/03 13:58:45    392s] [hotspot] Hotspot report including placement blocked areas
[02/03 13:58:45    392s] OPERPROF: Starting HotSpotCal at level 1, MEM:2958.1M, EPOCH TIME: 1706986725.101390
[02/03 13:58:45    392s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:45    392s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 13:58:45    392s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:45    392s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 13:58:45    392s] [hotspot] +------------+---------------+---------------+
[02/03 13:58:45    392s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 13:58:45    392s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 13:58:45    392s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2958.1M, EPOCH TIME: 1706986725.102663
[02/03 13:58:45    392s] Reported timing to dir ./timingReports
[02/03 13:58:45    392s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1880.9M, totSessionCpu=0:06:32 **
[02/03 13:58:45    392s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2798.1M, EPOCH TIME: 1706986725.105742
[02/03 13:58:45    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:45    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:45    392s] 
[02/03 13:58:45    392s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:45    392s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2798.1M, EPOCH TIME: 1706986725.113766
[02/03 13:58:45    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:45    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.234  |  0.234  |  2.086  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2803.4M, EPOCH TIME: 1706986726.108699
[02/03 13:58:46    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] 
[02/03 13:58:46    392s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:46    392s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2803.4M, EPOCH TIME: 1706986726.120619
[02/03 13:58:46    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] Density: 40.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 13:58:46    392s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2803.4M, EPOCH TIME: 1706986726.121878
[02/03 13:58:46    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] 
[02/03 13:58:46    392s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 13:58:46    392s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2803.4M, EPOCH TIME: 1706986726.129658
[02/03 13:58:46    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] **optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1881.1M, totSessionCpu=0:06:32 **
[02/03 13:58:46    392s] *** Finished optDesign ***
[02/03 13:58:46    392s] 
[02/03 13:58:46    392s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.2 real=0:00:09.3)
[02/03 13:58:46    392s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[02/03 13:58:46    392s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[02/03 13:58:46    392s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[02/03 13:58:46    392s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:02.9 real=0:00:03.1)
[02/03 13:58:46    392s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/03 13:58:46    392s] Deleting Lib Analyzer.
[02/03 13:58:46    392s] clean pInstBBox. size 0
[02/03 13:58:46    392s] All LLGs are deleted
[02/03 13:58:46    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 13:58:46    392s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2803.4M, EPOCH TIME: 1706986726.151106
[02/03 13:58:46    392s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2803.4M, EPOCH TIME: 1706986726.151200
[02/03 13:58:46    392s] Info: pop threads available for lower-level modules during optimization.
[02/03 13:58:46    392s] 
[02/03 13:58:46    392s] TimeStamp Deleting Cell Server Begin ...
[02/03 13:58:46    392s] 
[02/03 13:58:46    392s] TimeStamp Deleting Cell Server End ...
[02/03 13:58:46    392s] Disable CTE adjustment.
[02/03 13:58:46    392s] #optDebug: fT-D <X 1 0 0 0>
[02/03 13:58:46    392s] VSMManager cleared!
[02/03 13:58:46    392s] **place_opt_design ... cpu = 0:00:07, real = 0:00:09, mem = 2770.4M **
[02/03 13:58:46    392s] *** Finished GigaPlace ***
[02/03 13:58:46    392s] 
[02/03 13:58:46    392s] *** Summary of all messages that are not suppressed in this session:
[02/03 13:58:46    392s] Severity  ID               Count  Summary                                  
[02/03 13:58:46    392s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/03 13:58:46    392s] *** Message Summary: 1 warning(s), 0 error(s)
[02/03 13:58:46    392s] 
[02/03 13:58:46    392s] *** place_opt_design #2 [finish] : cpu/real = 0:00:07.3/0:00:08.5 (0.9), totSession cpu/real = 0:06:32.2/0:51:34.1 (0.1), mem = 2770.4M
[02/03 13:58:46    392s] 
[02/03 13:58:46    392s] =============================================================================================
[02/03 13:58:46    392s]  Final TAT Report : place_opt_design #2                                         21.18-s099_1
[02/03 13:58:46    392s] =============================================================================================
[02/03 13:58:46    392s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 13:58:46    392s] ---------------------------------------------------------------------------------------------
[02/03 13:58:46    392s] [ InitOpt                ]      1   0:00:01.1  (  13.4 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 13:58:46    392s] [ GlobalOpt              ]      1   0:00:00.7  (   8.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 13:58:46    392s] [ DrvOpt                 ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:58:46    392s] [ SimplifyNetlist        ]      1   0:00:00.6  (   7.6 % )     0:00:00.6 /  0:00:00.7    1.0
[02/03 13:58:46    392s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 13:58:46    392s] [ AreaOpt                ]      2   0:00:00.7  (   8.1 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 13:58:46    392s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:46    392s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.7 % )     0:00:01.2 /  0:00:00.3    0.2
[02/03 13:58:46    392s] [ DrvReport              ]      2   0:00:01.0  (  11.4 % )     0:00:01.0 /  0:00:00.0    0.0
[02/03 13:58:46    392s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 13:58:46    392s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:46    392s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:46    392s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[02/03 13:58:46    392s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:46    392s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:46    392s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 13:58:46    392s] [ IncrReplace            ]      1   0:00:03.2  (  37.9 % )     0:00:03.3 /  0:00:03.1    0.9
[02/03 13:58:46    392s] [ RefinePlace            ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 13:58:46    392s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 13:58:46    392s] [ ExtractRC              ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 13:58:46    392s] [ TimingUpdate           ]     27   0:00:00.2  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/03 13:58:46    392s] [ FullDelayCalc          ]      3   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 13:58:46    392s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 13:58:46    392s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 13:58:46    392s] [ MISC                   ]          0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 13:58:46    392s] ---------------------------------------------------------------------------------------------
[02/03 13:58:46    392s]  place_opt_design #2 TOTAL          0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:07.3    0.9
[02/03 13:58:46    392s] ---------------------------------------------------------------------------------------------
[02/03 13:58:46    392s] 
[02/03 13:59:04    393s] <CMD> saveDesign counter_ld_fp_pw_pn_pl
[02/03 13:59:04    393s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[02/03 13:59:04    393s] #% Begin save design ... (date=02/03 13:59:04, mem=1844.2M)
[02/03 13:59:04    393s] ----- oaOut ---------------------------
[02/03 13:59:04    393s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn_pl
[02/03 13:59:04    393s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 13:59:04    393s] Special routes: 43 strips and 45 vias are created in OpenAccess database.
[02/03 13:59:04    393s] Signal Routes: Created 170 routes.
[02/03 13:59:04    393s] Created 44 insts; 88 instTerms; 49 nets; 0 routes.
[02/03 13:59:04    393s] **WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OpenAccess database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
[02/03 13:59:04    393s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:59:04    393s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:59:04    393s] TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 13:59:04    393s] % Begin Save ccopt configuration ... (date=02/03 13:59:04, mem=1844.6M)
[02/03 13:59:04    393s] % End Save ccopt configuration ... (date=02/03 13:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.8M, current mem=1844.8M)
[02/03 13:59:04    393s] % Begin Save AAE data ... (date=02/03 13:59:04, mem=1844.8M)
[02/03 13:59:04    393s] Saving AAE Data ...
[02/03 13:59:04    393s] % End Save AAE data ... (date=02/03 13:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.9M, current mem=1844.9M)
[02/03 13:59:04    393s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[02/03 13:59:04    393s] Type 'man IMPCTE-104' for more detail.
[02/03 13:59:04    393s] Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl/inn_data/gui.pref.tcl ...
[02/03 13:59:04    393s] Saving mode setting ...
[02/03 13:59:04    393s] Saving global file ...
[02/03 13:59:04    393s] Saving rc congestion map /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl/counter.congmap.gz ...
[02/03 13:59:04    393s] Saving thumbnail file...
[02/03 13:59:04    393s] % Begin Save power constraints data ... (date=02/03 13:59:04, mem=1845.6M)
[02/03 13:59:04    393s] % End Save power constraints data ... (date=02/03 13:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.6M, current mem=1845.6M)
[02/03 13:59:05    393s] Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
[02/03 13:59:05    393s] Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl/inn_data/counter.prop
[02/03 13:59:05    393s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2783.1M) ***
[02/03 13:59:05    393s] #% End save design ... (date=02/03 13:59:05, total cpu=0:00:00.4, real=0:00:01.0, peak res=1876.3M, current mem=1845.9M)
[02/03 13:59:05    393s] 
[02/03 13:59:05    393s] *** Summary of all messages that are not suppressed in this session:
[02/03 13:59:05    393s] Severity  ID               Count  Summary                                  
[02/03 13:59:05    393s] WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
[02/03 13:59:05    393s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[02/03 13:59:05    393s] *** Message Summary: 2 warning(s), 0 error(s)
[02/03 13:59:05    393s] 
[02/03 14:01:01    398s] <CMD> setEndCapMode -reset
[02/03 14:01:01    398s] <CMD> setEndCapMode -boundary_tap false
[02/03 14:01:01    398s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/03 14:01:01    398s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[02/03 14:01:01    398s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:01:01    398s] <CMD> optDesign -preCTS
[02/03 14:01:01    398s] Executing: place_opt_design -opt
[02/03 14:01:01    398s] **INFO: User settings:
[02/03 14:01:01    398s] setDesignMode -process                            180
[02/03 14:01:01    398s] setExtractRCMode -coupling_c_th                   3
[02/03 14:01:01    398s] setExtractRCMode -engine                          preRoute
[02/03 14:01:01    398s] setExtractRCMode -relative_c_th                   0.03
[02/03 14:01:01    398s] setExtractRCMode -total_c_th                      5
[02/03 14:01:01    398s] setUsefulSkewMode -maxAllowedDelay                1
[02/03 14:01:01    398s] setUsefulSkewMode -noBoundary                     false
[02/03 14:01:01    398s] setDelayCalMode -enable_high_fanout               true
[02/03 14:01:01    398s] setDelayCalMode -engine                           aae
[02/03 14:01:01    398s] setDelayCalMode -ignoreNetLoad                    false
[02/03 14:01:01    398s] setDelayCalMode -socv_accuracy_mode               low
[02/03 14:01:01    398s] setOptMode -activeHoldViews                       { fast_functional_mode }
[02/03 14:01:01    398s] setOptMode -activeSetupViews                      { slow_functional_mode }
[02/03 14:01:01    398s] setOptMode -autoSetupViews                        { slow_functional_mode}
[02/03 14:01:01    398s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[02/03 14:01:01    398s] setOptMode -drcMargin                             0
[02/03 14:01:01    398s] setOptMode -fixCap                                true
[02/03 14:01:01    398s] setOptMode -fixDrc                                true
[02/03 14:01:01    398s] setOptMode -fixFanoutLoad                         false
[02/03 14:01:01    398s] setOptMode -fixTran                               true
[02/03 14:01:01    398s] setOptMode -optimizeFF                            true
[02/03 14:01:01    398s] setOptMode -setupTargetSlack                      0
[02/03 14:01:01    398s] setAnalysisMode -analysisType                     bcwc
[02/03 14:01:01    398s] setAnalysisMode -checkType                        setup
[02/03 14:01:01    398s] setAnalysisMode -clkSrcPath                       false
[02/03 14:01:01    398s] setAnalysisMode -clockPropagation                 forcedIdeal
[02/03 14:01:01    398s] setAnalysisMode -usefulSkew                       true
[02/03 14:01:01    398s] setAnalysisMode -virtualIPO                       false
[02/03 14:01:01    398s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[02/03 14:01:01    398s] setRouteMode -earlyGlobalMaxRouteLayer            4
[02/03 14:01:01    398s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] *** place_opt_design #3 [begin] : totSession cpu/real = 0:06:38.6/0:53:48.9 (0.1), mem = 2788.2M
[02/03 14:01:01    398s] *** Starting GigaPlace ***
[02/03 14:01:01    398s] #optDebug: fT-E <X 2 3 1 0>
[02/03 14:01:01    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:2788.2M, EPOCH TIME: 1706986861.030024
[02/03 14:01:01    398s] Processing tracks to init pin-track alignment.
[02/03 14:01:01    398s] z: 2, totalTracks: 1
[02/03 14:01:01    398s] z: 4, totalTracks: 1
[02/03 14:01:01    398s] z: 6, totalTracks: 1
[02/03 14:01:01    398s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:01    398s] All LLGs are deleted
[02/03 14:01:01    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2788.2M, EPOCH TIME: 1706986861.031106
[02/03 14:01:01    398s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2788.2M, EPOCH TIME: 1706986861.031242
[02/03 14:01:01    398s] # Building counter llgBox search-tree.
[02/03 14:01:01    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2788.2M, EPOCH TIME: 1706986861.031346
[02/03 14:01:01    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2788.2M, EPOCH TIME: 1706986861.031593
[02/03 14:01:01    398s] Max number of tech site patterns supported in site array is 256.
[02/03 14:01:01    398s] Core basic site is core_ji3v
[02/03 14:01:01    398s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2788.2M, EPOCH TIME: 1706986861.039118
[02/03 14:01:01    398s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:01:01    398s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/03 14:01:01    398s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2788.2M, EPOCH TIME: 1706986861.040626
[02/03 14:01:01    398s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:01:01    398s] SiteArray: use 16,384 bytes
[02/03 14:01:01    398s] SiteArray: current memory after site array memory allocation 2788.2M
[02/03 14:01:01    398s] SiteArray: FP blocked sites are writable
[02/03 14:01:01    398s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:01:01    398s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2788.2M, EPOCH TIME: 1706986861.041065
[02/03 14:01:01    398s] Process 46 wires and vias for routing blockage analysis
[02/03 14:01:01    398s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2788.2M, EPOCH TIME: 1706986861.042272
[02/03 14:01:01    398s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:01:01    398s] Atter site array init, number of instance map data is 0.
[02/03 14:01:01    398s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2788.2M, EPOCH TIME: 1706986861.042371
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:01    398s] OPERPROF:     Starting CMU at level 3, MEM:2788.2M, EPOCH TIME: 1706986861.042663
[02/03 14:01:01    398s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2788.2M, EPOCH TIME: 1706986861.049657
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:01    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2788.2M, EPOCH TIME: 1706986861.049764
[02/03 14:01:01    398s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2788.2M, EPOCH TIME: 1706986861.049827
[02/03 14:01:01    398s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:2788.2M, EPOCH TIME: 1706986861.050782
[02/03 14:01:01    398s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2788.2MB).
[02/03 14:01:01    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:2788.2M, EPOCH TIME: 1706986861.050917
[02/03 14:01:01    398s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2788.2M, EPOCH TIME: 1706986861.050966
[02/03 14:01:01    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] All LLGs are deleted
[02/03 14:01:01    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2788.2M, EPOCH TIME: 1706986861.051191
[02/03 14:01:01    398s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2788.2M, EPOCH TIME: 1706986861.051273
[02/03 14:01:01    398s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2780.2M, EPOCH TIME: 1706986861.052050
[02/03 14:01:01    398s] *** GlobalPlace #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:38.7/0:53:49.0 (0.1), mem = 2780.2M
[02/03 14:01:01    398s] VSMManager cleared!
[02/03 14:01:01    398s] *** GlobalPlace #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:38.7/0:53:49.0 (0.1), mem = 2780.2M
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] =============================================================================================
[02/03 14:01:01    398s]  Step TAT Report : GlobalPlace #1 / place_opt_design #3                         21.18-s099_1
[02/03 14:01:01    398s] =============================================================================================
[02/03 14:01:01    398s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:01    398s] ---------------------------------------------------------------------------------------------
[02/03 14:01:01    398s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:01    398s] ---------------------------------------------------------------------------------------------
[02/03 14:01:01    398s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:01    398s] ---------------------------------------------------------------------------------------------
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] Enable CTE adjustment.
[02/03 14:01:01    398s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1845.9M, totSessionCpu=0:06:39 **
[02/03 14:01:01    398s] Info: 4 threads available for lower-level modules during optimization.
[02/03 14:01:01    398s] GigaOpt running with 4 threads.
[02/03 14:01:01    398s] *** InitOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:38.7/0:53:49.0 (0.1), mem = 2780.2M
[02/03 14:01:01    398s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/03 14:01:01    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:2780.2M, EPOCH TIME: 1706986861.061115
[02/03 14:01:01    398s] Processing tracks to init pin-track alignment.
[02/03 14:01:01    398s] z: 2, totalTracks: 1
[02/03 14:01:01    398s] z: 4, totalTracks: 1
[02/03 14:01:01    398s] z: 6, totalTracks: 1
[02/03 14:01:01    398s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:01    398s] All LLGs are deleted
[02/03 14:01:01    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2780.2M, EPOCH TIME: 1706986861.061884
[02/03 14:01:01    398s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2780.2M, EPOCH TIME: 1706986861.061959
[02/03 14:01:01    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2780.2M, EPOCH TIME: 1706986861.062026
[02/03 14:01:01    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2780.2M, EPOCH TIME: 1706986861.062202
[02/03 14:01:01    398s] Max number of tech site patterns supported in site array is 256.
[02/03 14:01:01    398s] Core basic site is core_ji3v
[02/03 14:01:01    398s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2780.2M, EPOCH TIME: 1706986861.069697
[02/03 14:01:01    398s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:01:01    398s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:01:01    398s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2780.2M, EPOCH TIME: 1706986861.071092
[02/03 14:01:01    398s] Fast DP-INIT is on for default
[02/03 14:01:01    398s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:01:01    398s] Atter site array init, number of instance map data is 0.
[02/03 14:01:01    398s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:2780.2M, EPOCH TIME: 1706986861.071360
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:01    398s] OPERPROF:     Starting CMU at level 3, MEM:2780.2M, EPOCH TIME: 1706986861.071516
[02/03 14:01:01    398s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2780.2M, EPOCH TIME: 1706986861.071592
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:01    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:2780.2M, EPOCH TIME: 1706986861.071653
[02/03 14:01:01    398s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2780.2M, EPOCH TIME: 1706986861.071694
[02/03 14:01:01    398s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2780.2M, EPOCH TIME: 1706986861.072724
[02/03 14:01:01    398s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2780.2MB).
[02/03 14:01:01    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.012, MEM:2780.2M, EPOCH TIME: 1706986861.072840
[02/03 14:01:01    398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2780.2M, EPOCH TIME: 1706986861.072912
[02/03 14:01:01    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    398s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:2780.2M, EPOCH TIME: 1706986861.073409
[02/03 14:01:01    398s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:01:01    398s] Summary for sequential cells identification: 
[02/03 14:01:01    398s]   Identified SBFF number: 33
[02/03 14:01:01    398s]   Identified MBFF number: 0
[02/03 14:01:01    398s]   Identified SB Latch number: 0
[02/03 14:01:01    398s]   Identified MB Latch number: 0
[02/03 14:01:01    398s]   Not identified SBFF number: 0
[02/03 14:01:01    398s]   Not identified MBFF number: 0
[02/03 14:01:01    398s]   Not identified SB Latch number: 0
[02/03 14:01:01    398s]   Not identified MB Latch number: 0
[02/03 14:01:01    398s]   Number of sequential cells which are not FFs: 43
[02/03 14:01:01    398s]  Visiting view : slow_functional_mode
[02/03 14:01:01    398s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:01:01    398s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:01:01    398s]  Visiting view : fast_functional_mode
[02/03 14:01:01    398s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:01:01    398s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:01:01    398s] TLC MultiMap info (StdDelay):
[02/03 14:01:01    398s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:01:01    398s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:01:01    398s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:01:01    398s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:01:01    398s]  Setting StdDelay to: 91ps
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] Creating Lib Analyzer ...
[02/03 14:01:01    398s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:01:01    398s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:01:01    398s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:01:01    398s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:01:01    398s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:01:01    398s] 
[02/03 14:01:01    398s] {RT max_rc 0 4 4 0}
[02/03 14:01:01    399s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:39 mem=2788.2M
[02/03 14:01:01    399s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:39 mem=2788.2M
[02/03 14:01:01    399s] Creating Lib Analyzer, finished. 
[02/03 14:01:01    399s] #optDebug: fT-S <1 2 3 1 0>
[02/03 14:01:01    399s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1852.5M, totSessionCpu=0:06:39 **
[02/03 14:01:01    399s] *** optDesign -preCTS ***
[02/03 14:01:01    399s] DRC Margin: user margin 0.0; extra margin 0.2
[02/03 14:01:01    399s] Setup Target Slack: user slack 0; extra slack 0.0
[02/03 14:01:01    399s] Hold Target Slack: user slack 0
[02/03 14:01:01    399s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2788.2M, EPOCH TIME: 1706986861.625002
[02/03 14:01:01    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:01    399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2788.2M, EPOCH TIME: 1706986861.632658
[02/03 14:01:01    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:01    399s] Multi-VT timing optimization disabled based on library information.
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:01:01    399s] Deleting Lib Analyzer.
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] TimeStamp Deleting Cell Server End ...
[02/03 14:01:01    399s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:01:01    399s] Summary for sequential cells identification: 
[02/03 14:01:01    399s]   Identified SBFF number: 33
[02/03 14:01:01    399s]   Identified MBFF number: 0
[02/03 14:01:01    399s]   Identified SB Latch number: 0
[02/03 14:01:01    399s]   Identified MB Latch number: 0
[02/03 14:01:01    399s]   Not identified SBFF number: 0
[02/03 14:01:01    399s]   Not identified MBFF number: 0
[02/03 14:01:01    399s]   Not identified SB Latch number: 0
[02/03 14:01:01    399s]   Not identified MB Latch number: 0
[02/03 14:01:01    399s]   Number of sequential cells which are not FFs: 43
[02/03 14:01:01    399s]  Visiting view : slow_functional_mode
[02/03 14:01:01    399s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:01:01    399s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:01:01    399s]  Visiting view : fast_functional_mode
[02/03 14:01:01    399s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:01:01    399s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:01:01    399s] TLC MultiMap info (StdDelay):
[02/03 14:01:01    399s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:01:01    399s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:01:01    399s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:01:01    399s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:01:01    399s]  Setting StdDelay to: 91ps
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] TimeStamp Deleting Cell Server End ...
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] Creating Lib Analyzer ...
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:01:01    399s] Summary for sequential cells identification: 
[02/03 14:01:01    399s]   Identified SBFF number: 33
[02/03 14:01:01    399s]   Identified MBFF number: 0
[02/03 14:01:01    399s]   Identified SB Latch number: 0
[02/03 14:01:01    399s]   Identified MB Latch number: 0
[02/03 14:01:01    399s]   Not identified SBFF number: 0
[02/03 14:01:01    399s]   Not identified MBFF number: 0
[02/03 14:01:01    399s]   Not identified SB Latch number: 0
[02/03 14:01:01    399s]   Not identified MB Latch number: 0
[02/03 14:01:01    399s]   Number of sequential cells which are not FFs: 43
[02/03 14:01:01    399s]  Visiting view : slow_functional_mode
[02/03 14:01:01    399s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:01:01    399s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:01:01    399s]  Visiting view : fast_functional_mode
[02/03 14:01:01    399s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:01:01    399s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:01:01    399s] TLC MultiMap info (StdDelay):
[02/03 14:01:01    399s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:01:01    399s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:01:01    399s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:01:01    399s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:01:01    399s]  Setting StdDelay to: 91ps
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:01:01    399s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:01:01    399s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:01:01    399s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:01:01    399s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:01:01    399s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:01:01    399s] 
[02/03 14:01:01    399s] {RT max_rc 0 4 4 0}
[02/03 14:01:02    399s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:40 mem=2788.2M
[02/03 14:01:02    399s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:40 mem=2788.2M
[02/03 14:01:02    399s] Creating Lib Analyzer, finished. 
[02/03 14:01:02    399s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2788.2M, EPOCH TIME: 1706986862.152347
[02/03 14:01:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] All LLGs are deleted
[02/03 14:01:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2788.2M, EPOCH TIME: 1706986862.152439
[02/03 14:01:02    399s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2788.2M, EPOCH TIME: 1706986862.152496
[02/03 14:01:02    399s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2788.2M, EPOCH TIME: 1706986862.152618
[02/03 14:01:02    399s] {MMLU 0 0 47}
[02/03 14:01:02    399s] ### Creating LA Mngr. totSessionCpu=0:06:40 mem=2788.2M
[02/03 14:01:02    399s] ### Creating LA Mngr, finished. totSessionCpu=0:06:40 mem=2788.2M
[02/03 14:01:02    399s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2788.20 MB )
[02/03 14:01:02    399s] (I)      ============================ Layers =============================
[02/03 14:01:02    399s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:02    399s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:01:02    399s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:02    399s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:01:02    399s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:01:02    399s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:01:02    399s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:01:02    399s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:01:02    399s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:01:02    399s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:01:02    399s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:01:02    399s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:01:02    399s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:01:02    399s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:01:02    399s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:01:02    399s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:02    399s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:01:02    399s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:01:02    399s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:01:02    399s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:01:02    399s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:01:02    399s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:01:02    399s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:01:02    399s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:01:02    399s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:01:02    399s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:01:02    399s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:01:02    399s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:01:02    399s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:01:02    399s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:01:02    399s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:01:02    399s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:01:02    399s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:01:02    399s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:01:02    399s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:01:02    399s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:01:02    399s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:01:02    399s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:01:02    399s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:01:02    399s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:01:02    399s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:01:02    399s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:01:02    399s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:01:02    399s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:01:02    399s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:01:02    399s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:01:02    399s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:01:02    399s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:01:02    399s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:01:02    399s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:01:02    399s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:01:02    399s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:01:02    399s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:01:02    399s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:01:02    399s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:01:02    399s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:01:02    399s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:01:02    399s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:01:02    399s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:01:02    399s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:01:02    399s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:01:02    399s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:01:02    399s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:01:02    399s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:01:02    399s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:01:02    399s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:01:02    399s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:01:02    399s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:01:02    399s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:01:02    399s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:01:02    399s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:01:02    399s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:01:02    399s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:02    399s] (I)      Started Import and model ( Curr Mem: 2788.20 MB )
[02/03 14:01:02    399s] (I)      Default pattern map key = counter_default.
[02/03 14:01:02    399s] (I)      Number of ignored instance 0
[02/03 14:01:02    399s] (I)      Number of inbound cells 0
[02/03 14:01:02    399s] (I)      Number of opened ILM blockages 0
[02/03 14:01:02    399s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/03 14:01:02    399s] (I)      numMoveCells=44, numMacros=0  numPads=11  numMultiRowHeightInsts=0
[02/03 14:01:02    399s] (I)      cell height: 4480, count: 44
[02/03 14:01:02    399s] (I)      Number of nets = 47 ( 0 ignored )
[02/03 14:01:02    399s] (I)      Read rows... (mem=2788.2M)
[02/03 14:01:02    399s] (I)      Done Read rows (cpu=0.000s, mem=2788.2M)
[02/03 14:01:02    399s] (I)      Identified Clock instances: Flop 8, Clock buffer/inverter 0, Gate 0, Logic 0
[02/03 14:01:02    399s] (I)      Read module constraints... (mem=2788.2M)
[02/03 14:01:02    399s] (I)      Done Read module constraints (cpu=0.000s, mem=2788.2M)
[02/03 14:01:02    399s] (I)      == Non-default Options ==
[02/03 14:01:02    399s] (I)      Maximum routing layer                              : 4
[02/03 14:01:02    399s] (I)      Buffering-aware routing                            : true
[02/03 14:01:02    399s] (I)      Spread congestion away from blockages              : true
[02/03 14:01:02    399s] (I)      Number of threads                                  : 4
[02/03 14:01:02    399s] (I)      Overflow penalty cost                              : 10
[02/03 14:01:02    399s] (I)      Source-to-sink ratio                               : 0.300000
[02/03 14:01:02    399s] (I)      Method to set GCell size                           : row
[02/03 14:01:02    399s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:01:02    399s] (I)      Use row-based GCell size
[02/03 14:01:02    399s] (I)      Use row-based GCell align
[02/03 14:01:02    399s] (I)      layer 0 area = 202000
[02/03 14:01:02    399s] (I)      layer 1 area = 202000
[02/03 14:01:02    399s] (I)      layer 2 area = 202000
[02/03 14:01:02    399s] (I)      layer 3 area = 202000
[02/03 14:01:02    399s] (I)      GCell unit size   : 4480
[02/03 14:01:02    399s] (I)      GCell multiplier  : 1
[02/03 14:01:02    399s] (I)      GCell row height  : 4480
[02/03 14:01:02    399s] (I)      Actual row height : 4480
[02/03 14:01:02    399s] (I)      GCell align ref   : 10080 10080
[02/03 14:01:02    399s] [NR-eGR] Track table information for default rule: 
[02/03 14:01:02    399s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:01:02    399s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:01:02    399s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:01:02    399s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:01:02    399s] [NR-eGR] METTP has single uniform track structure
[02/03 14:01:02    399s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:01:02    399s] (I)      ================= Default via ==================
[02/03 14:01:02    399s] (I)      +---+--------------------+---------------------+
[02/03 14:01:02    399s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:01:02    399s] (I)      +---+--------------------+---------------------+
[02/03 14:01:02    399s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:01:02    399s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:01:02    399s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:01:02    399s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:01:02    399s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:01:02    399s] (I)      +---+--------------------+---------------------+
[02/03 14:01:02    399s] [NR-eGR] Read 51 PG shapes
[02/03 14:01:02    399s] [NR-eGR] Read 0 clock shapes
[02/03 14:01:02    399s] [NR-eGR] Read 0 other shapes
[02/03 14:01:02    399s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:01:02    399s] [NR-eGR] #Instance Blockages : 0
[02/03 14:01:02    399s] [NR-eGR] #PG Blockages       : 51
[02/03 14:01:02    399s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:01:02    399s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:01:02    399s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:01:02    399s] [NR-eGR] #Other Blockages    : 0
[02/03 14:01:02    399s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:01:02    399s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 14:01:02    399s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 14:01:02    399s] (I)      early_global_route_priority property id does not exist.
[02/03 14:01:02    399s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 14:01:02    399s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 14:01:02    399s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 14:01:02    399s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 14:01:02    399s] (I)      Number of ignored nets                =      0
[02/03 14:01:02    399s] (I)      Number of connected nets              =      0
[02/03 14:01:02    399s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 14:01:02    399s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 14:01:02    399s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:01:02    399s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:01:02    399s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:01:02    399s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:01:02    399s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:01:02    399s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:01:02    399s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:01:02    399s] (I)      Constructing bin map
[02/03 14:01:02    399s] (I)      Initialize bin information with width=8960 height=8960
[02/03 14:01:02    399s] (I)      Done constructing bin map
[02/03 14:01:02    399s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 14:01:02    399s] (I)      Ndr track 0 does not exist
[02/03 14:01:02    399s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:01:02    399s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:01:02    399s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:01:02    399s] (I)      Site width          :   560  (dbu)
[02/03 14:01:02    399s] (I)      Row height          :  4480  (dbu)
[02/03 14:01:02    399s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:01:02    399s] (I)      GCell width         :  4480  (dbu)
[02/03 14:01:02    399s] (I)      GCell height        :  4480  (dbu)
[02/03 14:01:02    399s] (I)      Grid                :    17    15     4
[02/03 14:01:02    399s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:01:02    399s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:01:02    399s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:01:02    399s] (I)      Default wire width  :   230   280   280   280
[02/03 14:01:02    399s] (I)      Default wire space  :   230   280   280   280
[02/03 14:01:02    399s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:01:02    399s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:01:02    399s] (I)      First track coord   :   280   280   280   280
[02/03 14:01:02    399s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:01:02    399s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:01:02    399s] (I)      Num of masks        :     1     1     1     1
[02/03 14:01:02    399s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:01:02    399s] (I)      --------------------------------------------------------
[02/03 14:01:02    399s] 
[02/03 14:01:02    399s] [NR-eGR] ============ Routing rule table ============
[02/03 14:01:02    399s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 14:01:02    399s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:01:02    399s] (I)                    Layer    2    3    4 
[02/03 14:01:02    399s] (I)                    Pitch  560  560  560 
[02/03 14:01:02    399s] (I)             #Used tracks    1    1    1 
[02/03 14:01:02    399s] (I)       #Fully used tracks    1    1    1 
[02/03 14:01:02    399s] [NR-eGR] ========================================
[02/03 14:01:02    399s] [NR-eGR] 
[02/03 14:01:02    399s] (I)      =============== Blocked Tracks ===============
[02/03 14:01:02    399s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:02    399s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:01:02    399s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:02    399s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:01:02    399s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:01:02    399s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:01:02    399s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:01:02    399s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:02    399s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2788.20 MB )
[02/03 14:01:02    399s] (I)      Reset routing kernel
[02/03 14:01:02    399s] (I)      Started Global Routing ( Curr Mem: 2788.20 MB )
[02/03 14:01:02    399s] (I)      totalPins=156  totalGlobalPin=156 (100.00%)
[02/03 14:01:02    399s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:01:02    399s] (I)      #blocked areas for congestion spreading : 0
[02/03 14:01:02    399s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[02/03 14:01:02    399s] (I)      
[02/03 14:01:02    399s] (I)      ============  Phase 1a Route ============
[02/03 14:01:02    399s] (I)      Usage: 257 = (108 H, 149 V) = (5.48% H, 4.38% V) = (4.838e+02um H, 6.675e+02um V)
[02/03 14:01:02    399s] (I)      
[02/03 14:01:02    399s] (I)      ============  Phase 1b Route ============
[02/03 14:01:02    399s] (I)      Usage: 257 = (108 H, 149 V) = (5.48% H, 4.38% V) = (4.838e+02um H, 6.675e+02um V)
[02/03 14:01:02    399s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.151360e+03um
[02/03 14:01:02    399s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:01:02    399s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:01:02    399s] (I)      
[02/03 14:01:02    399s] (I)      ============  Phase 1c Route ============
[02/03 14:01:02    399s] (I)      Usage: 257 = (108 H, 149 V) = (5.48% H, 4.38% V) = (4.838e+02um H, 6.675e+02um V)
[02/03 14:01:02    399s] (I)      
[02/03 14:01:02    399s] (I)      ============  Phase 1d Route ============
[02/03 14:01:02    399s] (I)      Usage: 257 = (108 H, 149 V) = (5.48% H, 4.38% V) = (4.838e+02um H, 6.675e+02um V)
[02/03 14:01:02    399s] (I)      
[02/03 14:01:02    399s] (I)      ============  Phase 1e Route ============
[02/03 14:01:02    399s] (I)      Usage: 257 = (108 H, 149 V) = (5.48% H, 4.38% V) = (4.838e+02um H, 6.675e+02um V)
[02/03 14:01:02    399s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.151360e+03um
[02/03 14:01:02    399s] (I)      
[02/03 14:01:02    399s] (I)      ============  Phase 1l Route ============
[02/03 14:01:02    399s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:01:02    399s] (I)      Layer  2:       1320       175         0         112        1792    ( 5.88%) 
[02/03 14:01:02    399s] (I)      Layer  3:       1856       109         0           0        1920    ( 0.00%) 
[02/03 14:01:02    399s] (I)      Layer  4:       1834        31         0           0        1904    ( 0.00%) 
[02/03 14:01:02    399s] (I)      Total:          5010       315         0         112        5616    ( 1.96%) 
[02/03 14:01:02    399s] (I)      
[02/03 14:01:02    399s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:01:02    399s] [NR-eGR]                        OverCon            
[02/03 14:01:02    399s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:01:02    399s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:01:02    399s] [NR-eGR] ----------------------------------------------
[02/03 14:01:02    399s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:02    399s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:02    399s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:02    399s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:02    399s] [NR-eGR] ----------------------------------------------
[02/03 14:01:02    399s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:01:02    399s] [NR-eGR] 
[02/03 14:01:02    399s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2788.20 MB )
[02/03 14:01:02    399s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:01:02    399s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:01:02    399s] (I)      ============= Track Assignment ============
[02/03 14:01:02    399s] (I)      Started Track Assignment (4T) ( Curr Mem: 2788.20 MB )
[02/03 14:01:02    399s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:01:02    399s] (I)      Run Multi-thread track assignment
[02/03 14:01:02    399s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2788.20 MB )
[02/03 14:01:02    399s] (I)      Started Export ( Curr Mem: 2788.20 MB )
[02/03 14:01:02    399s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:01:02    399s] [NR-eGR] ----------------------------------
[02/03 14:01:02    399s] [NR-eGR]  MET1    (1H)             0   145 
[02/03 14:01:02    399s] [NR-eGR]  MET2    (2V)           589   207 
[02/03 14:01:02    399s] [NR-eGR]  MET3    (3H)           491    25 
[02/03 14:01:02    399s] [NR-eGR]  MET4    (4V)           149     0 
[02/03 14:01:02    399s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:01:02    399s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:01:02    399s] [NR-eGR] ----------------------------------
[02/03 14:01:02    399s] [NR-eGR]          Total         1229   377 
[02/03 14:01:02    399s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:01:02    399s] [NR-eGR] Total half perimeter of net bounding box: 1004um
[02/03 14:01:02    399s] [NR-eGR] Total length: 1229um, number of vias: 377
[02/03 14:01:02    399s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:01:02    399s] [NR-eGR] Total eGR-routed clock nets wire length: 122um, number of vias: 26
[02/03 14:01:02    399s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:01:02    399s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2778.69 MB )
[02/03 14:01:02    399s] Saved RC grid cleaned up.
[02/03 14:01:02    399s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2756.69 MB )
[02/03 14:01:02    399s] (I)      ======================================= Runtime Summary ========================================
[02/03 14:01:02    399s] (I)       Step                                             %       Start      Finish      Real       CPU 
[02/03 14:01:02    399s] (I)      ------------------------------------------------------------------------------------------------
[02/03 14:01:02    399s] (I)       Early Global Route kernel                  100.00%  941.55 sec  941.60 sec  0.05 sec  0.06 sec 
[02/03 14:01:02    399s] (I)       +-Import and model                           9.15%  941.56 sec  941.57 sec  0.00 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       | +-Create place DB                          1.12%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | +-Import place data                      0.94%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Read instances and placement         0.18%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Read nets                            0.11%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Create route DB                          5.30%  941.56 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | +-Import route data (4T)                 4.79%  941.56 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Read blockages ( Layer 2-4 )         1.52%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Read routing blockages             0.01%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Read instance blockages            0.03%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Read PG blockages                  0.06%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Read clock blockages               0.03%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Read other blockages               0.03%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Read halo blockages                0.01%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Read boundary cut boxes            0.01%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Read blackboxes                      0.04%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Read prerouted                       0.05%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Read unlegalized nets                0.01%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Read nets                            0.06%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Set up via pillars                   0.01%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Initialize 3D grid graph             0.01%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Model blockage capacity              0.31%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Initialize 3D capacity             0.10%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Read aux data                            0.06%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Others data preparation                  0.05%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Create route kernel                      1.69%  941.57 sec  941.57 sec  0.00 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       +-Global Routing                            20.72%  941.57 sec  941.58 sec  0.01 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       | +-Initialization                           0.07%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Net group 1                             19.52%  941.57 sec  941.58 sec  0.01 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       | | +-Generate topology (4T)                 1.43%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | +-Phase 1a                               2.02%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Pattern routing (4T)                 1.51%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Add via demand to 2D                 0.02%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | +-Phase 1b                               0.07%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | +-Phase 1c                               0.03%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | +-Phase 1d                               0.03%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | +-Phase 1e                               0.41%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | +-Route legalization                   0.18%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | | | +-Legalize Reach Aware Violations    0.01%  941.57 sec  941.57 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | | +-Phase 1l                              13.73%  941.57 sec  941.58 sec  0.01 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       | | | +-Layer assignment (4T)               13.50%  941.57 sec  941.58 sec  0.01 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       | +-Clean cong LA                            0.01%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       +-Export 3D cong map                         0.31%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Export 2D cong map                       0.07%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       +-Extract Global 3D Wires                    0.02%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       +-Track Assignment (4T)                      2.89%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Initialization                           0.03%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Track Assignment Kernel                  2.24%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Free Memory                              0.01%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       +-Export                                    33.55%  941.58 sec  941.60 sec  0.02 sec  0.02 sec 
[02/03 14:01:02    399s] (I)       | +-Export DB wires                          2.05%  941.58 sec  941.58 sec  0.00 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       | | +-Export all nets (4T)                   0.95%  941.58 sec  941.58 sec  0.00 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       | | +-Set wire vias (4T)                     0.69%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Report wirelength                        1.46%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Update net boxes                         0.10%  941.58 sec  941.58 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)       | +-Update timing                           29.18%  941.58 sec  941.60 sec  0.02 sec  0.01 sec 
[02/03 14:01:02    399s] (I)       +-Postprocess design                         6.16%  941.60 sec  941.60 sec  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)      ====================== Summary by functions ======================
[02/03 14:01:02    399s] (I)       Lv  Step                                   %      Real       CPU 
[02/03 14:01:02    399s] (I)      ------------------------------------------------------------------
[02/03 14:01:02    399s] (I)        0  Early Global Route kernel        100.00%  0.05 sec  0.06 sec 
[02/03 14:01:02    399s] (I)        1  Export                            33.55%  0.02 sec  0.02 sec 
[02/03 14:01:02    399s] (I)        1  Global Routing                    20.72%  0.01 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        1  Import and model                   9.15%  0.00 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        1  Postprocess design                 6.16%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        1  Track Assignment (4T)              2.89%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        1  Export 3D cong map                 0.31%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        1  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Update timing                     29.18%  0.02 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        2  Net group 1                       19.52%  0.01 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        2  Create route DB                    5.30%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Track Assignment Kernel            2.24%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Export DB wires                    2.05%  0.00 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        2  Create route kernel                1.69%  0.00 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        2  Report wirelength                  1.46%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Create place DB                    1.12%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Update net boxes                   0.10%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Initialization                     0.10%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Read aux data                      0.06%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Others data preparation            0.05%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Phase 1l                          13.73%  0.01 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        3  Import route data (4T)             4.79%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Phase 1a                           2.02%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Generate topology (4T)             1.43%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Export all nets (4T)               0.95%  0.00 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        3  Import place data                  0.94%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Set wire vias (4T)                 0.69%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Phase 1e                           0.41%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Phase 1b                           0.07%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        3  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Layer assignment (4T)             13.50%  0.01 sec  0.01 sec 
[02/03 14:01:02    399s] (I)        4  Read blockages ( Layer 2-4 )       1.52%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Pattern routing (4T)               1.51%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Model blockage capacity            0.31%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Route legalization                 0.18%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Read instances and placement       0.18%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Read nets                          0.17%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Read prerouted                     0.05%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Read blackboxes                    0.04%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Add via demand to 2D               0.02%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Initialize 3D grid graph           0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Read unlegalized nets              0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Initialize 3D capacity             0.10%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Read PG blockages                  0.06%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Read instance blockages            0.03%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Read other blockages               0.03%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Legalize Reach Aware Violations    0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[02/03 14:01:02    399s] {MMLU 0 0 47}
[02/03 14:01:02    399s] ### Creating LA Mngr. totSessionCpu=0:06:40 mem=2756.7M
[02/03 14:01:02    399s] 
[02/03 14:01:02    399s] Trim Metal Layers:
[02/03 14:01:02    399s] LayerId::1 widthSet size::4
[02/03 14:01:02    399s] LayerId::2 widthSet size::4
[02/03 14:01:02    399s] LayerId::3 widthSet size::4
[02/03 14:01:02    399s] LayerId::4 widthSet size::4
[02/03 14:01:02    399s] LayerId::5 widthSet size::4
[02/03 14:01:02    399s] LayerId::6 widthSet size::2
[02/03 14:01:02    399s] Updating RC grid for preRoute extraction ...
[02/03 14:01:02    399s] eee: pegSigSF::1.070000
[02/03 14:01:02    399s] Initializing multi-corner capacitance tables ... 
[02/03 14:01:02    399s] Initializing multi-corner resistance tables ...
[02/03 14:01:02    399s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 14:01:02    399s] eee: l::2 avDens::0.065825 usedTrk::21.064062 availTrk::320.000000 sigTrk::21.064062
[02/03 14:01:02    399s] eee: l::3 avDens::0.034238 usedTrk::10.956250 availTrk::320.000000 sigTrk::10.956250
[02/03 14:01:02    399s] eee: l::4 avDens::0.013854 usedTrk::3.325000 availTrk::240.000000 sigTrk::3.325000
[02/03 14:01:02    399s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:01:02    399s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:01:02    399s] {RT max_rc 0 4 4 0}
[02/03 14:01:02    399s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.121235 aWlH=0.000000 lMod=0 pMax=0.837600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:01:02    399s] ### Creating LA Mngr, finished. totSessionCpu=0:06:40 mem=2756.7M
[02/03 14:01:02    399s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 14:01:02    399s] PreRoute RC Extraction called for design counter.
[02/03 14:01:02    399s] RC Extraction called in multi-corner(2) mode.
[02/03 14:01:02    399s] RCMode: PreRoute
[02/03 14:01:02    399s]       RC Corner Indexes            0       1   
[02/03 14:01:02    399s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:01:02    399s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:02    399s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:02    399s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:02    399s] Shrink Factor                : 1.00000
[02/03 14:01:02    399s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 14:01:02    399s] Using capacitance table file ...
[02/03 14:01:02    399s] 
[02/03 14:01:02    399s] Trim Metal Layers:
[02/03 14:01:02    399s] LayerId::1 widthSet size::4
[02/03 14:01:02    399s] LayerId::2 widthSet size::4
[02/03 14:01:02    399s] LayerId::3 widthSet size::4
[02/03 14:01:02    399s] LayerId::4 widthSet size::4
[02/03 14:01:02    399s] LayerId::5 widthSet size::4
[02/03 14:01:02    399s] LayerId::6 widthSet size::2
[02/03 14:01:02    399s] Updating RC grid for preRoute extraction ...
[02/03 14:01:02    399s] eee: pegSigSF::1.070000
[02/03 14:01:02    399s] Initializing multi-corner capacitance tables ... 
[02/03 14:01:02    399s] Initializing multi-corner resistance tables ...
[02/03 14:01:02    399s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 14:01:02    399s] eee: l::2 avDens::0.065825 usedTrk::21.064062 availTrk::320.000000 sigTrk::21.064062
[02/03 14:01:02    399s] eee: l::3 avDens::0.034238 usedTrk::10.956250 availTrk::320.000000 sigTrk::10.956250
[02/03 14:01:02    399s] eee: l::4 avDens::0.013854 usedTrk::3.325000 availTrk::240.000000 sigTrk::3.325000
[02/03 14:01:02    399s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:01:02    399s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:01:02    399s] {RT max_rc 0 4 4 0}
[02/03 14:01:02    399s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.121235 aWlH=0.000000 lMod=0 pMax=0.837600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:01:02    399s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2756.688M)
[02/03 14:01:02    399s] All LLGs are deleted
[02/03 14:01:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2756.7M, EPOCH TIME: 1706986862.256146
[02/03 14:01:02    399s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2756.7M, EPOCH TIME: 1706986862.256229
[02/03 14:01:02    399s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2756.7M, EPOCH TIME: 1706986862.256291
[02/03 14:01:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2756.7M, EPOCH TIME: 1706986862.256589
[02/03 14:01:02    399s] Max number of tech site patterns supported in site array is 256.
[02/03 14:01:02    399s] Core basic site is core_ji3v
[02/03 14:01:02    399s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2756.7M, EPOCH TIME: 1706986862.263688
[02/03 14:01:02    399s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:01:02    399s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:01:02    399s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2756.7M, EPOCH TIME: 1706986862.264841
[02/03 14:01:02    399s] Fast DP-INIT is on for default
[02/03 14:01:02    399s] Atter site array init, number of instance map data is 0.
[02/03 14:01:02    399s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2756.7M, EPOCH TIME: 1706986862.265046
[02/03 14:01:02    399s] 
[02/03 14:01:02    399s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:02    399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2756.7M, EPOCH TIME: 1706986862.265202
[02/03 14:01:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    399s] Starting delay calculation for Setup views
[02/03 14:01:02    399s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:01:02    399s] #################################################################################
[02/03 14:01:02    399s] # Design Stage: PreRoute
[02/03 14:01:02    399s] # Design Name: counter
[02/03 14:01:02    399s] # Design Mode: 180nm
[02/03 14:01:02    399s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:01:02    399s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:01:02    399s] # Signoff Settings: SI Off 
[02/03 14:01:02    399s] #################################################################################
[02/03 14:01:02    399s] Topological Sorting (REAL = 0:00:00.0, MEM = 2774.5M, InitMEM = 2774.5M)
[02/03 14:01:02    399s] Calculate delays in BcWc mode...
[02/03 14:01:02    399s] Start delay calculation (fullDC) (4 T). (MEM=2774.52)
[02/03 14:01:02    399s] End AAE Lib Interpolated Model. (MEM=2786.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:01:02    399s] Total number of fetched objects 47
[02/03 14:01:02    399s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:01:02    399s] End delay calculation. (MEM=2925.72 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:01:02    399s] End delay calculation (fullDC). (MEM=2925.72 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:01:02    399s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2925.7M) ***
[02/03 14:01:02    400s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:40 mem=2956.7M)
[02/03 14:01:02    400s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.237  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2988.3M, EPOCH TIME: 1706986862.449074
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:02    400s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2988.3M, EPOCH TIME: 1706986862.457132
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] Density: 40.316%
------------------------------------------------------------------

[02/03 14:01:02    400s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1870.0M, totSessionCpu=0:06:40 **
[02/03 14:01:02    400s] *** InitOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:40.1/0:53:50.4 (0.1), mem = 2799.3M
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] =============================================================================================
[02/03 14:01:02    400s]  Step TAT Report : InitOpt #1 / place_opt_design #3                             21.18-s099_1
[02/03 14:01:02    400s] =============================================================================================
[02/03 14:01:02    400s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:02    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:02    400s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:02    400s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.1
[02/03 14:01:02    400s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:02    400s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:02    400s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  74.1 % )     0:00:01.0 /  0:00:01.0    1.0
[02/03 14:01:02    400s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:02    400s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:02    400s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 14:01:02    400s] [ ExtractRC              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:01:02    400s] [ TimingUpdate           ]      1   0:00:00.1  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:01:02    400s] [ FullDelayCalc          ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:01:02    400s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:02    400s] [ MISC                   ]          0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.0    0.7
[02/03 14:01:02    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:02    400s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 14:01:02    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/03 14:01:02    400s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:01:02    400s] ### Creating PhyDesignMc. totSessionCpu=0:06:40 mem=2799.3M
[02/03 14:01:02    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:2799.3M, EPOCH TIME: 1706986862.459383
[02/03 14:01:02    400s] Processing tracks to init pin-track alignment.
[02/03 14:01:02    400s] z: 2, totalTracks: 1
[02/03 14:01:02    400s] z: 4, totalTracks: 1
[02/03 14:01:02    400s] z: 6, totalTracks: 1
[02/03 14:01:02    400s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:02    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2799.3M, EPOCH TIME: 1706986862.460169
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:02    400s] OPERPROF:     Starting CMU at level 3, MEM:2799.3M, EPOCH TIME: 1706986862.468001
[02/03 14:01:02    400s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2799.3M, EPOCH TIME: 1706986862.468096
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:02    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2799.3M, EPOCH TIME: 1706986862.468157
[02/03 14:01:02    400s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2799.3M, EPOCH TIME: 1706986862.468196
[02/03 14:01:02    400s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2799.3M, EPOCH TIME: 1706986862.469081
[02/03 14:01:02    400s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2799.3MB).
[02/03 14:01:02    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2799.3M, EPOCH TIME: 1706986862.469194
[02/03 14:01:02    400s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 14:01:02    400s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:40 mem=2799.3M
[02/03 14:01:02    400s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2799.3M, EPOCH TIME: 1706986862.469447
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2799.3M, EPOCH TIME: 1706986862.469955
[02/03 14:01:02    400s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 14:01:02    400s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:01:02    400s] ### Creating PhyDesignMc. totSessionCpu=0:06:40 mem=2799.3M
[02/03 14:01:02    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:2799.3M, EPOCH TIME: 1706986862.470220
[02/03 14:01:02    400s] Processing tracks to init pin-track alignment.
[02/03 14:01:02    400s] z: 2, totalTracks: 1
[02/03 14:01:02    400s] z: 4, totalTracks: 1
[02/03 14:01:02    400s] z: 6, totalTracks: 1
[02/03 14:01:02    400s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:02    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2799.3M, EPOCH TIME: 1706986862.471051
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:02    400s] OPERPROF:     Starting CMU at level 3, MEM:2799.3M, EPOCH TIME: 1706986862.478444
[02/03 14:01:02    400s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2799.3M, EPOCH TIME: 1706986862.478565
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:02    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2799.3M, EPOCH TIME: 1706986862.478625
[02/03 14:01:02    400s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2799.3M, EPOCH TIME: 1706986862.478664
[02/03 14:01:02    400s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2799.3M, EPOCH TIME: 1706986862.479461
[02/03 14:01:02    400s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2799.3MB).
[02/03 14:01:02    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2799.3M, EPOCH TIME: 1706986862.479558
[02/03 14:01:02    400s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 14:01:02    400s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:40 mem=2799.3M
[02/03 14:01:02    400s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2799.3M, EPOCH TIME: 1706986862.479716
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:2799.3M, EPOCH TIME: 1706986862.480203
[02/03 14:01:02    400s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 14:01:02    400s] *** Starting optimizing excluded clock nets MEM= 2799.3M) ***
[02/03 14:01:02    400s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2799.3M) ***
[02/03 14:01:02    400s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[02/03 14:01:02    400s] Begin: GigaOpt Route Type Constraints Refinement
[02/03 14:01:02    400s] *** CongRefineRouteType #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:40.1/0:53:50.4 (0.1), mem = 2799.3M
[02/03 14:01:02    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.13
[02/03 14:01:02    400s] ### Creating RouteCongInterface, started
[02/03 14:01:02    400s] #optDebug: Start CG creation (mem=2799.3M)
[02/03 14:01:02    400s]  ...initializing CG  maxDriveDist 681.916000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 68.191000 
[02/03 14:01:02    400s] (cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s]  ...processing cgPrt (cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s]  ...processing cgEgp (cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s]  ...processing cgPbk (cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s]  ...processing cgNrb(cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s]  ...processing cgObs (cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s]  ...processing cgCon (cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s]  ...processing cgPdm (cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2875.8M)
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] #optDebug: {0, 1.000}
[02/03 14:01:02    400s] ### Creating RouteCongInterface, finished
[02/03 14:01:02    400s] Updated routing constraints on 0 nets.
[02/03 14:01:02    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.13
[02/03 14:01:02    400s] Bottom Preferred Layer:
[02/03 14:01:02    400s]     None
[02/03 14:01:02    400s] Via Pillar Rule:
[02/03 14:01:02    400s]     None
[02/03 14:01:02    400s] *** CongRefineRouteType #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:06:40.2/0:53:50.4 (0.1), mem = 2875.8M
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] =============================================================================================
[02/03 14:01:02    400s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #3                 21.18-s099_1
[02/03 14:01:02    400s] =============================================================================================
[02/03 14:01:02    400s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:02    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:02    400s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  96.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:01:02    400s] [ MISC                   ]          0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:02    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:02    400s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:01:02    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] End: GigaOpt Route Type Constraints Refinement
[02/03 14:01:02    400s] The useful skew maximum allowed delay set by user is: 1
[02/03 14:01:02    400s] Deleting Lib Analyzer.
[02/03 14:01:02    400s] *** SimplifyNetlist #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:40.2/0:53:50.4 (0.1), mem = 2875.8M
[02/03 14:01:02    400s] Info: 1 clock net  excluded from IPO operation.
[02/03 14:01:02    400s] ### Creating LA Mngr. totSessionCpu=0:06:40 mem=2875.8M
[02/03 14:01:02    400s] ### Creating LA Mngr, finished. totSessionCpu=0:06:40 mem=2875.8M
[02/03 14:01:02    400s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/03 14:01:02    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.14
[02/03 14:01:02    400s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:01:02    400s] ### Creating PhyDesignMc. totSessionCpu=0:06:40 mem=2875.8M
[02/03 14:01:02    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:2875.8M, EPOCH TIME: 1706986862.553539
[02/03 14:01:02    400s] Processing tracks to init pin-track alignment.
[02/03 14:01:02    400s] z: 2, totalTracks: 1
[02/03 14:01:02    400s] z: 4, totalTracks: 1
[02/03 14:01:02    400s] z: 6, totalTracks: 1
[02/03 14:01:02    400s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:02    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2875.8M, EPOCH TIME: 1706986862.554562
[02/03 14:01:02    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:02    400s] OPERPROF:     Starting CMU at level 3, MEM:2875.8M, EPOCH TIME: 1706986862.562457
[02/03 14:01:02    400s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2875.8M, EPOCH TIME: 1706986862.562593
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:02    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2875.8M, EPOCH TIME: 1706986862.562657
[02/03 14:01:02    400s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2875.8M, EPOCH TIME: 1706986862.562696
[02/03 14:01:02    400s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2875.8M, EPOCH TIME: 1706986862.563758
[02/03 14:01:02    400s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2875.8MB).
[02/03 14:01:02    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2875.8M, EPOCH TIME: 1706986862.563887
[02/03 14:01:02    400s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 14:01:02    400s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:40 mem=2875.8M
[02/03 14:01:02    400s] ### Creating RouteCongInterface, started
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] Creating Lib Analyzer ...
[02/03 14:01:02    400s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:01:02    400s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:01:02    400s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:01:02    400s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:01:02    400s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:01:02    400s] 
[02/03 14:01:02    400s] {RT max_rc 0 4 4 0}
[02/03 14:01:03    400s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:41 mem=2875.8M
[02/03 14:01:03    400s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:41 mem=2875.8M
[02/03 14:01:03    400s] Creating Lib Analyzer, finished. 
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] #optDebug: {0, 1.000}
[02/03 14:01:03    400s] ### Creating RouteCongInterface, finished
[02/03 14:01:03    400s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3047.8M, EPOCH TIME: 1706986863.192825
[02/03 14:01:03    400s] Found 0 hard placement blockage before merging.
[02/03 14:01:03    400s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3047.8M, EPOCH TIME: 1706986863.192906
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] Netlist preparation processing... 
[02/03 14:01:03    400s] Removed 0 instance
[02/03 14:01:03    400s] *info: Marking 0 isolation instances dont touch
[02/03 14:01:03    400s] *info: Marking 0 level shifter instances dont touch
[02/03 14:01:03    400s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:01:03    400s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3028.4M, EPOCH TIME: 1706986863.196706
[02/03 14:01:03    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:01:03    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    400s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2838.4M, EPOCH TIME: 1706986863.197530
[02/03 14:01:03    400s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 14:01:03    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.14
[02/03 14:01:03    400s] *** SimplifyNetlist #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:06:40.9/0:53:51.1 (0.1), mem = 2838.4M
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] =============================================================================================
[02/03 14:01:03    400s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #3                     21.18-s099_1
[02/03 14:01:03    400s] =============================================================================================
[02/03 14:01:03    400s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:03    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:03    400s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  83.7 % )     0:00:00.6 /  0:00:00.5    1.0
[02/03 14:01:03    400s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    400s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.7
[02/03 14:01:03    400s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    400s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.5    1.0
[02/03 14:01:03    400s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    400s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    400s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    400s] [ MISC                   ]          0:00:00.1  (  13.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:01:03    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:03    400s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:01:03    400s] ---------------------------------------------------------------------------------------------
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] Active setup views:
[02/03 14:01:03    400s]  slow_functional_mode
[02/03 14:01:03    400s]   Dominating endpoints: 0
[02/03 14:01:03    400s]   Dominating TNS: -0.000
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] Deleting Lib Analyzer.
[02/03 14:01:03    400s] Begin: GigaOpt Global Optimization
[02/03 14:01:03    400s] *info: use new DP (enabled)
[02/03 14:01:03    400s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/03 14:01:03    400s] Info: 1 clock net  excluded from IPO operation.
[02/03 14:01:03    400s] *** GlobalOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:40.9/0:53:51.1 (0.1), mem = 2933.8M
[02/03 14:01:03    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.15
[02/03 14:01:03    400s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:01:03    400s] ### Creating PhyDesignMc. totSessionCpu=0:06:41 mem=2933.8M
[02/03 14:01:03    400s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:01:03    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:2933.8M, EPOCH TIME: 1706986863.210464
[02/03 14:01:03    400s] Processing tracks to init pin-track alignment.
[02/03 14:01:03    400s] z: 2, totalTracks: 1
[02/03 14:01:03    400s] z: 4, totalTracks: 1
[02/03 14:01:03    400s] z: 6, totalTracks: 1
[02/03 14:01:03    400s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:03    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2933.8M, EPOCH TIME: 1706986863.211488
[02/03 14:01:03    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:03    400s] OPERPROF:     Starting CMU at level 3, MEM:2933.8M, EPOCH TIME: 1706986863.219206
[02/03 14:01:03    400s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2933.8M, EPOCH TIME: 1706986863.219336
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:03    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2933.8M, EPOCH TIME: 1706986863.219399
[02/03 14:01:03    400s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2933.8M, EPOCH TIME: 1706986863.219441
[02/03 14:01:03    400s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2933.8M, EPOCH TIME: 1706986863.220246
[02/03 14:01:03    400s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2933.8MB).
[02/03 14:01:03    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2933.8M, EPOCH TIME: 1706986863.220360
[02/03 14:01:03    400s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 14:01:03    400s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:41 mem=2933.8M
[02/03 14:01:03    400s] ### Creating RouteCongInterface, started
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] Creating Lib Analyzer ...
[02/03 14:01:03    400s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:01:03    400s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:01:03    400s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:01:03    400s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:01:03    400s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:01:03    400s] 
[02/03 14:01:03    400s] {RT max_rc 0 4 4 0}
[02/03 14:01:03    401s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:41 mem=2933.8M
[02/03 14:01:03    401s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:41 mem=2933.8M
[02/03 14:01:03    401s] Creating Lib Analyzer, finished. 
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] #optDebug: {0, 1.000}
[02/03 14:01:03    401s] ### Creating RouteCongInterface, finished
[02/03 14:01:03    401s] *info: 1 clock net excluded
[02/03 14:01:03    401s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3048.6M, EPOCH TIME: 1706986863.876090
[02/03 14:01:03    401s] Found 0 hard placement blockage before merging.
[02/03 14:01:03    401s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3048.6M, EPOCH TIME: 1706986863.876243
[02/03 14:01:03    401s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[02/03 14:01:03    401s] Info: End MT loop @oiCellDelayCachingJob.
[02/03 14:01:03    401s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/03 14:01:03    401s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:01:03    401s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
[02/03 14:01:03    401s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:01:03    401s] |   0.000|   0.000|   40.32%|   0:00:00.0| 3064.6M|slow_functional_mode|       NA| NA           |
[02/03 14:01:03    401s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3064.6M) ***
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3064.6M) ***
[02/03 14:01:03    401s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:01:03    401s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/03 14:01:03    401s] Total-nets :: 47, Stn-nets :: 0, ratio :: 0 %, Total-len 1228.69, Stn-len 0
[02/03 14:01:03    401s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2952.9M, EPOCH TIME: 1706986863.892283
[02/03 14:01:03    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:01:03    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    401s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2855.9M, EPOCH TIME: 1706986863.893809
[02/03 14:01:03    401s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 14:01:03    401s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.15
[02/03 14:01:03    401s] *** GlobalOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.1), totSession cpu/real = 0:06:41.6/0:53:51.8 (0.1), mem = 2855.9M
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] =============================================================================================
[02/03 14:01:03    401s]  Step TAT Report : GlobalOpt #1 / place_opt_design #3                           21.18-s099_1
[02/03 14:01:03    401s] =============================================================================================
[02/03 14:01:03    401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:03    401s] ---------------------------------------------------------------------------------------------
[02/03 14:01:03    401s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    401s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  80.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:01:03    401s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    401s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:01:03    401s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    401s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:01:03    401s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:03    401s] [ TransformInit          ]      1   0:00:00.1  (  14.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:01:03    401s] [ MISC                   ]          0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    2.6
[02/03 14:01:03    401s] ---------------------------------------------------------------------------------------------
[02/03 14:01:03    401s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.1
[02/03 14:01:03    401s] ---------------------------------------------------------------------------------------------
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] End: GigaOpt Global Optimization
[02/03 14:01:03    401s] *** Timing Is met
[02/03 14:01:03    401s] *** Check timing (0:00:00.0)
[02/03 14:01:03    401s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 14:01:03    401s] Deleting Lib Analyzer.
[02/03 14:01:03    401s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/03 14:01:03    401s] Info: 1 clock net  excluded from IPO operation.
[02/03 14:01:03    401s] ### Creating LA Mngr. totSessionCpu=0:06:42 mem=2855.9M
[02/03 14:01:03    401s] ### Creating LA Mngr, finished. totSessionCpu=0:06:42 mem=2855.9M
[02/03 14:01:03    401s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/03 14:01:03    401s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:01:03    401s] ### Creating PhyDesignMc. totSessionCpu=0:06:42 mem=3031.0M
[02/03 14:01:03    401s] OPERPROF: Starting DPlace-Init at level 1, MEM:3031.0M, EPOCH TIME: 1706986863.904723
[02/03 14:01:03    401s] Processing tracks to init pin-track alignment.
[02/03 14:01:03    401s] z: 2, totalTracks: 1
[02/03 14:01:03    401s] z: 4, totalTracks: 1
[02/03 14:01:03    401s] z: 6, totalTracks: 1
[02/03 14:01:03    401s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:03    401s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3031.0M, EPOCH TIME: 1706986863.905588
[02/03 14:01:03    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:03    401s] OPERPROF:     Starting CMU at level 3, MEM:3031.0M, EPOCH TIME: 1706986863.913243
[02/03 14:01:03    401s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3031.0M, EPOCH TIME: 1706986863.913386
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:03    401s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3031.0M, EPOCH TIME: 1706986863.913449
[02/03 14:01:03    401s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3031.0M, EPOCH TIME: 1706986863.913489
[02/03 14:01:03    401s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3063.0M, EPOCH TIME: 1706986863.914653
[02/03 14:01:03    401s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3063.0MB).
[02/03 14:01:03    401s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3063.0M, EPOCH TIME: 1706986863.914768
[02/03 14:01:03    401s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 14:01:03    401s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:42 mem=3063.0M
[02/03 14:01:03    401s] Begin: Area Reclaim Optimization
[02/03 14:01:03    401s] *** AreaOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:41.6/0:53:51.8 (0.1), mem = 3063.0M
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] Creating Lib Analyzer ...
[02/03 14:01:03    401s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:01:03    401s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:01:03    401s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:01:03    401s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:01:03    401s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:01:03    401s] 
[02/03 14:01:03    401s] {RT max_rc 0 4 4 0}
[02/03 14:01:04    402s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:42 mem=3065.0M
[02/03 14:01:04    402s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:42 mem=3065.0M
[02/03 14:01:04    402s] Creating Lib Analyzer, finished. 
[02/03 14:01:04    402s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.16
[02/03 14:01:04    402s] ### Creating RouteCongInterface, started
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] #optDebug: {0, 1.000}
[02/03 14:01:04    402s] ### Creating RouteCongInterface, finished
[02/03 14:01:04    402s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3065.0M, EPOCH TIME: 1706986864.477049
[02/03 14:01:04    402s] Found 0 hard placement blockage before merging.
[02/03 14:01:04    402s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3065.0M, EPOCH TIME: 1706986864.477122
[02/03 14:01:04    402s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 14:01:04    402s] +---------+---------+--------+--------+------------+--------+
[02/03 14:01:04    402s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/03 14:01:04    402s] +---------+---------+--------+--------+------------+--------+
[02/03 14:01:04    402s] |   40.32%|        -|   0.000|   0.000|   0:00:00.0| 3065.0M|
[02/03 14:01:04    402s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
[02/03 14:01:04    402s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[02/03 14:01:04    402s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
[02/03 14:01:04    402s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
[02/03 14:01:04    402s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
[02/03 14:01:04    402s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[02/03 14:01:04    402s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
[02/03 14:01:04    402s] +---------+---------+--------+--------+------------+--------+
[02/03 14:01:04    402s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/03 14:01:04    402s] --------------------------------------------------------------
[02/03 14:01:04    402s] |                                   | Total     | Sequential |
[02/03 14:01:04    402s] --------------------------------------------------------------
[02/03 14:01:04    402s] | Num insts resized                 |       0  |       0    |
[02/03 14:01:04    402s] | Num insts undone                  |       0  |       0    |
[02/03 14:01:04    402s] | Num insts Downsized               |       0  |       0    |
[02/03 14:01:04    402s] | Num insts Samesized               |       0  |       0    |
[02/03 14:01:04    402s] | Num insts Upsized                 |       0  |       0    |
[02/03 14:01:04    402s] | Num multiple commits+uncommits    |       0  |       -    |
[02/03 14:01:04    402s] --------------------------------------------------------------
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/03 14:01:04    402s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[02/03 14:01:04    402s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:01:04    402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.16
[02/03 14:01:04    402s] *** AreaOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:42.2/0:53:52.4 (0.1), mem = 3066.0M
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] =============================================================================================
[02/03 14:01:04    402s]  Step TAT Report : AreaOpt #1 / place_opt_design #3                             21.18-s099_1
[02/03 14:01:04    402s] =============================================================================================
[02/03 14:01:04    402s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:04    402s] ---------------------------------------------------------------------------------------------
[02/03 14:01:04    402s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  82.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 14:01:04    402s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 14:01:04    402s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 14:01:04    402s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ OptEval                ]     45   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ OptCommit              ]     45   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:04    402s] [ MISC                   ]          0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:01:04    402s] ---------------------------------------------------------------------------------------------
[02/03 14:01:04    402s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:01:04    402s] ---------------------------------------------------------------------------------------------
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] Executing incremental physical updates
[02/03 14:01:04    402s] Executing incremental physical updates
[02/03 14:01:04    402s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2954.3M, EPOCH TIME: 1706986864.505119
[02/03 14:01:04    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:01:04    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2859.3M, EPOCH TIME: 1706986864.506130
[02/03 14:01:04    402s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 14:01:04    402s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2859.31M, totSessionCpu=0:06:42).
[02/03 14:01:04    402s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2859.3M, EPOCH TIME: 1706986864.510266
[02/03 14:01:04    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:04    402s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2859.3M, EPOCH TIME: 1706986864.517819
[02/03 14:01:04    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] **INFO: Flow update: Design is easy to close.
[02/03 14:01:04    402s] *** IncrReplace #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:42.2/0:53:52.4 (0.1), mem = 2859.3M
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] *** Start incrementalPlace ***
[02/03 14:01:04    402s] User Input Parameters:
[02/03 14:01:04    402s] - Congestion Driven    : On
[02/03 14:01:04    402s] - Timing Driven        : On
[02/03 14:01:04    402s] - Area-Violation Based : On
[02/03 14:01:04    402s] - Start Rollback Level : -5
[02/03 14:01:04    402s] - Legalized            : On
[02/03 14:01:04    402s] - Window Based         : Off
[02/03 14:01:04    402s] - eDen incr mode       : Off
[02/03 14:01:04    402s] - Small incr mode      : Off
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] no activity file in design. spp won't run.
[02/03 14:01:04    402s] Effort level <high> specified for reg2reg path_group
[02/03 14:01:04    402s] No Views given, use default active views for adaptive view pruning
[02/03 14:01:04    402s] SKP will enable view:
[02/03 14:01:04    402s]   slow_functional_mode
[02/03 14:01:04    402s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2861.3M, EPOCH TIME: 1706986864.571936
[02/03 14:01:04    402s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:2861.3M, EPOCH TIME: 1706986864.573514
[02/03 14:01:04    402s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2861.3M, EPOCH TIME: 1706986864.573581
[02/03 14:01:04    402s] Starting Early Global Route congestion estimation: mem = 2861.3M
[02/03 14:01:04    402s] (I)      ============================ Layers =============================
[02/03 14:01:04    402s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:04    402s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:01:04    402s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:04    402s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:01:04    402s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:01:04    402s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:01:04    402s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:01:04    402s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:01:04    402s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:01:04    402s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:01:04    402s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:01:04    402s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:01:04    402s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:01:04    402s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:01:04    402s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:01:04    402s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:04    402s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:01:04    402s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:01:04    402s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:01:04    402s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:01:04    402s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:01:04    402s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:01:04    402s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:01:04    402s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:01:04    402s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:01:04    402s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:01:04    402s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:01:04    402s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:01:04    402s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:01:04    402s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:01:04    402s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:01:04    402s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:01:04    402s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:01:04    402s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:01:04    402s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:01:04    402s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:01:04    402s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:01:04    402s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:01:04    402s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:01:04    402s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:01:04    402s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:01:04    402s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:01:04    402s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:01:04    402s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:01:04    402s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:01:04    402s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:01:04    402s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:01:04    402s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:01:04    402s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:01:04    402s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:01:04    402s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:01:04    402s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:01:04    402s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:01:04    402s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:01:04    402s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:01:04    402s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:01:04    402s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:01:04    402s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:01:04    402s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:01:04    402s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:01:04    402s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:01:04    402s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:01:04    402s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:01:04    402s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:01:04    402s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:01:04    402s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:01:04    402s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:01:04    402s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:01:04    402s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:01:04    402s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:01:04    402s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:01:04    402s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:01:04    402s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:04    402s] (I)      Started Import and model ( Curr Mem: 2861.31 MB )
[02/03 14:01:04    402s] (I)      Default pattern map key = counter_default.
[02/03 14:01:04    402s] (I)      == Non-default Options ==
[02/03 14:01:04    402s] (I)      Maximum routing layer                              : 4
[02/03 14:01:04    402s] (I)      Number of threads                                  : 4
[02/03 14:01:04    402s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 14:01:04    402s] (I)      Method to set GCell size                           : row
[02/03 14:01:04    402s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:01:04    402s] (I)      Use row-based GCell size
[02/03 14:01:04    402s] (I)      Use row-based GCell align
[02/03 14:01:04    402s] (I)      layer 0 area = 202000
[02/03 14:01:04    402s] (I)      layer 1 area = 202000
[02/03 14:01:04    402s] (I)      layer 2 area = 202000
[02/03 14:01:04    402s] (I)      layer 3 area = 202000
[02/03 14:01:04    402s] (I)      GCell unit size   : 4480
[02/03 14:01:04    402s] (I)      GCell multiplier  : 1
[02/03 14:01:04    402s] (I)      GCell row height  : 4480
[02/03 14:01:04    402s] (I)      Actual row height : 4480
[02/03 14:01:04    402s] (I)      GCell align ref   : 10080 10080
[02/03 14:01:04    402s] [NR-eGR] Track table information for default rule: 
[02/03 14:01:04    402s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:01:04    402s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:01:04    402s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:01:04    402s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:01:04    402s] [NR-eGR] METTP has single uniform track structure
[02/03 14:01:04    402s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:01:04    402s] (I)      ================= Default via ==================
[02/03 14:01:04    402s] (I)      +---+--------------------+---------------------+
[02/03 14:01:04    402s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:01:04    402s] (I)      +---+--------------------+---------------------+
[02/03 14:01:04    402s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:01:04    402s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:01:04    402s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:01:04    402s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:01:04    402s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:01:04    402s] (I)      +---+--------------------+---------------------+
[02/03 14:01:04    402s] [NR-eGR] Read 51 PG shapes
[02/03 14:01:04    402s] [NR-eGR] Read 0 clock shapes
[02/03 14:01:04    402s] [NR-eGR] Read 0 other shapes
[02/03 14:01:04    402s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:01:04    402s] [NR-eGR] #Instance Blockages : 0
[02/03 14:01:04    402s] [NR-eGR] #PG Blockages       : 51
[02/03 14:01:04    402s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:01:04    402s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:01:04    402s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:01:04    402s] [NR-eGR] #Other Blockages    : 0
[02/03 14:01:04    402s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:01:04    402s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 14:01:04    402s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 14:01:04    402s] (I)      early_global_route_priority property id does not exist.
[02/03 14:01:04    402s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 14:01:04    402s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 14:01:04    402s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 14:01:04    402s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 14:01:04    402s] (I)      Number of ignored nets                =      0
[02/03 14:01:04    402s] (I)      Number of connected nets              =      0
[02/03 14:01:04    402s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 14:01:04    402s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 14:01:04    402s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:01:04    402s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:01:04    402s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:01:04    402s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:01:04    402s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:01:04    402s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:01:04    402s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:01:04    402s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 14:01:04    402s] (I)      Ndr track 0 does not exist
[02/03 14:01:04    402s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:01:04    402s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:01:04    402s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:01:04    402s] (I)      Site width          :   560  (dbu)
[02/03 14:01:04    402s] (I)      Row height          :  4480  (dbu)
[02/03 14:01:04    402s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:01:04    402s] (I)      GCell width         :  4480  (dbu)
[02/03 14:01:04    402s] (I)      GCell height        :  4480  (dbu)
[02/03 14:01:04    402s] (I)      Grid                :    17    15     4
[02/03 14:01:04    402s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:01:04    402s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:01:04    402s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:01:04    402s] (I)      Default wire width  :   230   280   280   280
[02/03 14:01:04    402s] (I)      Default wire space  :   230   280   280   280
[02/03 14:01:04    402s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:01:04    402s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:01:04    402s] (I)      First track coord   :   280   280   280   280
[02/03 14:01:04    402s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:01:04    402s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:01:04    402s] (I)      Num of masks        :     1     1     1     1
[02/03 14:01:04    402s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:01:04    402s] (I)      --------------------------------------------------------
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] [NR-eGR] ============ Routing rule table ============
[02/03 14:01:04    402s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 14:01:04    402s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:01:04    402s] (I)                    Layer    2    3    4 
[02/03 14:01:04    402s] (I)                    Pitch  560  560  560 
[02/03 14:01:04    402s] (I)             #Used tracks    1    1    1 
[02/03 14:01:04    402s] (I)       #Fully used tracks    1    1    1 
[02/03 14:01:04    402s] [NR-eGR] ========================================
[02/03 14:01:04    402s] [NR-eGR] 
[02/03 14:01:04    402s] (I)      =============== Blocked Tracks ===============
[02/03 14:01:04    402s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:04    402s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:01:04    402s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:04    402s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:01:04    402s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:01:04    402s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:01:04    402s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:01:04    402s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:04    402s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2861.31 MB )
[02/03 14:01:04    402s] (I)      Reset routing kernel
[02/03 14:01:04    402s] (I)      Started Global Routing ( Curr Mem: 2861.31 MB )
[02/03 14:01:04    402s] (I)      totalPins=156  totalGlobalPin=156 (100.00%)
[02/03 14:01:04    402s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:01:04    402s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[02/03 14:01:04    402s] (I)      
[02/03 14:01:04    402s] (I)      ============  Phase 1a Route ============
[02/03 14:01:04    402s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 4.32% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 14:01:04    402s] (I)      
[02/03 14:01:04    402s] (I)      ============  Phase 1b Route ============
[02/03 14:01:04    402s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 4.32% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 14:01:04    402s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[02/03 14:01:04    402s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:01:04    402s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:01:04    402s] (I)      
[02/03 14:01:04    402s] (I)      ============  Phase 1c Route ============
[02/03 14:01:04    402s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 4.32% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 14:01:04    402s] (I)      
[02/03 14:01:04    402s] (I)      ============  Phase 1d Route ============
[02/03 14:01:04    402s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 4.32% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 14:01:04    402s] (I)      
[02/03 14:01:04    402s] (I)      ============  Phase 1e Route ============
[02/03 14:01:04    402s] (I)      Usage: 255 = (108 H, 147 V) = (5.48% H, 4.32% V) = (4.838e+02um H, 6.586e+02um V)
[02/03 14:01:04    402s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[02/03 14:01:04    402s] (I)      
[02/03 14:01:04    402s] (I)      ============  Phase 1l Route ============
[02/03 14:01:04    402s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:01:04    402s] (I)      Layer  2:       1320       181         0         112        1792    ( 5.88%) 
[02/03 14:01:04    402s] (I)      Layer  3:       1856       108         0           0        1920    ( 0.00%) 
[02/03 14:01:04    402s] (I)      Layer  4:       1834        23         0           0        1904    ( 0.00%) 
[02/03 14:01:04    402s] (I)      Total:          5010       312         0         112        5616    ( 1.96%) 
[02/03 14:01:04    402s] (I)      
[02/03 14:01:04    402s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:01:04    402s] [NR-eGR]                        OverCon            
[02/03 14:01:04    402s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:01:04    402s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:01:04    402s] [NR-eGR] ----------------------------------------------
[02/03 14:01:04    402s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:04    402s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:04    402s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:04    402s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:04    402s] [NR-eGR] ----------------------------------------------
[02/03 14:01:04    402s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:01:04    402s] [NR-eGR] 
[02/03 14:01:04    402s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2861.31 MB )
[02/03 14:01:04    402s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:01:04    402s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:01:04    402s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2861.3M
[02/03 14:01:04    402s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.037, MEM:2861.3M, EPOCH TIME: 1706986864.610295
[02/03 14:01:04    402s] OPERPROF: Starting HotSpotCal at level 1, MEM:2861.3M, EPOCH TIME: 1706986864.610335
[02/03 14:01:04    402s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:04    402s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 14:01:04    402s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:04    402s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 14:01:04    402s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:04    402s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:01:04    402s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:01:04    402s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:2861.3M, EPOCH TIME: 1706986864.611799
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s] === incrementalPlace Internal Loop 1 ===
[02/03 14:01:04    402s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/03 14:01:04    402s] OPERPROF: Starting IPInitSPData at level 1, MEM:2861.3M, EPOCH TIME: 1706986864.612213
[02/03 14:01:04    402s] Processing tracks to init pin-track alignment.
[02/03 14:01:04    402s] z: 2, totalTracks: 1
[02/03 14:01:04    402s] z: 4, totalTracks: 1
[02/03 14:01:04    402s] z: 6, totalTracks: 1
[02/03 14:01:04    402s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:04    402s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2861.3M, EPOCH TIME: 1706986864.613685
[02/03 14:01:04    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:04    402s] 
[02/03 14:01:04    402s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:04    402s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2861.3M, EPOCH TIME: 1706986864.621536
[02/03 14:01:04    402s] OPERPROF:   Starting post-place ADS at level 2, MEM:2861.3M, EPOCH TIME: 1706986864.621594
[02/03 14:01:04    402s] ADSU 0.403 -> 0.403. site 950.000 -> 950.000. GS 35.840
[02/03 14:01:04    402s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1706986864.621736
[02/03 14:01:04    402s] OPERPROF:   Starting spMPad at level 2, MEM:2861.3M, EPOCH TIME: 1706986864.622005
[02/03 14:01:04    402s] OPERPROF:     Starting spContextMPad at level 3, MEM:2861.3M, EPOCH TIME: 1706986864.622058
[02/03 14:01:04    402s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1706986864.622099
[02/03 14:01:04    402s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1706986864.622167
[02/03 14:01:04    402s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2861.3M, EPOCH TIME: 1706986864.622231
[02/03 14:01:04    402s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1706986864.622281
[02/03 14:01:04    402s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2861.3M, EPOCH TIME: 1706986864.622329
[02/03 14:01:04    402s] no activity file in design. spp won't run.
[02/03 14:01:04    402s] [spp] 0
[02/03 14:01:04    402s] [adp] 0:1:1:3
[02/03 14:01:04    402s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1706986864.622396
[02/03 14:01:04    402s] SP #FI/SF FL/PI 0/0 44/0
[02/03 14:01:04    402s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.000, REAL:0.010, MEM:2861.3M, EPOCH TIME: 1706986864.622448
[02/03 14:01:04    402s] PP off. flexM 0
[02/03 14:01:04    402s] OPERPROF: Starting CDPad at level 1, MEM:2861.3M, EPOCH TIME: 1706986864.623510
[02/03 14:01:04    402s] 3DP is on.
[02/03 14:01:04    402s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[02/03 14:01:04    402s] design sh 0.346. rd 0.200
[02/03 14:01:04    402s] design sh 0.339. rd 0.200
[02/03 14:01:04    402s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/03 14:01:04    402s] design sh 0.339. rd 0.200
[02/03 14:01:04    402s] CDPadU 0.790 -> 0.466. R=0.403, N=44, GS=4.480
[02/03 14:01:04    402s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.002, MEM:2861.3M, EPOCH TIME: 1706986864.625864
[02/03 14:01:04    402s] OPERPROF: Starting InitSKP at level 1, MEM:2861.3M, EPOCH TIME: 1706986864.625925
[02/03 14:01:04    402s] no activity file in design. spp won't run.
[02/03 14:01:04    402s] no activity file in design. spp won't run.
[02/03 14:01:05    403s] *** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
[02/03 14:01:05    403s] OPERPROF: Finished InitSKP at level 1, CPU:0.970, REAL:0.552, MEM:2964.3M, EPOCH TIME: 1706986865.177740
[02/03 14:01:05    403s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 14:01:05    403s] no activity file in design. spp won't run.
[02/03 14:01:05    403s] OPERPROF: Starting npPlace at level 1, MEM:3028.4M, EPOCH TIME: 1706986865.180739
[02/03 14:01:05    403s] Iteration  4: Total net bbox = 6.232e+02 (1.27e+02 4.96e+02)
[02/03 14:01:05    403s]               Est.  stn bbox = 7.152e+02 (1.46e+02 5.70e+02)
[02/03 14:01:05    403s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3063.3M
[02/03 14:01:05    403s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.306, MEM:3031.3M, EPOCH TIME: 1706986865.487075
[02/03 14:01:05    403s] Legalizing MH Cells... 0 / 0 (level 2)
[02/03 14:01:05    403s] No instances found in the vector
[02/03 14:01:05    403s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2967.2M, DRC: 0)
[02/03 14:01:05    403s] 0 (out of 0) MH cells were successfully legalized.
[02/03 14:01:05    403s] no activity file in design. spp won't run.
[02/03 14:01:05    403s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 14:01:05    403s] no activity file in design. spp won't run.
[02/03 14:01:05    403s] OPERPROF: Starting npPlace at level 1, MEM:2999.3M, EPOCH TIME: 1706986865.496000
[02/03 14:01:05    403s] Iteration  5: Total net bbox = 7.178e+02 (2.53e+02 4.64e+02)
[02/03 14:01:05    403s]               Est.  stn bbox = 8.302e+02 (2.93e+02 5.37e+02)
[02/03 14:01:05    403s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3063.3M
[02/03 14:01:05    403s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.364, MEM:3031.3M, EPOCH TIME: 1706986865.859696
[02/03 14:01:05    403s] Legalizing MH Cells... 0 / 0 (level 3)
[02/03 14:01:05    403s] No instances found in the vector
[02/03 14:01:05    403s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2967.2M, DRC: 0)
[02/03 14:01:05    403s] 0 (out of 0) MH cells were successfully legalized.
[02/03 14:01:05    403s] no activity file in design. spp won't run.
[02/03 14:01:05    403s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 14:01:05    403s] no activity file in design. spp won't run.
[02/03 14:01:05    403s] OPERPROF: Starting npPlace at level 1, MEM:2999.3M, EPOCH TIME: 1706986865.862477
[02/03 14:01:06    403s] Iteration  6: Total net bbox = 8.462e+02 (2.71e+02 5.76e+02)
[02/03 14:01:06    403s]               Est.  stn bbox = 9.592e+02 (3.06e+02 6.53e+02)
[02/03 14:01:06    403s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 3063.3M
[02/03 14:01:06    403s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.182, MEM:3031.3M, EPOCH TIME: 1706986866.044209
[02/03 14:01:06    403s] Legalizing MH Cells... 0 / 0 (level 4)
[02/03 14:01:06    403s] No instances found in the vector
[02/03 14:01:06    403s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2967.2M, DRC: 0)
[02/03 14:01:06    403s] 0 (out of 0) MH cells were successfully legalized.
[02/03 14:01:06    403s] no activity file in design. spp won't run.
[02/03 14:01:06    403s] NP #FI/FS/SF FL/PI: 0/0/0 44/0
[02/03 14:01:06    403s] no activity file in design. spp won't run.
[02/03 14:01:06    403s] OPERPROF: Starting npPlace at level 1, MEM:2999.3M, EPOCH TIME: 1706986866.046918
[02/03 14:01:06    403s] GP RA stats: MHOnly 0 nrInst 44 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/03 14:01:06    403s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3127.3M, EPOCH TIME: 1706986866.527489
[02/03 14:01:06    403s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3127.3M, EPOCH TIME: 1706986866.527609
[02/03 14:01:06    403s] Iteration  7: Total net bbox = 8.426e+02 (2.72e+02 5.70e+02)
[02/03 14:01:06    403s]               Est.  stn bbox = 9.515e+02 (3.05e+02 6.46e+02)
[02/03 14:01:06    403s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3095.3M
[02/03 14:01:06    403s] OPERPROF: Finished npPlace at level 1, CPU:0.200, REAL:0.482, MEM:3031.3M, EPOCH TIME: 1706986866.528751
[02/03 14:01:06    403s] Legalizing MH Cells... 0 / 0 (level 5)
[02/03 14:01:06    403s] No instances found in the vector
[02/03 14:01:06    403s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2967.2M, DRC: 0)
[02/03 14:01:06    403s] 0 (out of 0) MH cells were successfully legalized.
[02/03 14:01:06    403s] Move report: Timing Driven Placement moves 44 insts, mean move: 6.61 um, max move: 17.30 um 
[02/03 14:01:06    403s] 	Max move on inst (g193__4319): (16.80, 45.92) --> (25.14, 36.96)
[02/03 14:01:06    403s] no activity file in design. spp won't run.
[02/03 14:01:06    403s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2967.2M, EPOCH TIME: 1706986866.529529
[02/03 14:01:06    403s] Saved padding area to DB
[02/03 14:01:06    403s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2967.2M, EPOCH TIME: 1706986866.529595
[02/03 14:01:06    403s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1706986866.529648
[02/03 14:01:06    403s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2967.2M, EPOCH TIME: 1706986866.529712
[02/03 14:01:06    403s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/03 14:01:06    403s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1706986866.529784
[02/03 14:01:06    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2967.2M, EPOCH TIME: 1706986866.530007
[02/03 14:01:06    403s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1706986866.530086
[02/03 14:01:06    403s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:2967.2M, EPOCH TIME: 1706986866.530459
[02/03 14:01:06    403s] 
[02/03 14:01:06    403s] Finished Incremental Placement (cpu=0:00:01.6, real=0:00:02.0, mem=2967.2M)
[02/03 14:01:06    403s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/03 14:01:06    403s] Type 'man IMPSP-9025' for more detail.
[02/03 14:01:06    403s] CongRepair sets shifter mode to gplace
[02/03 14:01:06    403s] TDRefine: refinePlace mode is spiral
[02/03 14:01:06    403s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2967.2M, EPOCH TIME: 1706986866.531003
[02/03 14:01:06    403s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2967.2M, EPOCH TIME: 1706986866.531060
[02/03 14:01:06    403s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2967.2M, EPOCH TIME: 1706986866.531135
[02/03 14:01:06    403s] Processing tracks to init pin-track alignment.
[02/03 14:01:06    403s] z: 2, totalTracks: 1
[02/03 14:01:06    403s] z: 4, totalTracks: 1
[02/03 14:01:06    403s] z: 6, totalTracks: 1
[02/03 14:01:06    403s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:06    403s] All LLGs are deleted
[02/03 14:01:06    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2967.2M, EPOCH TIME: 1706986866.532067
[02/03 14:01:06    403s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1706986866.532144
[02/03 14:01:06    403s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2967.2M, EPOCH TIME: 1706986866.532205
[02/03 14:01:06    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2967.2M, EPOCH TIME: 1706986866.532361
[02/03 14:01:06    403s] Max number of tech site patterns supported in site array is 256.
[02/03 14:01:06    403s] Core basic site is core_ji3v
[02/03 14:01:06    403s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2967.2M, EPOCH TIME: 1706986866.539569
[02/03 14:01:06    403s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:01:06    403s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:01:06    403s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:2967.2M, EPOCH TIME: 1706986866.540621
[02/03 14:01:06    403s] Fast DP-INIT is on for default
[02/03 14:01:06    403s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:01:06    403s] Atter site array init, number of instance map data is 0.
[02/03 14:01:06    403s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.009, MEM:2967.2M, EPOCH TIME: 1706986866.540917
[02/03 14:01:06    403s] 
[02/03 14:01:06    403s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:06    403s] OPERPROF:         Starting CMU at level 5, MEM:2967.2M, EPOCH TIME: 1706986866.541161
[02/03 14:01:06    403s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1706986866.541239
[02/03 14:01:06    403s] 
[02/03 14:01:06    403s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:06    403s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2967.2M, EPOCH TIME: 1706986866.541300
[02/03 14:01:06    403s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2967.2M, EPOCH TIME: 1706986866.541340
[02/03 14:01:06    403s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2967.2M, EPOCH TIME: 1706986866.542301
[02/03 14:01:06    403s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2967.2MB).
[02/03 14:01:06    403s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2967.2M, EPOCH TIME: 1706986866.542400
[02/03 14:01:06    403s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2967.2M, EPOCH TIME: 1706986866.542439
[02/03 14:01:06    403s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.7
[02/03 14:01:06    403s] OPERPROF:   Starting RefinePlace at level 2, MEM:2967.2M, EPOCH TIME: 1706986866.542490
[02/03 14:01:06    403s] *** Starting refinePlace (0:06:44 mem=2967.2M) ***
[02/03 14:01:06    403s] Total net bbox length = 8.947e+02 (3.290e+02 5.657e+02) (ext = 2.596e+02)
[02/03 14:01:06    403s] 
[02/03 14:01:06    403s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:06    403s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:01:06    403s] (I)      Default pattern map key = counter_default.
[02/03 14:01:06    403s] (I)      Default pattern map key = counter_default.
[02/03 14:01:06    403s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2967.2M, EPOCH TIME: 1706986866.543484
[02/03 14:01:06    403s] Starting refinePlace ...
[02/03 14:01:06    403s] (I)      Default pattern map key = counter_default.
[02/03 14:01:06    403s] (I)      Default pattern map key = counter_default.
[02/03 14:01:06    403s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2999.3M, EPOCH TIME: 1706986866.544895
[02/03 14:01:06    403s] DDP initSite1 nrRow 10 nrJob 10
[02/03 14:01:06    403s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2999.3M, EPOCH TIME: 1706986866.544959
[02/03 14:01:06    403s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2999.3M, EPOCH TIME: 1706986866.545027
[02/03 14:01:06    403s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2999.3M, EPOCH TIME: 1706986866.545081
[02/03 14:01:06    403s] DDP markSite nrRow 10 nrJob 10
[02/03 14:01:06    403s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2999.3M, EPOCH TIME: 1706986866.545155
[02/03 14:01:06    403s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2999.3M, EPOCH TIME: 1706986866.545221
[02/03 14:01:06    403s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/03 14:01:06    403s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2999.3M, EPOCH TIME: 1706986866.545447
[02/03 14:01:06    403s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2999.3M, EPOCH TIME: 1706986866.545486
[02/03 14:01:06    403s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2999.3M, EPOCH TIME: 1706986866.545584
[02/03 14:01:06    403s] ** Cut row section cpu time 0:00:00.0.
[02/03 14:01:06    403s]  ** Cut row section real time 0:00:00.0.
[02/03 14:01:06    403s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2999.3M, EPOCH TIME: 1706986866.545647
[02/03 14:01:06    403s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 14:01:06    403s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 14:01:06    403s]   Spread Effort: high, pre-route mode, useDDP on.
[02/03 14:01:06    403s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2935.2MB) @(0:06:44 - 0:06:44).
[02/03 14:01:06    403s] Move report: preRPlace moves 44 insts, mean move: 0.15 um, max move: 0.33 um 
[02/03 14:01:06    403s] 	Max move on inst (g223__1666): (42.29, 28.06) --> (42.56, 28.00)
[02/03 14:01:06    403s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NA2JI3VX0
[02/03 14:01:06    403s] wireLenOptFixPriorityInst 0 inst fixed
[02/03 14:01:06    403s] tweakage running in 4 threads.
[02/03 14:01:06    403s] Placement tweakage begins.
[02/03 14:01:06    403s] wire length = 1.087e+03
[02/03 14:01:06    403s] wire length = 1.027e+03
[02/03 14:01:06    403s] Placement tweakage ends.
[02/03 14:01:06    403s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 14:01:06    403s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 14:01:06    403s] Move report: tweak moves 4 insts, mean move: 3.50 um, max move: 4.48 um 
[02/03 14:01:06    403s] 	Max move on inst (g217__9315): (35.84, 10.08) --> (40.32, 10.08)
[02/03 14:01:06    403s] 
[02/03 14:01:06    403s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 14:01:06    403s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fcf870e08.
[02/03 14:01:06    403s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[02/03 14:01:06    403s] Move report: legalization moves 12 insts, mean move: 2.47 um, max move: 10.08 um spiral
[02/03 14:01:06    403s] 	Max move on inst (g217__9315): (40.32, 10.08) --> (41.44, 19.04)
[02/03 14:01:06    403s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:01:06    403s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:01:06    403s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2938.3MB) @(0:06:44 - 0:06:44).
[02/03 14:01:06    403s] Move report: Detail placement moves 44 insts, mean move: 1.00 um, max move: 14.51 um 
[02/03 14:01:06    403s] 	Max move on inst (g217__9315): (35.84, 10.13) --> (41.44, 19.04)
[02/03 14:01:06    403s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2938.3MB
[02/03 14:01:06    403s] Statistics of distance of Instance movement in refine placement:
[02/03 14:01:06    403s]   maximum (X+Y) =        14.51 um
[02/03 14:01:06    403s]   inst (g217__9315) with max move: (35.837, 10.13) -> (41.44, 19.04)
[02/03 14:01:06    403s]   mean    (X+Y) =         1.00 um
[02/03 14:01:06    403s] Summary Report:
[02/03 14:01:06    403s] Instances move: 44 (out of 44 movable)
[02/03 14:01:06    403s] Instances flipped: 0
[02/03 14:01:06    403s] Mean displacement: 1.00 um
[02/03 14:01:06    403s] Max displacement: 14.51 um (Instance: g217__9315) (35.837, 10.13) -> (41.44, 19.04)
[02/03 14:01:06    403s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NA2JI3VX0
[02/03 14:01:06    403s] Total instances moved : 44
[02/03 14:01:06    403s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.017, MEM:2938.3M, EPOCH TIME: 1706986866.560197
[02/03 14:01:06    403s] Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
[02/03 14:01:06    403s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2938.3MB
[02/03 14:01:06    403s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2938.3MB) @(0:06:44 - 0:06:44).
[02/03 14:01:06    403s] *** Finished refinePlace (0:06:44 mem=2938.3M) ***
[02/03 14:01:06    403s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.7
[02/03 14:01:06    403s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.018, MEM:2938.3M, EPOCH TIME: 1706986866.560441
[02/03 14:01:06    403s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2938.3M, EPOCH TIME: 1706986866.560488
[02/03 14:01:06    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:01:06    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:2933.3M, EPOCH TIME: 1706986866.561348
[02/03 14:01:06    403s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.030, MEM:2933.3M, EPOCH TIME: 1706986866.561401
[02/03 14:01:06    403s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2933.3M, EPOCH TIME: 1706986866.561741
[02/03 14:01:06    403s] Starting Early Global Route congestion estimation: mem = 2933.3M
[02/03 14:01:06    403s] (I)      ============================ Layers =============================
[02/03 14:01:06    403s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:06    403s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:01:06    403s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:06    403s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:01:06    403s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:01:06    403s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:01:06    403s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:01:06    403s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:01:06    403s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:01:06    403s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:01:06    403s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:01:06    403s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:01:06    403s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:01:06    403s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:01:06    403s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:01:06    403s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:06    403s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:01:06    403s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:01:06    403s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:01:06    403s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:01:06    403s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:01:06    403s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:01:06    403s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:01:06    403s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:01:06    403s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:01:06    403s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:01:06    403s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:01:06    403s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:01:06    403s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:01:06    403s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:01:06    403s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:01:06    403s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:01:06    403s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:01:06    403s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:01:06    403s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:01:06    403s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:01:06    403s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:01:06    403s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:01:06    403s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:01:06    403s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:01:06    403s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:01:06    403s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:01:06    403s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:01:06    403s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:01:06    403s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:01:06    403s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:01:06    403s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:01:06    403s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:01:06    403s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:01:06    403s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:01:06    403s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:01:06    403s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:01:06    403s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:01:06    403s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:01:06    403s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:01:06    403s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:01:06    403s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:01:06    403s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:01:06    403s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:01:06    403s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:01:06    403s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:01:06    403s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:01:06    403s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:01:06    403s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:01:06    403s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:01:06    403s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:01:06    403s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:01:06    403s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:01:06    403s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:01:06    403s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:01:06    403s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:01:06    403s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:01:06    403s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:06    403s] (I)      Started Import and model ( Curr Mem: 2933.29 MB )
[02/03 14:01:06    403s] (I)      Default pattern map key = counter_default.
[02/03 14:01:06    403s] (I)      == Non-default Options ==
[02/03 14:01:06    403s] (I)      Maximum routing layer                              : 4
[02/03 14:01:06    403s] (I)      Number of threads                                  : 4
[02/03 14:01:06    403s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 14:01:06    403s] (I)      Method to set GCell size                           : row
[02/03 14:01:06    403s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:01:06    403s] (I)      Use row-based GCell size
[02/03 14:01:06    403s] (I)      Use row-based GCell align
[02/03 14:01:06    403s] (I)      layer 0 area = 202000
[02/03 14:01:06    403s] (I)      layer 1 area = 202000
[02/03 14:01:06    403s] (I)      layer 2 area = 202000
[02/03 14:01:06    403s] (I)      layer 3 area = 202000
[02/03 14:01:06    403s] (I)      GCell unit size   : 4480
[02/03 14:01:06    403s] (I)      GCell multiplier  : 1
[02/03 14:01:06    403s] (I)      GCell row height  : 4480
[02/03 14:01:06    403s] (I)      Actual row height : 4480
[02/03 14:01:06    403s] (I)      GCell align ref   : 10080 10080
[02/03 14:01:06    403s] [NR-eGR] Track table information for default rule: 
[02/03 14:01:06    403s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:01:06    403s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:01:06    403s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:01:06    403s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:01:06    403s] [NR-eGR] METTP has single uniform track structure
[02/03 14:01:06    403s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:01:06    403s] (I)      ================= Default via ==================
[02/03 14:01:06    403s] (I)      +---+--------------------+---------------------+
[02/03 14:01:06    403s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:01:06    403s] (I)      +---+--------------------+---------------------+
[02/03 14:01:06    403s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:01:06    403s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:01:06    403s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:01:06    403s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:01:06    403s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:01:06    403s] (I)      +---+--------------------+---------------------+
[02/03 14:01:06    403s] [NR-eGR] Read 51 PG shapes
[02/03 14:01:06    403s] [NR-eGR] Read 0 clock shapes
[02/03 14:01:06    403s] [NR-eGR] Read 0 other shapes
[02/03 14:01:06    403s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:01:06    403s] [NR-eGR] #Instance Blockages : 0
[02/03 14:01:06    403s] [NR-eGR] #PG Blockages       : 51
[02/03 14:01:06    403s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:01:06    403s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:01:06    403s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:01:06    403s] [NR-eGR] #Other Blockages    : 0
[02/03 14:01:06    403s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:01:06    403s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 14:01:06    403s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 14:01:06    403s] (I)      early_global_route_priority property id does not exist.
[02/03 14:01:06    403s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 14:01:06    403s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 14:01:06    403s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 14:01:06    403s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 14:01:06    403s] (I)      Number of ignored nets                =      0
[02/03 14:01:06    403s] (I)      Number of connected nets              =      0
[02/03 14:01:06    403s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 14:01:06    403s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 14:01:06    403s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:01:06    403s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:01:06    403s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:01:06    403s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:01:06    403s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:01:06    403s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:01:06    403s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:01:06    403s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 14:01:06    403s] (I)      Ndr track 0 does not exist
[02/03 14:01:06    403s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:01:06    403s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:01:06    403s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:01:06    403s] (I)      Site width          :   560  (dbu)
[02/03 14:01:06    403s] (I)      Row height          :  4480  (dbu)
[02/03 14:01:06    403s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:01:06    403s] (I)      GCell width         :  4480  (dbu)
[02/03 14:01:06    403s] (I)      GCell height        :  4480  (dbu)
[02/03 14:01:06    403s] (I)      Grid                :    17    15     4
[02/03 14:01:06    403s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:01:06    403s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:01:06    403s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:01:06    403s] (I)      Default wire width  :   230   280   280   280
[02/03 14:01:06    403s] (I)      Default wire space  :   230   280   280   280
[02/03 14:01:06    403s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:01:06    403s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:01:06    403s] (I)      First track coord   :   280   280   280   280
[02/03 14:01:06    403s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:01:06    403s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:01:06    403s] (I)      Num of masks        :     1     1     1     1
[02/03 14:01:06    403s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:01:06    403s] (I)      --------------------------------------------------------
[02/03 14:01:06    403s] 
[02/03 14:01:06    403s] [NR-eGR] ============ Routing rule table ============
[02/03 14:01:06    403s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 14:01:06    403s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:01:06    403s] (I)                    Layer    2    3    4 
[02/03 14:01:06    403s] (I)                    Pitch  560  560  560 
[02/03 14:01:06    403s] (I)             #Used tracks    1    1    1 
[02/03 14:01:06    403s] (I)       #Fully used tracks    1    1    1 
[02/03 14:01:06    403s] [NR-eGR] ========================================
[02/03 14:01:06    403s] [NR-eGR] 
[02/03 14:01:06    403s] (I)      =============== Blocked Tracks ===============
[02/03 14:01:06    403s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:06    403s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:01:06    403s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:06    403s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:01:06    403s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:01:06    403s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:01:06    403s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:01:06    403s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:06    403s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2933.29 MB )
[02/03 14:01:06    403s] (I)      Reset routing kernel
[02/03 14:01:06    403s] (I)      Started Global Routing ( Curr Mem: 2933.29 MB )
[02/03 14:01:06    403s] (I)      totalPins=156  totalGlobalPin=151 (96.79%)
[02/03 14:01:06    403s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:01:06    403s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[02/03 14:01:06    403s] (I)      
[02/03 14:01:06    403s] (I)      ============  Phase 1a Route ============
[02/03 14:01:06    403s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:06    403s] (I)      
[02/03 14:01:06    403s] (I)      ============  Phase 1b Route ============
[02/03 14:01:06    403s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:06    403s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[02/03 14:01:06    403s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:01:06    403s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:01:06    403s] (I)      
[02/03 14:01:06    403s] (I)      ============  Phase 1c Route ============
[02/03 14:01:06    403s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:06    403s] (I)      
[02/03 14:01:06    403s] (I)      ============  Phase 1d Route ============
[02/03 14:01:06    403s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:06    403s] (I)      
[02/03 14:01:06    403s] (I)      ============  Phase 1e Route ============
[02/03 14:01:06    403s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:06    403s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[02/03 14:01:06    403s] (I)      
[02/03 14:01:06    403s] (I)      ============  Phase 1l Route ============
[02/03 14:01:06    403s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:01:06    403s] (I)      Layer  2:       1320       167         0         112        1792    ( 5.88%) 
[02/03 14:01:06    403s] (I)      Layer  3:       1856        86         0           0        1920    ( 0.00%) 
[02/03 14:01:06    403s] (I)      Layer  4:       1834        39         0           0        1904    ( 0.00%) 
[02/03 14:01:06    403s] (I)      Total:          5010       292         0         112        5616    ( 1.96%) 
[02/03 14:01:06    403s] (I)      
[02/03 14:01:06    403s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:01:06    403s] [NR-eGR]                        OverCon            
[02/03 14:01:06    403s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:01:06    403s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:01:06    403s] [NR-eGR] ----------------------------------------------
[02/03 14:01:06    403s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:06    403s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:06    403s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:06    403s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:06    403s] [NR-eGR] ----------------------------------------------
[02/03 14:01:06    403s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:01:06    403s] [NR-eGR] 
[02/03 14:01:06    403s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2965.31 MB )
[02/03 14:01:06    403s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:01:06    403s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:01:06    403s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2965.3M
[02/03 14:01:06    403s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.029, MEM:2965.3M, EPOCH TIME: 1706986866.590532
[02/03 14:01:06    403s] OPERPROF: Starting HotSpotCal at level 1, MEM:2965.3M, EPOCH TIME: 1706986866.590575
[02/03 14:01:06    403s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:06    403s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 14:01:06    403s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:06    403s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 14:01:06    403s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:06    403s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:01:06    403s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:01:06    403s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2965.3M, EPOCH TIME: 1706986866.591980
[02/03 14:01:06    403s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2965.3M, EPOCH TIME: 1706986866.592041
[02/03 14:01:06    403s] Starting Early Global Route wiring: mem = 2965.3M
[02/03 14:01:06    403s] (I)      ============= Track Assignment ============
[02/03 14:01:06    403s] (I)      Started Track Assignment (4T) ( Curr Mem: 2965.30 MB )
[02/03 14:01:06    403s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:01:06    403s] (I)      Run Multi-thread track assignment
[02/03 14:01:06    403s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2965.30 MB )
[02/03 14:01:06    403s] (I)      Started Export ( Curr Mem: 2965.30 MB )
[02/03 14:01:06    403s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:01:06    403s] [NR-eGR] ----------------------------------
[02/03 14:01:06    403s] [NR-eGR]  MET1    (1H)             0   145 
[02/03 14:01:06    403s] [NR-eGR]  MET2    (2V)           518   204 
[02/03 14:01:06    403s] [NR-eGR]  MET3    (3H)           387    23 
[02/03 14:01:06    403s] [NR-eGR]  MET4    (4V)           189     0 
[02/03 14:01:06    403s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:01:06    403s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:01:06    403s] [NR-eGR] ----------------------------------
[02/03 14:01:06    403s] [NR-eGR]          Total         1095   372 
[02/03 14:01:06    403s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:01:06    403s] [NR-eGR] Total half perimeter of net bounding box: 889um
[02/03 14:01:06    403s] [NR-eGR] Total length: 1095um, number of vias: 372
[02/03 14:01:06    403s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:01:06    403s] [NR-eGR] Total eGR-routed clock nets wire length: 99um, number of vias: 24
[02/03 14:01:06    403s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:01:06    403s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2965.30 MB )
[02/03 14:01:06    403s] Early Global Route wiring runtime: 0.00 seconds, mem = 2965.3M
[02/03 14:01:06    403s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.004, MEM:2965.3M, EPOCH TIME: 1706986866.596303
[02/03 14:01:06    403s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:01:06    403s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:01:06    403s] 0 delay mode for cte disabled.
[02/03 14:01:06    403s] SKP cleared!
[02/03 14:01:06    403s] 
[02/03 14:01:06    403s] *** Finished incrementalPlace (cpu=0:00:01.8, real=0:00:02.0)***
[02/03 14:01:06    403s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2830.3M, EPOCH TIME: 1706986866.608410
[02/03 14:01:06    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] All LLGs are deleted
[02/03 14:01:06    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    403s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2830.3M, EPOCH TIME: 1706986866.608512
[02/03 14:01:06    403s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2830.3M, EPOCH TIME: 1706986866.608562
[02/03 14:01:06    403s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2830.3M, EPOCH TIME: 1706986866.608775
[02/03 14:01:06    403s] Start to check current routing status for nets...
[02/03 14:01:06    403s] All nets are already routed correctly.
[02/03 14:01:06    403s] End to check current routing status for nets (mem=2830.3M)
[02/03 14:01:06    403s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 14:01:06    403s] PreRoute RC Extraction called for design counter.
[02/03 14:01:06    403s] RC Extraction called in multi-corner(2) mode.
[02/03 14:01:06    403s] RCMode: PreRoute
[02/03 14:01:06    403s]       RC Corner Indexes            0       1   
[02/03 14:01:06    403s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:01:06    403s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:06    403s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:06    403s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:06    403s] Shrink Factor                : 1.00000
[02/03 14:01:06    403s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 14:01:06    403s] Using capacitance table file ...
[02/03 14:01:06    403s] 
[02/03 14:01:06    403s] Trim Metal Layers:
[02/03 14:01:06    403s] LayerId::1 widthSet size::4
[02/03 14:01:06    403s] LayerId::2 widthSet size::4
[02/03 14:01:06    403s] LayerId::3 widthSet size::4
[02/03 14:01:06    403s] LayerId::4 widthSet size::4
[02/03 14:01:06    403s] LayerId::5 widthSet size::4
[02/03 14:01:06    403s] LayerId::6 widthSet size::2
[02/03 14:01:06    403s] Updating RC grid for preRoute extraction ...
[02/03 14:01:06    403s] eee: pegSigSF::1.070000
[02/03 14:01:06    403s] Initializing multi-corner capacitance tables ... 
[02/03 14:01:06    403s] Initializing multi-corner resistance tables ...
[02/03 14:01:06    404s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 14:01:06    404s] eee: l::2 avDens::0.060896 usedTrk::19.486607 availTrk::320.000000 sigTrk::19.486607
[02/03 14:01:06    404s] eee: l::3 avDens::0.027012 usedTrk::8.643750 availTrk::320.000000 sigTrk::8.643750
[02/03 14:01:06    404s] eee: l::4 avDens::0.026383 usedTrk::4.221205 availTrk::160.000000 sigTrk::4.221205
[02/03 14:01:06    404s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:01:06    404s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:01:06    404s] {RT max_rc 0 4 4 0}
[02/03 14:01:06    404s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.172771 aWlH=0.000000 lMod=0 pMax=0.848700 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:01:06    404s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2830.270M)
[02/03 14:01:06    404s] Compute RC Scale Done ...
[02/03 14:01:06    404s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1857.0M, totSessionCpu=0:06:44 **
[02/03 14:01:06    404s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:01:06    404s] #################################################################################
[02/03 14:01:06    404s] # Design Stage: PreRoute
[02/03 14:01:06    404s] # Design Name: counter
[02/03 14:01:06    404s] # Design Mode: 180nm
[02/03 14:01:06    404s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:01:06    404s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:01:06    404s] # Signoff Settings: SI Off 
[02/03 14:01:06    404s] #################################################################################
[02/03 14:01:06    404s] Topological Sorting (REAL = 0:00:00.0, MEM = 2846.4M, InitMEM = 2846.4M)
[02/03 14:01:06    404s] Calculate delays in BcWc mode...
[02/03 14:01:06    404s] Start delay calculation (fullDC) (4 T). (MEM=2846.42)
[02/03 14:01:06    404s] End AAE Lib Interpolated Model. (MEM=2857.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:01:06    404s] Total number of fetched objects 47
[02/03 14:01:06    404s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:01:06    404s] End delay calculation. (MEM=3016.7 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:01:06    404s] End delay calculation (fullDC). (MEM=3016.7 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:01:06    404s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3016.7M) ***
[02/03 14:01:06    404s] *** IncrReplace #1 [finish] (place_opt_design #3) : cpu/real = 0:00:02.0/0:00:02.3 (0.9), totSession cpu/real = 0:06:44.2/0:53:54.7 (0.1), mem = 3047.7M
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s] =============================================================================================
[02/03 14:01:06    404s]  Step TAT Report : IncrReplace #1 / place_opt_design #3                         21.18-s099_1
[02/03 14:01:06    404s] =============================================================================================
[02/03 14:01:06    404s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:06    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:06    404s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:06    404s] [ ExtractRC              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:01:06    404s] [ TimingUpdate           ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[02/03 14:01:06    404s] [ FullDelayCalc          ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.3
[02/03 14:01:06    404s] [ MISC                   ]          0:00:02.2  (  95.6 % )     0:00:02.2 /  0:00:01.9    0.9
[02/03 14:01:06    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:06    404s]  IncrReplace #1 TOTAL               0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.0    0.9
[02/03 14:01:06    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s] *** Timing Is met
[02/03 14:01:06    404s] *** Check timing (0:00:00.0)
[02/03 14:01:06    404s] *** Timing Is met
[02/03 14:01:06    404s] *** Check timing (0:00:00.0)
[02/03 14:01:06    404s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/03 14:01:06    404s] Info: 1 clock net  excluded from IPO operation.
[02/03 14:01:06    404s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=3048.7M
[02/03 14:01:06    404s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=3048.7M
[02/03 14:01:06    404s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:01:06    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=3128.4M
[02/03 14:01:06    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:3128.4M, EPOCH TIME: 1706986866.861606
[02/03 14:01:06    404s] Processing tracks to init pin-track alignment.
[02/03 14:01:06    404s] z: 2, totalTracks: 1
[02/03 14:01:06    404s] z: 4, totalTracks: 1
[02/03 14:01:06    404s] z: 6, totalTracks: 1
[02/03 14:01:06    404s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:06    404s] All LLGs are deleted
[02/03 14:01:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3128.4M, EPOCH TIME: 1706986866.862687
[02/03 14:01:06    404s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3128.4M, EPOCH TIME: 1706986866.862771
[02/03 14:01:06    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3128.4M, EPOCH TIME: 1706986866.862845
[02/03 14:01:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3128.4M, EPOCH TIME: 1706986866.863009
[02/03 14:01:06    404s] Max number of tech site patterns supported in site array is 256.
[02/03 14:01:06    404s] Core basic site is core_ji3v
[02/03 14:01:06    404s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3128.4M, EPOCH TIME: 1706986866.870384
[02/03 14:01:06    404s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:01:06    404s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:01:06    404s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3160.4M, EPOCH TIME: 1706986866.871665
[02/03 14:01:06    404s] Fast DP-INIT is on for default
[02/03 14:01:06    404s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:01:06    404s] Atter site array init, number of instance map data is 0.
[02/03 14:01:06    404s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3160.4M, EPOCH TIME: 1706986866.871992
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:06    404s] OPERPROF:     Starting CMU at level 3, MEM:3160.4M, EPOCH TIME: 1706986866.872220
[02/03 14:01:06    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3160.4M, EPOCH TIME: 1706986866.872337
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:06    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3160.4M, EPOCH TIME: 1706986866.872404
[02/03 14:01:06    404s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3160.4M, EPOCH TIME: 1706986866.872466
[02/03 14:01:06    404s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:3160.4M, EPOCH TIME: 1706986866.875646
[02/03 14:01:06    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3160.4MB).
[02/03 14:01:06    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:3160.4M, EPOCH TIME: 1706986866.875769
[02/03 14:01:06    404s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 14:01:06    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=3160.4M
[02/03 14:01:06    404s] Begin: Area Reclaim Optimization
[02/03 14:01:06    404s] *** AreaOpt #2 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:44.3/0:53:54.8 (0.1), mem = 3160.4M
[02/03 14:01:06    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.17
[02/03 14:01:06    404s] ### Creating RouteCongInterface, started
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s] #optDebug: {0, 1.000}
[02/03 14:01:06    404s] ### Creating RouteCongInterface, finished
[02/03 14:01:06    404s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=3160.4M
[02/03 14:01:06    404s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=3160.4M
[02/03 14:01:06    404s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3160.4M, EPOCH TIME: 1706986866.950311
[02/03 14:01:06    404s] Found 0 hard placement blockage before merging.
[02/03 14:01:06    404s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3160.4M, EPOCH TIME: 1706986866.950388
[02/03 14:01:06    404s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 14:01:06    404s] +---------+---------+--------+--------+------------+--------+
[02/03 14:01:06    404s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/03 14:01:06    404s] +---------+---------+--------+--------+------------+--------+
[02/03 14:01:06    404s] |   40.32%|        -|   0.000|   0.000|   0:00:00.0| 3160.4M|
[02/03 14:01:06    404s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[02/03 14:01:06    404s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
[02/03 14:01:06    404s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
[02/03 14:01:06    404s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
[02/03 14:01:06    404s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[02/03 14:01:06    404s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[02/03 14:01:06    404s] |   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
[02/03 14:01:06    404s] +---------+---------+--------+--------+------------+--------+
[02/03 14:01:06    404s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/03 14:01:06    404s] --------------------------------------------------------------
[02/03 14:01:06    404s] |                                   | Total     | Sequential |
[02/03 14:01:06    404s] --------------------------------------------------------------
[02/03 14:01:06    404s] | Num insts resized                 |       0  |       0    |
[02/03 14:01:06    404s] | Num insts undone                  |       0  |       0    |
[02/03 14:01:06    404s] | Num insts Downsized               |       0  |       0    |
[02/03 14:01:06    404s] | Num insts Samesized               |       0  |       0    |
[02/03 14:01:06    404s] | Num insts Upsized                 |       0  |       0    |
[02/03 14:01:06    404s] | Num multiple commits+uncommits    |       0  |       -    |
[02/03 14:01:06    404s] --------------------------------------------------------------
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/03 14:01:06    404s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[02/03 14:01:06    404s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3160.4M, EPOCH TIME: 1706986866.968987
[02/03 14:01:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:01:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3077.4M, EPOCH TIME: 1706986866.969876
[02/03 14:01:06    404s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3077.4M, EPOCH TIME: 1706986866.970313
[02/03 14:01:06    404s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3077.4M, EPOCH TIME: 1706986866.970407
[02/03 14:01:06    404s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3077.4M, EPOCH TIME: 1706986866.971180
[02/03 14:01:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:06    404s] OPERPROF:       Starting CMU at level 4, MEM:3077.4M, EPOCH TIME: 1706986866.978839
[02/03 14:01:06    404s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3077.4M, EPOCH TIME: 1706986866.978995
[02/03 14:01:06    404s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:3077.4M, EPOCH TIME: 1706986866.979053
[02/03 14:01:06    404s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3077.4M, EPOCH TIME: 1706986866.979092
[02/03 14:01:06    404s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3077.4M, EPOCH TIME: 1706986866.980265
[02/03 14:01:06    404s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3077.4M, EPOCH TIME: 1706986866.980324
[02/03 14:01:06    404s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3077.4M, EPOCH TIME: 1706986866.980385
[02/03 14:01:06    404s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.010, MEM:3077.4M, EPOCH TIME: 1706986866.980471
[02/03 14:01:06    404s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:3077.4M, EPOCH TIME: 1706986866.980510
[02/03 14:01:06    404s] TDRefine: refinePlace mode is spiral
[02/03 14:01:06    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.8
[02/03 14:01:06    404s] OPERPROF: Starting RefinePlace at level 1, MEM:3077.4M, EPOCH TIME: 1706986866.980571
[02/03 14:01:06    404s] *** Starting refinePlace (0:06:44 mem=3077.4M) ***
[02/03 14:01:06    404s] Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:06    404s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:01:06    404s] (I)      Default pattern map key = counter_default.
[02/03 14:01:06    404s] (I)      Default pattern map key = counter_default.
[02/03 14:01:06    404s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3077.4M, EPOCH TIME: 1706986866.981596
[02/03 14:01:06    404s] Starting refinePlace ...
[02/03 14:01:06    404s] (I)      Default pattern map key = counter_default.
[02/03 14:01:06    404s] One DDP V2 for no tweak run.
[02/03 14:01:06    404s] 
[02/03 14:01:06    404s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 14:01:06    404s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:01:06    404s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:01:06    404s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 14:01:06    404s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:01:06    404s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:01:06    404s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3045.4MB) @(0:06:44 - 0:06:44).
[02/03 14:01:06    404s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:01:06    404s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3045.4MB
[02/03 14:01:06    404s] Statistics of distance of Instance movement in refine placement:
[02/03 14:01:06    404s]   maximum (X+Y) =         0.00 um
[02/03 14:01:06    404s]   mean    (X+Y) =         0.00 um
[02/03 14:01:06    404s] Summary Report:
[02/03 14:01:06    404s] Instances move: 0 (out of 44 movable)
[02/03 14:01:06    404s] Instances flipped: 0
[02/03 14:01:06    404s] Mean displacement: 0.00 um
[02/03 14:01:06    404s] Max displacement: 0.00 um 
[02/03 14:01:06    404s] Total instances moved : 0
[02/03 14:01:06    404s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.013, MEM:3045.4M, EPOCH TIME: 1706986866.994474
[02/03 14:01:06    404s] Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
[02/03 14:01:06    404s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3045.4MB
[02/03 14:01:06    404s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3045.4MB) @(0:06:44 - 0:06:44).
[02/03 14:01:06    404s] *** Finished refinePlace (0:06:44 mem=3045.4M) ***
[02/03 14:01:06    404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.8
[02/03 14:01:06    404s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.014, MEM:3045.4M, EPOCH TIME: 1706986866.994713
[02/03 14:01:06    404s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3045.4M, EPOCH TIME: 1706986866.994908
[02/03 14:01:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:01:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3045.4M, EPOCH TIME: 1706986866.995468
[02/03 14:01:06    404s] *** maximum move = 0.00 um ***
[02/03 14:01:06    404s] *** Finished re-routing un-routed nets (3045.4M) ***
[02/03 14:01:06    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:3045.4M, EPOCH TIME: 1706986866.996357
[02/03 14:01:06    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3045.4M, EPOCH TIME: 1706986866.997185
[02/03 14:01:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:07    404s] OPERPROF:     Starting CMU at level 3, MEM:3045.4M, EPOCH TIME: 1706986867.004703
[02/03 14:01:07    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3045.4M, EPOCH TIME: 1706986867.004826
[02/03 14:01:07    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3045.4M, EPOCH TIME: 1706986867.004894
[02/03 14:01:07    404s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3045.4M, EPOCH TIME: 1706986867.004937
[02/03 14:01:07    404s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3077.4M, EPOCH TIME: 1706986867.006154
[02/03 14:01:07    404s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3077.4M, EPOCH TIME: 1706986867.006214
[02/03 14:01:07    404s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3077.4M, EPOCH TIME: 1706986867.006272
[02/03 14:01:07    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3077.4M, EPOCH TIME: 1706986867.006348
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:01.0 mem=3077.4M) ***
[02/03 14:01:07    404s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:01:07    404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.17
[02/03 14:01:07    404s] *** AreaOpt #2 [finish] (place_opt_design #3) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:44.4/0:53:54.9 (0.1), mem = 3077.4M
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] =============================================================================================
[02/03 14:01:07    404s]  Step TAT Report : AreaOpt #2 / place_opt_design #3                             21.18-s099_1
[02/03 14:01:07    404s] =============================================================================================
[02/03 14:01:07    404s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:07    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:07    404s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ OptimizationStep       ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.7
[02/03 14:01:07    404s] [ OptSingleIteration     ]      4   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:01:07    404s] [ OptGetWeight           ]     30   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ OptEval                ]     30   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ OptCommit              ]     30   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ RefinePlace            ]      1   0:00:00.0  (  30.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:01:07    404s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ MISC                   ]          0:00:00.1  (  55.0 % )     0:00:00.1 /  0:00:00.1    0.8
[02/03 14:01:07    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:07    404s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:01:07    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2965.7M, EPOCH TIME: 1706986867.009895
[02/03 14:01:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2868.7M, EPOCH TIME: 1706986867.010741
[02/03 14:01:07    404s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 14:01:07    404s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2868.71M, totSessionCpu=0:06:44).
[02/03 14:01:07    404s] **INFO: Flow update: Design timing is met.
[02/03 14:01:07    404s] OPTC: user 20.0
[02/03 14:01:07    404s] Begin: GigaOpt postEco DRV Optimization
[02/03 14:01:07    404s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[02/03 14:01:07    404s] *** DrvOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:44.4/0:53:54.9 (0.1), mem = 2868.7M
[02/03 14:01:07    404s] Info: 1 clock net  excluded from IPO operation.
[02/03 14:01:07    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.18
[02/03 14:01:07    404s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:01:07    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=2868.7M
[02/03 14:01:07    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:2868.7M, EPOCH TIME: 1706986867.021690
[02/03 14:01:07    404s] Processing tracks to init pin-track alignment.
[02/03 14:01:07    404s] z: 2, totalTracks: 1
[02/03 14:01:07    404s] z: 4, totalTracks: 1
[02/03 14:01:07    404s] z: 6, totalTracks: 1
[02/03 14:01:07    404s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:01:07    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2868.7M, EPOCH TIME: 1706986867.022433
[02/03 14:01:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:07    404s] OPERPROF:     Starting CMU at level 3, MEM:2868.7M, EPOCH TIME: 1706986867.030216
[02/03 14:01:07    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2868.7M, EPOCH TIME: 1706986867.030352
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:01:07    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2868.7M, EPOCH TIME: 1706986867.030415
[02/03 14:01:07    404s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2868.7M, EPOCH TIME: 1706986867.030455
[02/03 14:01:07    404s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:2868.7M, EPOCH TIME: 1706986867.031433
[02/03 14:01:07    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2868.7MB).
[02/03 14:01:07    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.010, MEM:2868.7M, EPOCH TIME: 1706986867.031544
[02/03 14:01:07    404s] TotalInstCnt at PhyDesignMc Initialization: 44
[02/03 14:01:07    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=2868.7M
[02/03 14:01:07    404s] ### Creating RouteCongInterface, started
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] #optDebug: {0, 1.000}
[02/03 14:01:07    404s] ### Creating RouteCongInterface, finished
[02/03 14:01:07    404s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=2868.7M
[02/03 14:01:07    404s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=2868.7M
[02/03 14:01:07    404s] [GPS-DRV] Optimizer parameters ============================= 
[02/03 14:01:07    404s] [GPS-DRV] maxDensity (design): 0.95
[02/03 14:01:07    404s] [GPS-DRV] maxLocalDensity: 0.98
[02/03 14:01:07    404s] [GPS-DRV] MaxBufDistForPlaceBlk: 686 Microns
[02/03 14:01:07    404s] [GPS-DRV] All active and enabled setup views
[02/03 14:01:07    404s] [GPS-DRV]     slow_functional_mode
[02/03 14:01:07    404s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/03 14:01:07    404s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/03 14:01:07    404s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/03 14:01:07    404s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/03 14:01:07    404s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[02/03 14:01:07    404s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3059.8M, EPOCH TIME: 1706986867.105648
[02/03 14:01:07    404s] Found 0 hard placement blockage before merging.
[02/03 14:01:07    404s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3059.8M, EPOCH TIME: 1706986867.105713
[02/03 14:01:07    404s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:01:07    404s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/03 14:01:07    404s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:01:07    404s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/03 14:01:07    404s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:01:07    404s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 14:01:07    404s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.25|     0.00|       0|       0|       0| 40.32%|          |         |
[02/03 14:01:07    404s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 14:01:07    404s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.25|     0.00|       0|       0|       0| 40.32%| 0:00:00.0|  3075.8M|
[02/03 14:01:07    404s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3075.8M) ***
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:01:07    404s] Total-nets :: 47, Stn-nets :: 0, ratio :: 0 %, Total-len 1094.57, Stn-len 0
[02/03 14:01:07    404s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2964.1M, EPOCH TIME: 1706986867.108830
[02/03 14:01:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:01:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2869.1M, EPOCH TIME: 1706986867.109443
[02/03 14:01:07    404s] TotalInstCnt at PhyDesignMc Destruction: 44
[02/03 14:01:07    404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.18
[02/03 14:01:07    404s] *** DrvOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:44.5/0:53:55.0 (0.1), mem = 2869.1M
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] =============================================================================================
[02/03 14:01:07    404s]  Step TAT Report : DrvOpt #1 / place_opt_design #3                              21.18-s099_1
[02/03 14:01:07    404s] =============================================================================================
[02/03 14:01:07    404s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:07    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:07    404s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.3 % )     0:00:00.0 /  0:00:00.0    1.7
[02/03 14:01:07    404s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:07    404s] [ MISC                   ]          0:00:00.1  (  83.4 % )     0:00:00.1 /  0:00:00.1    0.8
[02/03 14:01:07    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:07    404s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:01:07    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] End: GigaOpt postEco DRV Optimization
[02/03 14:01:07    404s] **INFO: Flow update: Design timing is met.
[02/03 14:01:07    404s] **INFO: Skipping refine place as no non-legal commits were detected
[02/03 14:01:07    404s] **INFO: Flow update: Design timing is met.
[02/03 14:01:07    404s] **INFO: Flow update: Design timing is met.
[02/03 14:01:07    404s] **INFO: Flow update: Design timing is met.
[02/03 14:01:07    404s] Register exp ratio and priority group on 0 nets on 47 nets : 
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] Active setup views:
[02/03 14:01:07    404s]  slow_functional_mode
[02/03 14:01:07    404s]   Dominating endpoints: 0
[02/03 14:01:07    404s]   Dominating TNS: -0.000
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 14:01:07    404s] PreRoute RC Extraction called for design counter.
[02/03 14:01:07    404s] RC Extraction called in multi-corner(2) mode.
[02/03 14:01:07    404s] RCMode: PreRoute
[02/03 14:01:07    404s]       RC Corner Indexes            0       1   
[02/03 14:01:07    404s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:01:07    404s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:07    404s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:07    404s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:01:07    404s] Shrink Factor                : 1.00000
[02/03 14:01:07    404s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 14:01:07    404s] Using capacitance table file ...
[02/03 14:01:07    404s] RC Grid backup saved.
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] Trim Metal Layers:
[02/03 14:01:07    404s] LayerId::1 widthSet size::4
[02/03 14:01:07    404s] LayerId::2 widthSet size::4
[02/03 14:01:07    404s] LayerId::3 widthSet size::4
[02/03 14:01:07    404s] LayerId::4 widthSet size::4
[02/03 14:01:07    404s] LayerId::5 widthSet size::4
[02/03 14:01:07    404s] LayerId::6 widthSet size::2
[02/03 14:01:07    404s] Skipped RC grid update for preRoute extraction.
[02/03 14:01:07    404s] eee: pegSigSF::1.070000
[02/03 14:01:07    404s] Initializing multi-corner capacitance tables ... 
[02/03 14:01:07    404s] Initializing multi-corner resistance tables ...
[02/03 14:01:07    404s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 14:01:07    404s] eee: l::2 avDens::0.060896 usedTrk::19.486607 availTrk::320.000000 sigTrk::19.486607
[02/03 14:01:07    404s] eee: l::3 avDens::0.027012 usedTrk::8.643750 availTrk::320.000000 sigTrk::8.643750
[02/03 14:01:07    404s] eee: l::4 avDens::0.026383 usedTrk::4.221205 availTrk::160.000000 sigTrk::4.221205
[02/03 14:01:07    404s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:01:07    404s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:01:07    404s] {RT max_rc 0 4 4 0}
[02/03 14:01:07    404s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.848700 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:01:07    404s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2839.973M)
[02/03 14:01:07    404s] Skewing Data Summary (End_of_FINAL)
[02/03 14:01:07    404s] --------------------------------------------------
[02/03 14:01:07    404s]  Total skewed count:0
[02/03 14:01:07    404s] --------------------------------------------------
[02/03 14:01:07    404s] Starting delay calculation for Setup views
[02/03 14:01:07    404s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:01:07    404s] #################################################################################
[02/03 14:01:07    404s] # Design Stage: PreRoute
[02/03 14:01:07    404s] # Design Name: counter
[02/03 14:01:07    404s] # Design Mode: 180nm
[02/03 14:01:07    404s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:01:07    404s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:01:07    404s] # Signoff Settings: SI Off 
[02/03 14:01:07    404s] #################################################################################
[02/03 14:01:07    404s] Topological Sorting (REAL = 0:00:00.0, MEM = 2857.8M, InitMEM = 2857.8M)
[02/03 14:01:07    404s] Calculate delays in BcWc mode...
[02/03 14:01:07    404s] Start delay calculation (fullDC) (4 T). (MEM=2857.8)
[02/03 14:01:07    404s] End AAE Lib Interpolated Model. (MEM=2869.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:01:07    404s] Total number of fetched objects 47
[02/03 14:01:07    404s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:01:07    404s] End delay calculation. (MEM=3028.09 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:01:07    404s] End delay calculation (fullDC). (MEM=3028.09 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:01:07    404s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3028.1M) ***
[02/03 14:01:07    404s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:45 mem=3059.1M)
[02/03 14:01:07    404s] OPTC: user 20.0
[02/03 14:01:07    404s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3059.09 MB )
[02/03 14:01:07    404s] (I)      ============================ Layers =============================
[02/03 14:01:07    404s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:07    404s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:01:07    404s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:07    404s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:01:07    404s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:01:07    404s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:01:07    404s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:01:07    404s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:01:07    404s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:01:07    404s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:01:07    404s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:01:07    404s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:01:07    404s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:01:07    404s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:01:07    404s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:01:07    404s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:07    404s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:01:07    404s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:01:07    404s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:01:07    404s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:01:07    404s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:01:07    404s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:01:07    404s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:01:07    404s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:01:07    404s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:01:07    404s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:01:07    404s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:01:07    404s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:01:07    404s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:01:07    404s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:01:07    404s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:01:07    404s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:01:07    404s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:01:07    404s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:01:07    404s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:01:07    404s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:01:07    404s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:01:07    404s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:01:07    404s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:01:07    404s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:01:07    404s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:01:07    404s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:01:07    404s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:01:07    404s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:01:07    404s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:01:07    404s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:01:07    404s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:01:07    404s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:01:07    404s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:01:07    404s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:01:07    404s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:01:07    404s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:01:07    404s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:01:07    404s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:01:07    404s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:01:07    404s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:01:07    404s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:01:07    404s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:01:07    404s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:01:07    404s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:01:07    404s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:01:07    404s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:01:07    404s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:01:07    404s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:01:07    404s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:01:07    404s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:01:07    404s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:01:07    404s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:01:07    404s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:01:07    404s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:01:07    404s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:01:07    404s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:01:07    404s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:01:07    404s] (I)      Started Import and model ( Curr Mem: 3059.09 MB )
[02/03 14:01:07    404s] (I)      Default pattern map key = counter_default.
[02/03 14:01:07    404s] (I)      == Non-default Options ==
[02/03 14:01:07    404s] (I)      Build term to term wires                           : false
[02/03 14:01:07    404s] (I)      Maximum routing layer                              : 4
[02/03 14:01:07    404s] (I)      Number of threads                                  : 4
[02/03 14:01:07    404s] (I)      Method to set GCell size                           : row
[02/03 14:01:07    404s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:01:07    404s] (I)      Use row-based GCell size
[02/03 14:01:07    404s] (I)      Use row-based GCell align
[02/03 14:01:07    404s] (I)      layer 0 area = 202000
[02/03 14:01:07    404s] (I)      layer 1 area = 202000
[02/03 14:01:07    404s] (I)      layer 2 area = 202000
[02/03 14:01:07    404s] (I)      layer 3 area = 202000
[02/03 14:01:07    404s] (I)      GCell unit size   : 4480
[02/03 14:01:07    404s] (I)      GCell multiplier  : 1
[02/03 14:01:07    404s] (I)      GCell row height  : 4480
[02/03 14:01:07    404s] (I)      Actual row height : 4480
[02/03 14:01:07    404s] (I)      GCell align ref   : 10080 10080
[02/03 14:01:07    404s] [NR-eGR] Track table information for default rule: 
[02/03 14:01:07    404s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:01:07    404s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:01:07    404s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:01:07    404s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:01:07    404s] [NR-eGR] METTP has single uniform track structure
[02/03 14:01:07    404s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:01:07    404s] (I)      ================= Default via ==================
[02/03 14:01:07    404s] (I)      +---+--------------------+---------------------+
[02/03 14:01:07    404s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:01:07    404s] (I)      +---+--------------------+---------------------+
[02/03 14:01:07    404s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:01:07    404s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:01:07    404s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:01:07    404s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:01:07    404s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:01:07    404s] (I)      +---+--------------------+---------------------+
[02/03 14:01:07    404s] [NR-eGR] Read 51 PG shapes
[02/03 14:01:07    404s] [NR-eGR] Read 0 clock shapes
[02/03 14:01:07    404s] [NR-eGR] Read 0 other shapes
[02/03 14:01:07    404s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:01:07    404s] [NR-eGR] #Instance Blockages : 0
[02/03 14:01:07    404s] [NR-eGR] #PG Blockages       : 51
[02/03 14:01:07    404s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:01:07    404s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:01:07    404s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:01:07    404s] [NR-eGR] #Other Blockages    : 0
[02/03 14:01:07    404s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:01:07    404s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 14:01:07    404s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 14:01:07    404s] (I)      early_global_route_priority property id does not exist.
[02/03 14:01:07    404s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 14:01:07    404s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 14:01:07    404s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 14:01:07    404s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 14:01:07    404s] (I)      Number of ignored nets                =      0
[02/03 14:01:07    404s] (I)      Number of connected nets              =      0
[02/03 14:01:07    404s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 14:01:07    404s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 14:01:07    404s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:01:07    404s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:01:07    404s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:01:07    404s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:01:07    404s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:01:07    404s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:01:07    404s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:01:07    404s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 14:01:07    404s] (I)      Ndr track 0 does not exist
[02/03 14:01:07    404s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:01:07    404s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:01:07    404s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:01:07    404s] (I)      Site width          :   560  (dbu)
[02/03 14:01:07    404s] (I)      Row height          :  4480  (dbu)
[02/03 14:01:07    404s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:01:07    404s] (I)      GCell width         :  4480  (dbu)
[02/03 14:01:07    404s] (I)      GCell height        :  4480  (dbu)
[02/03 14:01:07    404s] (I)      Grid                :    17    15     4
[02/03 14:01:07    404s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:01:07    404s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:01:07    404s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:01:07    404s] (I)      Default wire width  :   230   280   280   280
[02/03 14:01:07    404s] (I)      Default wire space  :   230   280   280   280
[02/03 14:01:07    404s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:01:07    404s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:01:07    404s] (I)      First track coord   :   280   280   280   280
[02/03 14:01:07    404s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:01:07    404s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:01:07    404s] (I)      Num of masks        :     1     1     1     1
[02/03 14:01:07    404s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:01:07    404s] (I)      --------------------------------------------------------
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s] [NR-eGR] ============ Routing rule table ============
[02/03 14:01:07    404s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 14:01:07    404s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:01:07    404s] (I)                    Layer    2    3    4 
[02/03 14:01:07    404s] (I)                    Pitch  560  560  560 
[02/03 14:01:07    404s] (I)             #Used tracks    1    1    1 
[02/03 14:01:07    404s] (I)       #Fully used tracks    1    1    1 
[02/03 14:01:07    404s] [NR-eGR] ========================================
[02/03 14:01:07    404s] [NR-eGR] 
[02/03 14:01:07    404s] (I)      =============== Blocked Tracks ===============
[02/03 14:01:07    404s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:07    404s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:01:07    404s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:07    404s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:01:07    404s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:01:07    404s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:01:07    404s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:01:07    404s] (I)      +-------+---------+----------+---------------+
[02/03 14:01:07    404s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3059.09 MB )
[02/03 14:01:07    404s] (I)      Reset routing kernel
[02/03 14:01:07    404s] (I)      Started Global Routing ( Curr Mem: 3059.09 MB )
[02/03 14:01:07    404s] (I)      totalPins=156  totalGlobalPin=151 (96.79%)
[02/03 14:01:07    404s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:01:07    404s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[02/03 14:01:07    404s] (I)      
[02/03 14:01:07    404s] (I)      ============  Phase 1a Route ============
[02/03 14:01:07    404s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:07    404s] (I)      
[02/03 14:01:07    404s] (I)      ============  Phase 1b Route ============
[02/03 14:01:07    404s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:07    404s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[02/03 14:01:07    404s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:01:07    404s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:01:07    404s] (I)      
[02/03 14:01:07    404s] (I)      ============  Phase 1c Route ============
[02/03 14:01:07    404s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:07    404s] (I)      
[02/03 14:01:07    404s] (I)      ============  Phase 1d Route ============
[02/03 14:01:07    404s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:07    404s] (I)      
[02/03 14:01:07    404s] (I)      ============  Phase 1e Route ============
[02/03 14:01:07    404s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:01:07    404s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[02/03 14:01:07    404s] (I)      
[02/03 14:01:07    404s] (I)      ============  Phase 1l Route ============
[02/03 14:01:07    404s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:01:07    404s] (I)      Layer  2:       1320       167         0         112        1792    ( 5.88%) 
[02/03 14:01:07    404s] (I)      Layer  3:       1856        86         0           0        1920    ( 0.00%) 
[02/03 14:01:07    404s] (I)      Layer  4:       1834        39         0           0        1904    ( 0.00%) 
[02/03 14:01:07    404s] (I)      Total:          5010       292         0         112        5616    ( 1.96%) 
[02/03 14:01:07    404s] (I)      
[02/03 14:01:07    404s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:01:07    404s] [NR-eGR]                        OverCon            
[02/03 14:01:07    404s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:01:07    404s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:01:07    404s] [NR-eGR] ----------------------------------------------
[02/03 14:01:07    404s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:07    404s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:07    404s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:07    404s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:01:07    404s] [NR-eGR] ----------------------------------------------
[02/03 14:01:07    404s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:01:07    404s] [NR-eGR] 
[02/03 14:01:07    404s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3060.11 MB )
[02/03 14:01:07    404s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:01:07    404s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:01:07    404s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3060.11 MB )
[02/03 14:01:07    404s] (I)      ===================================== Runtime Summary =====================================
[02/03 14:01:07    404s] (I)       Step                                        %       Start      Finish      Real       CPU 
[02/03 14:01:07    404s] (I)      -------------------------------------------------------------------------------------------
[02/03 14:01:07    404s] (I)       Early Global Route kernel             100.00%  946.80 sec  946.83 sec  0.03 sec  0.04 sec 
[02/03 14:01:07    404s] (I)       +-Import and model                     15.30%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | +-Create place DB                     1.38%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | +-Import place data                 1.07%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Read instances and placement    0.27%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Read nets                       0.21%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | +-Create route DB                     9.31%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | +-Import route data (4T)            8.54%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.67%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | | +-Read routing blockages        0.01%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | | +-Read instance blockages       0.06%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | | +-Read PG blockages             0.12%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | | +-Read clock blockages          0.05%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | | +-Read other blockages          0.06%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | | +-Read halo blockages           0.01%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | | +-Read boundary cut boxes       0.01%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Read blackboxes                 0.04%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Read prerouted                  0.12%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Read unlegalized nets           0.02%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Read nets                       0.24%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Set up via pillars              0.01%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Initialize 3D grid graph        0.03%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Model blockage capacity         0.54%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | | +-Initialize 3D capacity        0.20%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | +-Read aux data                       0.01%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | +-Others data preparation             0.08%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | +-Create route kernel                 2.95%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       +-Global Routing                       34.64%  946.82 sec  946.83 sec  0.01 sec  0.02 sec 
[02/03 14:01:07    404s] (I)       | +-Initialization                      0.13%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | +-Net group 1                        32.60%  946.82 sec  946.83 sec  0.01 sec  0.02 sec 
[02/03 14:01:07    404s] (I)       | | +-Generate topology (4T)            2.41%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | +-Phase 1a                          3.23%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Pattern routing (4T)            2.27%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Add via demand to 2D            0.04%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | +-Phase 1b                          0.13%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | +-Phase 1c                          0.05%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | +-Phase 1d                          0.05%  946.82 sec  946.82 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | +-Phase 1e                          0.42%  946.83 sec  946.83 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | | +-Route legalization              0.01%  946.83 sec  946.83 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | | +-Phase 1l                         23.59%  946.83 sec  946.83 sec  0.01 sec  0.02 sec 
[02/03 14:01:07    404s] (I)       | | | +-Layer assignment (4T)          22.91%  946.83 sec  946.83 sec  0.01 sec  0.01 sec 
[02/03 14:01:07    404s] (I)       | +-Clean cong LA                       0.01%  946.83 sec  946.83 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       +-Export 3D cong map                    0.52%  946.83 sec  946.83 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)       | +-Export 2D cong map                  0.12%  946.83 sec  946.83 sec  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)      ==================== Summary by functions =====================
[02/03 14:01:07    404s] (I)       Lv  Step                                %      Real       CPU 
[02/03 14:01:07    404s] (I)      ---------------------------------------------------------------
[02/03 14:01:07    404s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.04 sec 
[02/03 14:01:07    404s] (I)        1  Global Routing                 34.64%  0.01 sec  0.02 sec 
[02/03 14:01:07    404s] (I)        1  Import and model               15.30%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        1  Export 3D cong map              0.52%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        2  Net group 1                    32.60%  0.01 sec  0.02 sec 
[02/03 14:01:07    404s] (I)        2  Create route DB                 9.31%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        2  Create route kernel             2.95%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        2  Create place DB                 1.38%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        2  Initialization                  0.13%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        2  Export 2D cong map              0.12%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        3  Phase 1l                       23.59%  0.01 sec  0.02 sec 
[02/03 14:01:07    404s] (I)        3  Import route data (4T)          8.54%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        3  Phase 1a                        3.23%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        3  Generate topology (4T)          2.41%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        3  Import place data               1.07%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        3  Phase 1e                        0.42%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        3  Phase 1b                        0.13%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        3  Phase 1c                        0.05%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Layer assignment (4T)          22.91%  0.01 sec  0.01 sec 
[02/03 14:01:07    404s] (I)        4  Read blockages ( Layer 2-4 )    2.67%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Pattern routing (4T)            2.27%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Model blockage capacity         0.54%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Read nets                       0.45%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Read instances and placement    0.27%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Read prerouted                  0.12%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Initialize 3D grid graph        0.03%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        5  Initialize 3D capacity          0.20%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        5  Read PG blockages               0.12%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        5  Read other blockages            0.06%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        5  Read instance blockages         0.06%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 14:01:07    404s] OPERPROF: Starting HotSpotCal at level 1, MEM:3060.1M, EPOCH TIME: 1706986867.443111
[02/03 14:01:07    404s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:07    404s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 14:01:07    404s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:07    404s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 14:01:07    404s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:07    404s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:01:07    404s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:01:07    404s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:3060.1M, EPOCH TIME: 1706986867.444973
[02/03 14:01:07    404s] [hotspot] Hotspot report including placement blocked areas
[02/03 14:01:07    404s] OPERPROF: Starting HotSpotCal at level 1, MEM:3060.1M, EPOCH TIME: 1706986867.445104
[02/03 14:01:07    404s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:07    404s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 14:01:07    404s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:07    404s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 14:01:07    404s] [hotspot] +------------+---------------+---------------+
[02/03 14:01:07    404s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:01:07    404s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:01:07    404s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3060.1M, EPOCH TIME: 1706986867.446163
[02/03 14:01:07    404s] Reported timing to dir ./timingReports
[02/03 14:01:07    404s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1942.9M, totSessionCpu=0:06:45 **
[02/03 14:01:07    404s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2878.1M, EPOCH TIME: 1706986867.449512
[02/03 14:01:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] 
[02/03 14:01:07    404s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:07    404s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2878.1M, EPOCH TIME: 1706986867.457392
[02/03 14:01:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.250  |  0.250  |  2.099  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2884.4M, EPOCH TIME: 1706986868.322812
[02/03 14:01:08    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] 
[02/03 14:01:08    404s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:08    404s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2884.4M, EPOCH TIME: 1706986868.332876
[02/03 14:01:08    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] Density: 40.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 14:01:08    404s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2884.4M, EPOCH TIME: 1706986868.334082
[02/03 14:01:08    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] 
[02/03 14:01:08    404s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:01:08    404s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2884.4M, EPOCH TIME: 1706986868.341528
[02/03 14:01:08    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1942.5M, totSessionCpu=0:06:45 **
[02/03 14:01:08    404s] *** Finished optDesign ***
[02/03 14:01:08    404s] 
[02/03 14:01:08    404s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:07.2 real=0:00:08.2)
[02/03 14:01:08    404s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[02/03 14:01:08    404s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[02/03 14:01:08    404s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[02/03 14:01:08    404s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.8 real=0:00:02.1)
[02/03 14:01:08    404s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:01:08    404s] Deleting Lib Analyzer.
[02/03 14:01:08    404s] clean pInstBBox. size 0
[02/03 14:01:08    404s] All LLGs are deleted
[02/03 14:01:08    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:01:08    404s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2884.4M, EPOCH TIME: 1706986868.362751
[02/03 14:01:08    404s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2884.4M, EPOCH TIME: 1706986868.362845
[02/03 14:01:08    404s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:01:08    404s] 
[02/03 14:01:08    404s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:01:08    404s] 
[02/03 14:01:08    404s] TimeStamp Deleting Cell Server End ...
[02/03 14:01:08    404s] Disable CTE adjustment.
[02/03 14:01:08    404s] #optDebug: fT-D <X 1 0 0 0>
[02/03 14:01:08    404s] VSMManager cleared!
[02/03 14:01:08    404s] **place_opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 2844.4M **
[02/03 14:01:08    404s] *** Finished GigaPlace ***
[02/03 14:01:08    404s] 
[02/03 14:01:08    404s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:01:08    404s] Severity  ID               Count  Summary                                  
[02/03 14:01:08    404s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/03 14:01:08    404s] *** Message Summary: 1 warning(s), 0 error(s)
[02/03 14:01:08    404s] 
[02/03 14:01:08    404s] *** place_opt_design #3 [finish] : cpu/real = 0:00:06.3/0:00:07.4 (0.9), totSession cpu/real = 0:06:45.0/0:53:56.3 (0.1), mem = 2844.4M
[02/03 14:01:08    404s] 
[02/03 14:01:08    404s] =============================================================================================
[02/03 14:01:08    404s]  Final TAT Report : place_opt_design #3                                         21.18-s099_1
[02/03 14:01:08    404s] =============================================================================================
[02/03 14:01:08    404s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:01:08    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:08    404s] [ InitOpt                ]      1   0:00:01.1  (  15.2 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 14:01:08    404s] [ GlobalOpt              ]      1   0:00:00.7  (   9.3 % )     0:00:00.7 /  0:00:00.7    1.1
[02/03 14:01:08    404s] [ DrvOpt                 ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:01:08    404s] [ SimplifyNetlist        ]      1   0:00:00.7  (   9.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:01:08    404s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:01:08    404s] [ AreaOpt                ]      2   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:01:08    404s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:08    404s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.7 % )     0:00:01.1 /  0:00:00.3    0.3
[02/03 14:01:08    404s] [ DrvReport              ]      2   0:00:00.8  (  11.3 % )     0:00:00.8 /  0:00:00.0    0.0
[02/03 14:01:08    404s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:01:08    404s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:08    404s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:08    404s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:01:08    404s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:08    404s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:08    404s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:01:08    404s] [ IncrReplace            ]      1   0:00:02.2  (  30.1 % )     0:00:02.3 /  0:00:02.0    0.9
[02/03 14:01:08    404s] [ RefinePlace            ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:01:08    404s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 14:01:08    404s] [ ExtractRC              ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:01:08    404s] [ TimingUpdate           ]     27   0:00:00.3  (   3.5 % )     0:00:00.4 /  0:00:00.4    1.1
[02/03 14:01:08    404s] [ FullDelayCalc          ]      3   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.1
[02/03 14:01:08    404s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[02/03 14:01:08    404s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:01:08    404s] [ MISC                   ]          0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:01:08    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:08    404s]  place_opt_design #3 TOTAL          0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:06.3    0.9
[02/03 14:01:08    404s] ---------------------------------------------------------------------------------------------
[02/03 14:01:08    404s] 
[02/03 14:08:11    434s] <CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
[02/03 14:08:11    434s] <CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
[02/03 14:08:11    434s] <CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
[02/03 14:08:11    434s] <CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
[02/03 14:08:11    434s] <CMD> timeDesign -preCTS
[02/03 14:08:11    434s] #optDebug: fT-S <1 1 0 0 0>
[02/03 14:08:11    434s] *** timeDesign #6 [begin] : totSession cpu/real = 0:07:14.4/1:00:59.2 (0.1), mem = 2848.5M
[02/03 14:08:11    434s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2844.5M, EPOCH TIME: 1706987291.272360
[02/03 14:08:11    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] All LLGs are deleted
[02/03 14:08:11    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2844.5M, EPOCH TIME: 1706987291.272437
[02/03 14:08:11    434s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2844.5M, EPOCH TIME: 1706987291.272484
[02/03 14:08:11    434s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2844.5M, EPOCH TIME: 1706987291.272573
[02/03 14:08:11    434s] Start to check current routing status for nets...
[02/03 14:08:11    434s] All nets are already routed correctly.
[02/03 14:08:11    434s] End to check current routing status for nets (mem=2844.5M)
[02/03 14:08:11    434s] Effort level <high> specified for reg2reg path_group
[02/03 14:08:11    434s] All LLGs are deleted
[02/03 14:08:11    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2846.5M, EPOCH TIME: 1706987291.303941
[02/03 14:08:11    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2846.5M, EPOCH TIME: 1706987291.304041
[02/03 14:08:11    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2846.5M, EPOCH TIME: 1706987291.304116
[02/03 14:08:11    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2846.5M, EPOCH TIME: 1706987291.304478
[02/03 14:08:11    434s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:11    434s] Core basic site is core_ji3v
[02/03 14:08:11    434s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2846.5M, EPOCH TIME: 1706987291.312160
[02/03 14:08:11    434s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:11    434s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:11    434s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2846.5M, EPOCH TIME: 1706987291.313537
[02/03 14:08:11    434s] Fast DP-INIT is on for default
[02/03 14:08:11    434s] Atter site array init, number of instance map data is 0.
[02/03 14:08:11    434s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2846.5M, EPOCH TIME: 1706987291.313831
[02/03 14:08:11    434s] 
[02/03 14:08:11    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:11    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2846.5M, EPOCH TIME: 1706987291.314134
[02/03 14:08:11    434s] All LLGs are deleted
[02/03 14:08:11    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:11    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2846.5M, EPOCH TIME: 1706987291.314294
[02/03 14:08:11    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2846.5M, EPOCH TIME: 1706987291.314354
[02/03 14:08:12    434s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.250  |  0.250  |  2.099  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2845.7M, EPOCH TIME: 1706987292.095696
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2845.7M, EPOCH TIME: 1706987292.095794
[02/03 14:08:12    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2845.7M, EPOCH TIME: 1706987292.095873
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2845.7M, EPOCH TIME: 1706987292.096069
[02/03 14:08:12    434s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:12    434s] Core basic site is core_ji3v
[02/03 14:08:12    434s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2845.7M, EPOCH TIME: 1706987292.103446
[02/03 14:08:12    434s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2845.7M, EPOCH TIME: 1706987292.105083
[02/03 14:08:12    434s] Fast DP-INIT is on for default
[02/03 14:08:12    434s] Atter site array init, number of instance map data is 0.
[02/03 14:08:12    434s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2845.7M, EPOCH TIME: 1706987292.105496
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:12    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2845.7M, EPOCH TIME: 1706987292.106032
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2845.7M, EPOCH TIME: 1706987292.106185
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2845.7M, EPOCH TIME: 1706987292.106254
[02/03 14:08:12    434s] Density: 40.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2845.7M, EPOCH TIME: 1706987292.107454
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2845.7M, EPOCH TIME: 1706987292.107520
[02/03 14:08:12    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2845.7M, EPOCH TIME: 1706987292.107576
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2845.7M, EPOCH TIME: 1706987292.107716
[02/03 14:08:12    434s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:12    434s] Core basic site is core_ji3v
[02/03 14:08:12    434s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2845.7M, EPOCH TIME: 1706987292.114932
[02/03 14:08:12    434s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2845.7M, EPOCH TIME: 1706987292.117044
[02/03 14:08:12    434s] Fast DP-INIT is on for default
[02/03 14:08:12    434s] Atter site array init, number of instance map data is 0.
[02/03 14:08:12    434s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2845.7M, EPOCH TIME: 1706987292.117583
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:12    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2845.7M, EPOCH TIME: 1706987292.118083
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2845.7M, EPOCH TIME: 1706987292.118263
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2845.7M, EPOCH TIME: 1706987292.118343
[02/03 14:08:12    434s] Reported timing to dir ./timingReports
[02/03 14:08:12    434s] Total CPU time: 0.13 sec
[02/03 14:08:12    434s] Total Real time: 1.0 sec
[02/03 14:08:12    434s] Total Memory Usage: 2845.742188 Mbytes
[02/03 14:08:12    434s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:08:12    434s] *** timeDesign #6 [finish] : cpu/real = 0:00:00.1/0:00:00.9 (0.2), totSession cpu/real = 0:07:14.5/1:01:00.0 (0.1), mem = 2845.7M
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] =============================================================================================
[02/03 14:08:12    434s]  Final TAT Report : timeDesign #6                                               21.18-s099_1
[02/03 14:08:12    434s] =============================================================================================
[02/03 14:08:12    434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:12    434s] ---------------------------------------------------------------------------------------------
[02/03 14:08:12    434s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:12    434s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.0 % )     0:00:00.8 /  0:00:00.1    0.1
[02/03 14:08:12    434s] [ DrvReport              ]      1   0:00:00.7  (  85.9 % )     0:00:00.7 /  0:00:00.0    0.0
[02/03 14:08:12    434s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:12    434s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:08:12    434s] [ GenerateReports        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.7
[02/03 14:08:12    434s] [ MISC                   ]          0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:08:12    434s] ---------------------------------------------------------------------------------------------
[02/03 14:08:12    434s]  timeDesign #6 TOTAL                0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.1    0.2
[02/03 14:08:12    434s] ---------------------------------------------------------------------------------------------
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] <CMD> timeDesign -preCTS -hold
[02/03 14:08:12    434s] *** timeDesign #7 [begin] : totSession cpu/real = 0:07:14.5/1:01:00.0 (0.1), mem = 2845.7M
[02/03 14:08:12    434s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2816.2M, EPOCH TIME: 1706987292.157650
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2816.2M, EPOCH TIME: 1706987292.157749
[02/03 14:08:12    434s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2816.2M, EPOCH TIME: 1706987292.157802
[02/03 14:08:12    434s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2816.2M, EPOCH TIME: 1706987292.157885
[02/03 14:08:12    434s] Start to check current routing status for nets...
[02/03 14:08:12    434s] All nets are already routed correctly.
[02/03 14:08:12    434s] End to check current routing status for nets (mem=2816.2M)
[02/03 14:08:12    434s] Effort level <high> specified for reg2reg path_group
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2836.3M, EPOCH TIME: 1706987292.194055
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2836.3M, EPOCH TIME: 1706987292.194158
[02/03 14:08:12    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2836.3M, EPOCH TIME: 1706987292.194225
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2836.3M, EPOCH TIME: 1706987292.194403
[02/03 14:08:12    434s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:12    434s] Core basic site is core_ji3v
[02/03 14:08:12    434s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2836.3M, EPOCH TIME: 1706987292.201795
[02/03 14:08:12    434s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:2836.3M, EPOCH TIME: 1706987292.203610
[02/03 14:08:12    434s] Fast DP-INIT is on for default
[02/03 14:08:12    434s] Atter site array init, number of instance map data is 0.
[02/03 14:08:12    434s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2836.3M, EPOCH TIME: 1706987292.203946
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:12    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2836.3M, EPOCH TIME: 1706987292.204241
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2836.3M, EPOCH TIME: 1706987292.204398
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2836.3M, EPOCH TIME: 1706987292.204456
[02/03 14:08:12    434s] OPTC: user 20.0
[02/03 14:08:12    434s] Starting delay calculation for Hold views
[02/03 14:08:12    434s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:12    434s] #################################################################################
[02/03 14:08:12    434s] # Design Stage: PreRoute
[02/03 14:08:12    434s] # Design Name: counter
[02/03 14:08:12    434s] # Design Mode: 180nm
[02/03 14:08:12    434s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:12    434s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:12    434s] # Signoff Settings: SI Off 
[02/03 14:08:12    434s] #################################################################################
[02/03 14:08:12    434s] Topological Sorting (REAL = 0:00:00.0, MEM = 2834.3M, InitMEM = 2834.3M)
[02/03 14:08:12    434s] Calculate delays in BcWc mode...
[02/03 14:08:12    434s] Start delay calculation (fullDC) (4 T). (MEM=2834.3)
[02/03 14:08:12    434s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:08:12    434s] End AAE Lib Interpolated Model. (MEM=2845.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:12    434s] Total number of fetched objects 47
[02/03 14:08:12    434s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:12    434s] End delay calculation. (MEM=3004.59 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:12    434s] End delay calculation (fullDC). (MEM=3004.59 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:12    434s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3004.6M) ***
[02/03 14:08:12    434s] Turning on fast DC mode.
[02/03 14:08:12    434s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:15 mem=3035.6M)
[02/03 14:08:12    434s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.976  | -0.065  | -0.976  |
|           TNS (ns):| -7.785  | -0.248  | -7.785  |
|    Violating Paths:|    8    |    8    |    8    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2900.0M, EPOCH TIME: 1706987292.354459
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2900.0M, EPOCH TIME: 1706987292.354548
[02/03 14:08:12    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2900.0M, EPOCH TIME: 1706987292.354621
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2900.0M, EPOCH TIME: 1706987292.354782
[02/03 14:08:12    434s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:12    434s] Core basic site is core_ji3v
[02/03 14:08:12    434s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2900.0M, EPOCH TIME: 1706987292.362203
[02/03 14:08:12    434s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2901.1M, EPOCH TIME: 1706987292.363778
[02/03 14:08:12    434s] Fast DP-INIT is on for default
[02/03 14:08:12    434s] Atter site array init, number of instance map data is 0.
[02/03 14:08:12    434s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2901.1M, EPOCH TIME: 1706987292.364269
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:12    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2901.1M, EPOCH TIME: 1706987292.364826
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2901.1M, EPOCH TIME: 1706987292.364988
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2901.1M, EPOCH TIME: 1706987292.365062
[02/03 14:08:12    434s] Density: 40.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2901.1M, EPOCH TIME: 1706987292.366247
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2901.1M, EPOCH TIME: 1706987292.366313
[02/03 14:08:12    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2901.1M, EPOCH TIME: 1706987292.366369
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2901.1M, EPOCH TIME: 1706987292.366511
[02/03 14:08:12    434s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:12    434s] Core basic site is core_ji3v
[02/03 14:08:12    434s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2901.1M, EPOCH TIME: 1706987292.373934
[02/03 14:08:12    434s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:12    434s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2901.1M, EPOCH TIME: 1706987292.374524
[02/03 14:08:12    434s] Fast DP-INIT is on for default
[02/03 14:08:12    434s] Atter site array init, number of instance map data is 0.
[02/03 14:08:12    434s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2901.1M, EPOCH TIME: 1706987292.375037
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:12    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2901.1M, EPOCH TIME: 1706987292.375501
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2901.1M, EPOCH TIME: 1706987292.375639
[02/03 14:08:12    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2901.1M, EPOCH TIME: 1706987292.375698
[02/03 14:08:12    434s] Reported timing to dir ./timingReports
[02/03 14:08:12    434s] Total CPU time: 0.28 sec
[02/03 14:08:12    434s] Total Real time: 0.0 sec
[02/03 14:08:12    434s] Total Memory Usage: 2820.535156 Mbytes
[02/03 14:08:12    434s] *** timeDesign #7 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.1), totSession cpu/real = 0:07:14.8/1:01:00.3 (0.1), mem = 2820.5M
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] =============================================================================================
[02/03 14:08:12    434s]  Final TAT Report : timeDesign #7                                               21.18-s099_1
[02/03 14:08:12    434s] =============================================================================================
[02/03 14:08:12    434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:12    434s] ---------------------------------------------------------------------------------------------
[02/03 14:08:12    434s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:12    434s] [ OptSummaryReport       ]      1   0:00:00.0  (  13.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:08:12    434s] [ TimingUpdate           ]      1   0:00:00.1  (  30.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:08:12    434s] [ FullDelayCalc          ]      1   0:00:00.0  (  12.2 % )     0:00:00.0 /  0:00:00.1    1.5
[02/03 14:08:12    434s] [ TimingReport           ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.7
[02/03 14:08:12    434s] [ GenerateReports        ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:08:12    434s] [ MISC                   ]          0:00:00.1  (  33.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:08:12    434s] ---------------------------------------------------------------------------------------------
[02/03 14:08:12    434s]  timeDesign #7 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.1
[02/03 14:08:12    434s] ---------------------------------------------------------------------------------------------
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] <CMD> delete_ccopt_clock_tree_spec
[02/03 14:08:12    434s] <CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
[02/03 14:08:12    434s] Creating clock tree spec for modes (timing configs): functional_mode
[02/03 14:08:12    434s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:12    434s] Summary for sequential cells identification: 
[02/03 14:08:12    434s]   Identified SBFF number: 33
[02/03 14:08:12    434s]   Identified MBFF number: 0
[02/03 14:08:12    434s]   Identified SB Latch number: 0
[02/03 14:08:12    434s]   Identified MB Latch number: 0
[02/03 14:08:12    434s]   Not identified SBFF number: 0
[02/03 14:08:12    434s]   Not identified MBFF number: 0
[02/03 14:08:12    434s]   Not identified SB Latch number: 0
[02/03 14:08:12    434s]   Not identified MB Latch number: 0
[02/03 14:08:12    434s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:12    434s]  Visiting view : slow_functional_mode
[02/03 14:08:12    434s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:12    434s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:12    434s]  Visiting view : fast_functional_mode
[02/03 14:08:12    434s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:12    434s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:12    434s] TLC MultiMap info (StdDelay):
[02/03 14:08:12    434s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:12    434s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:12    434s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:12    434s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:12    434s]  Setting StdDelay to: 91ps
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:12    434s] Reset timing graph...
[02/03 14:08:12    434s] Ignoring AAE DB Resetting ...
[02/03 14:08:12    434s] Reset timing graph done.
[02/03 14:08:12    434s] Ignoring AAE DB Resetting ...
[02/03 14:08:12    434s] Analyzing clock structure...
[02/03 14:08:12    434s] Analyzing clock structure done.
[02/03 14:08:12    434s] Reset timing graph...
[02/03 14:08:12    434s] Ignoring AAE DB Resetting ...
[02/03 14:08:12    434s] Reset timing graph done.
[02/03 14:08:12    434s] Wrote: output/ccopt.spec
[02/03 14:08:12    434s] <CMD> get_ccopt_clock_trees
[02/03 14:08:12    434s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[02/03 14:08:12    434s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[02/03 14:08:12    434s] <CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
[02/03 14:08:12    434s] Extracting original clock gating for CLK...
[02/03 14:08:12    434s]   clock_tree CLK contains 8 sinks and 0 clock gates.
[02/03 14:08:12    434s] Extracting original clock gating for CLK done.
[02/03 14:08:12    434s] <CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
[02/03 14:08:12    434s] <CMD> set_ccopt_property clock_period -pin clk 10
[02/03 14:08:12    434s] <CMD> set_ccopt_property timing_connectivity_info {}
[02/03 14:08:12    434s] <CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
[02/03 14:08:12    434s] The skew group CLK/functional_mode was created. It contains 8 sinks and 1 sources.
[02/03 14:08:12    434s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
[02/03 14:08:12    434s] <CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 0.800
[02/03 14:08:12    434s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
[02/03 14:08:12    434s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
[02/03 14:08:12    434s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
[02/03 14:08:12    434s] <CMD> check_ccopt_clock_tree_convergence
[02/03 14:08:12    434s] Checking clock tree convergence...
[02/03 14:08:12    434s] Checking clock tree convergence done.
[02/03 14:08:12    434s] <CMD> get_ccopt_property auto_design_state_for_ilms
[02/03 14:08:12    434s] <CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
[02/03 14:08:12    434s] **WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
[02/03 14:08:12    434s] Remove references to this property from any scripts.
[02/03 14:08:12    434s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[02/03 14:08:12    434s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[02/03 14:08:12    434s] <CMD> ccopt_design -cts
[02/03 14:08:12    434s] #% Begin ccopt_design (date=02/03 14:08:12, mem=1840.9M)
[02/03 14:08:12    434s] Turning off fast DC mode.
[02/03 14:08:12    434s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:07:14.9/1:01:00.4 (0.1), mem = 2820.6M
[02/03 14:08:12    434s] Runtime...
[02/03 14:08:12    434s] **INFO: User's settings:
[02/03 14:08:12    434s] setNanoRouteMode -droutePostRouteSpreadWire         1
[02/03 14:08:12    434s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[02/03 14:08:12    434s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[02/03 14:08:12    434s] setNanoRouteMode -extractThirdPartyCompatible       false
[02/03 14:08:12    434s] setNanoRouteMode -grouteExpTdStdDelay               91
[02/03 14:08:12    434s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[02/03 14:08:12    434s] setNanoRouteMode -timingEngine                      {}
[02/03 14:08:12    434s] setDesignMode -process                              180
[02/03 14:08:12    434s] setExtractRCMode -coupling_c_th                     3
[02/03 14:08:12    434s] setExtractRCMode -engine                            preRoute
[02/03 14:08:12    434s] setExtractRCMode -relative_c_th                     0.03
[02/03 14:08:12    434s] setExtractRCMode -total_c_th                        5
[02/03 14:08:12    434s] setDelayCalMode -enable_high_fanout                 true
[02/03 14:08:12    434s] setDelayCalMode -engine                             aae
[02/03 14:08:12    434s] setDelayCalMode -ignoreNetLoad                      false
[02/03 14:08:12    434s] setDelayCalMode -socv_accuracy_mode                 low
[02/03 14:08:12    434s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[02/03 14:08:12    434s] setRouteMode -earlyGlobalMaxRouteLayer              4
[02/03 14:08:12    434s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[02/03 14:08:12    434s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/03 14:08:12    434s] Set place::cacheFPlanSiteMark to 1
[02/03 14:08:12    434s] CCOpt::Phase::Initialization...
[02/03 14:08:12    434s] Check Prerequisites...
[02/03 14:08:12    434s] Leaving CCOpt scope - CheckPlace...
[02/03 14:08:12    434s] OPERPROF: Starting checkPlace at level 1, MEM:2820.6M, EPOCH TIME: 1706987292.506687
[02/03 14:08:12    434s] Processing tracks to init pin-track alignment.
[02/03 14:08:12    434s] z: 2, totalTracks: 1
[02/03 14:08:12    434s] z: 4, totalTracks: 1
[02/03 14:08:12    434s] z: 6, totalTracks: 1
[02/03 14:08:12    434s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2820.6M, EPOCH TIME: 1706987292.507699
[02/03 14:08:12    434s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2820.6M, EPOCH TIME: 1706987292.507778
[02/03 14:08:12    434s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2820.6M, EPOCH TIME: 1706987292.507828
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2820.6M, EPOCH TIME: 1706987292.507986
[02/03 14:08:12    434s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:12    434s] Core basic site is core_ji3v
[02/03 14:08:12    434s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2820.6M, EPOCH TIME: 1706987292.508074
[02/03 14:08:12    434s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:08:12    434s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:08:12    434s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2820.6M, EPOCH TIME: 1706987292.508589
[02/03 14:08:12    434s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:08:12    434s] SiteArray: use 16,384 bytes
[02/03 14:08:12    434s] SiteArray: current memory after site array memory allocation 2820.6M
[02/03 14:08:12    434s] SiteArray: FP blocked sites are writable
[02/03 14:08:12    434s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:08:12    434s] Atter site array init, number of instance map data is 0.
[02/03 14:08:12    434s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2820.6M, EPOCH TIME: 1706987292.509083
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:12    434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2820.6M, EPOCH TIME: 1706987292.509348
[02/03 14:08:12    434s] Begin checking placement ... (start mem=2820.6M, init mem=2820.6M)
[02/03 14:08:12    434s] Begin checking exclusive groups violation ...
[02/03 14:08:12    434s] There are 0 groups to check, max #box is 0, total #box is 0
[02/03 14:08:12    434s] Finished checking exclusive groups violations. Found 0 Vio.
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Running CheckPlace using 4 threads!...
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] ...checkPlace MT is done!
[02/03 14:08:12    434s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:12    434s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:12    434s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2788.6M, EPOCH TIME: 1706987292.515996
[02/03 14:08:12    434s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2788.6M, EPOCH TIME: 1706987292.516079
[02/03 14:08:12    434s] *info: Placed = 44            
[02/03 14:08:12    434s] *info: Unplaced = 0           
[02/03 14:08:12    434s] Placement Density:40.32%(961/2383)
[02/03 14:08:12    434s] Placement Density (including fixed std cells):40.32%(961/2383)
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2788.6M, EPOCH TIME: 1706987292.516262
[02/03 14:08:12    434s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2788.6M, EPOCH TIME: 1706987292.516327
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2788.6M)
[02/03 14:08:12    434s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.010, MEM:2788.6M, EPOCH TIME: 1706987292.516738
[02/03 14:08:12    434s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] Innovus will update I/O latencies
[02/03 14:08:12    434s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] Info: 4 threads available for lower-level modules during optimization.
[02/03 14:08:12    434s] Executing ccopt post-processing.
[02/03 14:08:12    434s] Synthesizing clock trees with CCOpt...
[02/03 14:08:12    434s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:14.9/1:01:00.4 (0.1), mem = 2788.6M
[02/03 14:08:12    434s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/03 14:08:12    434s] CCOpt::Phase::PreparingToBalance...
[02/03 14:08:12    434s] Leaving CCOpt scope - Initializing power interface...
[02/03 14:08:12    434s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Positive (advancing) pin insertion delays
[02/03 14:08:12    434s] =========================================
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Found 0 advancing pin insertion delay (0.000% of 8 clock tree sinks)
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Negative (delaying) pin insertion delays
[02/03 14:08:12    434s] ========================================
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Found 0 delaying pin insertion delay (0.000% of 8 clock tree sinks)
[02/03 14:08:12    434s] Notify start of optimization...
[02/03 14:08:12    434s] Notify start of optimization done.
[02/03 14:08:12    434s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/03 14:08:12    434s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2788.6M, EPOCH TIME: 1706987292.519642
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2788.6M, EPOCH TIME: 1706987292.519712
[02/03 14:08:12    434s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2788.6M, EPOCH TIME: 1706987292.519754
[02/03 14:08:12    434s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2786.6M, EPOCH TIME: 1706987292.519860
[02/03 14:08:12    434s] ### Creating LA Mngr. totSessionCpu=0:07:15 mem=2786.6M
[02/03 14:08:12    434s] ### Creating LA Mngr, finished. totSessionCpu=0:07:15 mem=2786.6M
[02/03 14:08:12    434s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2786.55 MB )
[02/03 14:08:12    434s] (I)      ============================ Layers =============================
[02/03 14:08:12    434s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:12    434s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:12    434s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:12    434s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:12    434s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:12    434s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:12    434s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:12    434s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:12    434s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:12    434s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:12    434s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:12    434s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:12    434s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:12    434s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:12    434s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:12    434s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:12    434s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:12    434s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:12    434s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:12    434s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:12    434s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:12    434s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:12    434s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:12    434s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:12    434s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:12    434s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:12    434s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:12    434s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:12    434s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:12    434s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:12    434s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:12    434s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:12    434s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:12    434s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:12    434s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:12    434s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:12    434s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:12    434s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:12    434s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:12    434s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:12    434s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:12    434s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:12    434s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:12    434s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:12    434s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:12    434s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:12    434s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:12    434s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:12    434s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:12    434s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:12    434s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:12    434s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:12    434s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:12    434s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:12    434s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:12    434s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:12    434s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:12    434s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:12    434s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:12    434s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:12    434s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:12    434s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:12    434s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:12    434s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:12    434s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:12    434s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:12    434s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:12    434s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:12    434s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:12    434s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:12    434s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:12    434s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:12    434s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:12    434s] (I)      Started Import and model ( Curr Mem: 2786.55 MB )
[02/03 14:08:12    434s] (I)      Default pattern map key = counter_default.
[02/03 14:08:12    434s] (I)      == Non-default Options ==
[02/03 14:08:12    434s] (I)      Maximum routing layer                              : 4
[02/03 14:08:12    434s] (I)      Number of threads                                  : 4
[02/03 14:08:12    434s] (I)      Method to set GCell size                           : row
[02/03 14:08:12    434s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:08:12    434s] (I)      Use row-based GCell size
[02/03 14:08:12    434s] (I)      Use row-based GCell align
[02/03 14:08:12    434s] (I)      layer 0 area = 202000
[02/03 14:08:12    434s] (I)      layer 1 area = 202000
[02/03 14:08:12    434s] (I)      layer 2 area = 202000
[02/03 14:08:12    434s] (I)      layer 3 area = 202000
[02/03 14:08:12    434s] (I)      GCell unit size   : 4480
[02/03 14:08:12    434s] (I)      GCell multiplier  : 1
[02/03 14:08:12    434s] (I)      GCell row height  : 4480
[02/03 14:08:12    434s] (I)      Actual row height : 4480
[02/03 14:08:12    434s] (I)      GCell align ref   : 10080 10080
[02/03 14:08:12    434s] [NR-eGR] Track table information for default rule: 
[02/03 14:08:12    434s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:08:12    434s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:08:12    434s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:08:12    434s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:08:12    434s] [NR-eGR] METTP has single uniform track structure
[02/03 14:08:12    434s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:08:12    434s] (I)      ================= Default via ==================
[02/03 14:08:12    434s] (I)      +---+--------------------+---------------------+
[02/03 14:08:12    434s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:08:12    434s] (I)      +---+--------------------+---------------------+
[02/03 14:08:12    434s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:08:12    434s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:08:12    434s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:08:12    434s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:08:12    434s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:08:12    434s] (I)      +---+--------------------+---------------------+
[02/03 14:08:12    434s] [NR-eGR] Read 51 PG shapes
[02/03 14:08:12    434s] [NR-eGR] Read 0 clock shapes
[02/03 14:08:12    434s] [NR-eGR] Read 0 other shapes
[02/03 14:08:12    434s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:08:12    434s] [NR-eGR] #Instance Blockages : 0
[02/03 14:08:12    434s] [NR-eGR] #PG Blockages       : 51
[02/03 14:08:12    434s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:08:12    434s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:08:12    434s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:08:12    434s] [NR-eGR] #Other Blockages    : 0
[02/03 14:08:12    434s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:08:12    434s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 14:08:12    434s] [NR-eGR] Read 47 nets ( ignored 0 )
[02/03 14:08:12    434s] (I)      early_global_route_priority property id does not exist.
[02/03 14:08:12    434s] (I)      Read Num Blocks=51  Num Prerouted Wires=0  Num CS=0
[02/03 14:08:12    434s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 0
[02/03 14:08:12    434s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 14:08:12    434s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 14:08:12    434s] (I)      Number of ignored nets                =      0
[02/03 14:08:12    434s] (I)      Number of connected nets              =      0
[02/03 14:08:12    434s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 14:08:12    434s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 14:08:12    434s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:08:12    434s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:08:12    434s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:08:12    434s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:08:12    434s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:08:12    434s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:08:12    434s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:08:12    434s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 14:08:12    434s] (I)      Ndr track 0 does not exist
[02/03 14:08:12    434s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:08:12    434s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:08:12    434s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:08:12    434s] (I)      Site width          :   560  (dbu)
[02/03 14:08:12    434s] (I)      Row height          :  4480  (dbu)
[02/03 14:08:12    434s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:08:12    434s] (I)      GCell width         :  4480  (dbu)
[02/03 14:08:12    434s] (I)      GCell height        :  4480  (dbu)
[02/03 14:08:12    434s] (I)      Grid                :    17    15     4
[02/03 14:08:12    434s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:08:12    434s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:08:12    434s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:08:12    434s] (I)      Default wire width  :   230   280   280   280
[02/03 14:08:12    434s] (I)      Default wire space  :   230   280   280   280
[02/03 14:08:12    434s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:08:12    434s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:08:12    434s] (I)      First track coord   :   280   280   280   280
[02/03 14:08:12    434s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:08:12    434s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:08:12    434s] (I)      Num of masks        :     1     1     1     1
[02/03 14:08:12    434s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:08:12    434s] (I)      --------------------------------------------------------
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] [NR-eGR] ============ Routing rule table ============
[02/03 14:08:12    434s] [NR-eGR] Rule id: 0  Nets: 47
[02/03 14:08:12    434s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:08:12    434s] (I)                    Layer    2    3    4 
[02/03 14:08:12    434s] (I)                    Pitch  560  560  560 
[02/03 14:08:12    434s] (I)             #Used tracks    1    1    1 
[02/03 14:08:12    434s] (I)       #Fully used tracks    1    1    1 
[02/03 14:08:12    434s] [NR-eGR] ========================================
[02/03 14:08:12    434s] [NR-eGR] 
[02/03 14:08:12    434s] (I)      =============== Blocked Tracks ===============
[02/03 14:08:12    434s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:12    434s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:08:12    434s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:12    434s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:08:12    434s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:08:12    434s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:08:12    434s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:08:12    434s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:12    434s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2786.55 MB )
[02/03 14:08:12    434s] (I)      Reset routing kernel
[02/03 14:08:12    434s] (I)      Started Global Routing ( Curr Mem: 2786.55 MB )
[02/03 14:08:12    434s] (I)      totalPins=156  totalGlobalPin=151 (96.79%)
[02/03 14:08:12    434s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:08:12    434s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[02/03 14:08:12    434s] (I)      
[02/03 14:08:12    434s] (I)      ============  Phase 1a Route ============
[02/03 14:08:12    434s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:08:12    434s] (I)      
[02/03 14:08:12    434s] (I)      ============  Phase 1b Route ============
[02/03 14:08:12    434s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:08:12    434s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[02/03 14:08:12    434s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:08:12    434s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:08:12    434s] (I)      
[02/03 14:08:12    434s] (I)      ============  Phase 1c Route ============
[02/03 14:08:12    434s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:08:12    434s] (I)      
[02/03 14:08:12    434s] (I)      ============  Phase 1d Route ============
[02/03 14:08:12    434s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:08:12    434s] (I)      
[02/03 14:08:12    434s] (I)      ============  Phase 1e Route ============
[02/03 14:08:12    434s] (I)      Usage: 224 = (83 H, 141 V) = (4.21% H, 4.14% V) = (3.718e+02um H, 6.317e+02um V)
[02/03 14:08:12    434s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[02/03 14:08:12    434s] (I)      
[02/03 14:08:12    434s] (I)      ============  Phase 1l Route ============
[02/03 14:08:12    434s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:08:12    434s] (I)      Layer  2:       1320       167         0         112        1792    ( 5.88%) 
[02/03 14:08:12    434s] (I)      Layer  3:       1856        86         0           0        1920    ( 0.00%) 
[02/03 14:08:12    434s] (I)      Layer  4:       1834        39         0           0        1904    ( 0.00%) 
[02/03 14:08:12    434s] (I)      Total:          5010       292         0         112        5616    ( 1.96%) 
[02/03 14:08:12    434s] (I)      
[02/03 14:08:12    434s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:08:12    434s] [NR-eGR]                        OverCon            
[02/03 14:08:12    434s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:08:12    434s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:08:12    434s] [NR-eGR] ----------------------------------------------
[02/03 14:08:12    434s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:12    434s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:12    434s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:12    434s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:12    434s] [NR-eGR] ----------------------------------------------
[02/03 14:08:12    434s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:08:12    434s] [NR-eGR] 
[02/03 14:08:12    434s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2818.57 MB )
[02/03 14:08:12    434s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:08:12    434s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:08:12    434s] (I)      ============= Track Assignment ============
[02/03 14:08:12    434s] (I)      Started Track Assignment (4T) ( Curr Mem: 2818.57 MB )
[02/03 14:08:12    434s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:08:12    434s] (I)      Run Multi-thread track assignment
[02/03 14:08:12    434s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2818.57 MB )
[02/03 14:08:12    434s] (I)      Started Export ( Curr Mem: 2818.57 MB )
[02/03 14:08:12    434s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:12    434s] [NR-eGR] ----------------------------------
[02/03 14:08:12    434s] [NR-eGR]  MET1    (1H)             0   145 
[02/03 14:08:12    434s] [NR-eGR]  MET2    (2V)           518   204 
[02/03 14:08:12    434s] [NR-eGR]  MET3    (3H)           387    23 
[02/03 14:08:12    434s] [NR-eGR]  MET4    (4V)           189     0 
[02/03 14:08:12    434s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:12    434s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:12    434s] [NR-eGR] ----------------------------------
[02/03 14:08:12    434s] [NR-eGR]          Total         1095   372 
[02/03 14:08:12    434s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:12    434s] [NR-eGR] Total half perimeter of net bounding box: 889um
[02/03 14:08:12    434s] [NR-eGR] Total length: 1095um, number of vias: 372
[02/03 14:08:12    434s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:12    434s] [NR-eGR] Total eGR-routed clock nets wire length: 99um, number of vias: 24
[02/03 14:08:12    434s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:12    434s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2818.57 MB )
[02/03 14:08:12    434s] Saved RC grid cleaned up.
[02/03 14:08:12    434s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2818.57 MB )
[02/03 14:08:12    434s] (I)      ====================================== Runtime Summary ======================================
[02/03 14:08:12    434s] (I)       Step                                        %        Start       Finish      Real       CPU 
[02/03 14:08:12    434s] (I)      ---------------------------------------------------------------------------------------------
[02/03 14:08:12    434s] (I)       Early Global Route kernel             100.00%  1371.92 sec  1371.95 sec  0.03 sec  0.03 sec 
[02/03 14:08:12    434s] (I)       +-Import and model                     13.01%  1371.93 sec  1371.93 sec  0.00 sec  0.01 sec 
[02/03 14:08:12    434s] (I)       | +-Create place DB                     1.09%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Import place data                 0.81%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Read instances and placement    0.14%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Read nets                       0.14%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Create route DB                     7.78%  1371.93 sec  1371.93 sec  0.00 sec  0.01 sec 
[02/03 14:08:12    434s] (I)       | | +-Import route data (4T)            7.12%  1371.93 sec  1371.93 sec  0.00 sec  0.01 sec 
[02/03 14:08:12    434s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.25%  1371.93 sec  1371.93 sec  0.00 sec  0.01 sec 
[02/03 14:08:12    434s] (I)       | | | | +-Read routing blockages        0.01%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | | +-Read instance blockages       0.04%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | | +-Read PG blockages             0.08%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | | +-Read clock blockages          0.05%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | | +-Read other blockages          0.04%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | | +-Read halo blockages           0.01%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | | +-Read boundary cut boxes       0.01%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Read blackboxes                 0.04%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Read prerouted                  0.07%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Read unlegalized nets           0.01%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Read nets                       0.09%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Set up via pillars              0.01%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Initialize 3D grid graph        0.03%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Model blockage capacity         0.48%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | | +-Initialize 3D capacity        0.17%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Read aux data                       0.01%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Others data preparation             0.07%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Create route kernel                 2.54%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       +-Global Routing                       33.23%  1371.93 sec  1371.94 sec  0.01 sec  0.01 sec 
[02/03 14:08:12    434s] (I)       | +-Initialization                      0.10%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Net group 1                        31.50%  1371.93 sec  1371.94 sec  0.01 sec  0.01 sec 
[02/03 14:08:12    434s] (I)       | | +-Generate topology (4T)            2.86%  1371.93 sec  1371.93 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Phase 1a                          2.77%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Pattern routing (4T)            1.86%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Add via demand to 2D            0.04%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Phase 1b                          0.18%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Phase 1c                          0.04%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Phase 1d                          0.04%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Phase 1e                          0.37%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | | +-Route legalization              0.01%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Phase 1l                         22.55%  1371.94 sec  1371.94 sec  0.01 sec  0.01 sec 
[02/03 14:08:12    434s] (I)       | | | +-Layer assignment (4T)          22.13%  1371.94 sec  1371.94 sec  0.01 sec  0.01 sec 
[02/03 14:08:12    434s] (I)       | +-Clean cong LA                       0.01%  1371.94 sec  1371.94 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       +-Export 3D cong map                    0.48%  1371.94 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Export 2D cong map                  0.10%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       +-Extract Global 3D Wires               0.05%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       +-Track Assignment (4T)                 4.36%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Initialization                      0.08%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Track Assignment Kernel             3.33%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Free Memory                         0.01%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       +-Export                                5.42%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Export DB wires                     1.82%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Export all nets (4T)              0.48%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | | +-Set wire vias (4T)                0.34%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Report wirelength                   2.24%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Update net boxes                    0.17%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       | +-Update timing                       0.01%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)       +-Postprocess design                    1.08%  1371.95 sec  1371.95 sec  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)      ==================== Summary by functions =====================
[02/03 14:08:12    434s] (I)       Lv  Step                                %      Real       CPU 
[02/03 14:08:12    434s] (I)      ---------------------------------------------------------------
[02/03 14:08:12    434s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[02/03 14:08:12    434s] (I)        1  Global Routing                 33.23%  0.01 sec  0.01 sec 
[02/03 14:08:12    434s] (I)        1  Import and model               13.01%  0.00 sec  0.01 sec 
[02/03 14:08:12    434s] (I)        1  Export                          5.42%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        1  Track Assignment (4T)           4.36%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        1  Postprocess design              1.08%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        1  Export 3D cong map              0.48%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        1  Extract Global 3D Wires         0.05%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Net group 1                    31.50%  0.01 sec  0.01 sec 
[02/03 14:08:12    434s] (I)        2  Create route DB                 7.78%  0.00 sec  0.01 sec 
[02/03 14:08:12    434s] (I)        2  Track Assignment Kernel         3.33%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Create route kernel             2.54%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Report wirelength               2.24%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Export DB wires                 1.82%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Create place DB                 1.09%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Initialization                  0.18%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Update net boxes                0.17%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Export 2D cong map              0.10%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Phase 1l                       22.55%  0.01 sec  0.01 sec 
[02/03 14:08:12    434s] (I)        3  Import route data (4T)          7.12%  0.00 sec  0.01 sec 
[02/03 14:08:12    434s] (I)        3  Generate topology (4T)          2.86%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Phase 1a                        2.77%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Import place data               0.81%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Export all nets (4T)            0.48%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Phase 1e                        0.37%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Set wire vias (4T)              0.34%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Phase 1b                        0.18%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Layer assignment (4T)          22.13%  0.01 sec  0.01 sec 
[02/03 14:08:12    434s] (I)        4  Read blockages ( Layer 2-4 )    2.25%  0.00 sec  0.01 sec 
[02/03 14:08:12    434s] (I)        4  Pattern routing (4T)            1.86%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Model blockage capacity         0.48%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Read nets                       0.23%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Read instances and placement    0.14%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Read prerouted                  0.07%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Initialize 3D grid graph        0.03%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        5  Initialize 3D capacity          0.17%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        5  Read PG blockages               0.08%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        5  Read instance blockages         0.04%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:12    434s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] Legalization setup...
[02/03 14:08:12    434s] Using cell based legalization.
[02/03 14:08:12    434s] Initializing placement interface...
[02/03 14:08:12    434s]   Use check_library -place or consult logv if problems occur.
[02/03 14:08:12    434s]   Leaving CCOpt scope - Initializing placement interface...
[02/03 14:08:12    434s] OPERPROF: Starting DPlace-Init at level 1, MEM:2818.6M, EPOCH TIME: 1706987292.560398
[02/03 14:08:12    434s] Processing tracks to init pin-track alignment.
[02/03 14:08:12    434s] z: 2, totalTracks: 1
[02/03 14:08:12    434s] z: 4, totalTracks: 1
[02/03 14:08:12    434s] z: 6, totalTracks: 1
[02/03 14:08:12    434s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:12    434s] All LLGs are deleted
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2818.6M, EPOCH TIME: 1706987292.561490
[02/03 14:08:12    434s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2818.6M, EPOCH TIME: 1706987292.561568
[02/03 14:08:12    434s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2818.6M, EPOCH TIME: 1706987292.561626
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2818.6M, EPOCH TIME: 1706987292.561774
[02/03 14:08:12    434s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:12    434s] Core basic site is core_ji3v
[02/03 14:08:12    434s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2818.6M, EPOCH TIME: 1706987292.569248
[02/03 14:08:12    434s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:08:12    434s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:08:12    434s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2818.6M, EPOCH TIME: 1706987292.569699
[02/03 14:08:12    434s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:08:12    434s] SiteArray: use 16,384 bytes
[02/03 14:08:12    434s] SiteArray: current memory after site array memory allocation 2818.6M
[02/03 14:08:12    434s] SiteArray: FP blocked sites are writable
[02/03 14:08:12    434s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:08:12    434s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2818.6M, EPOCH TIME: 1706987292.570156
[02/03 14:08:12    434s] Process 46 wires and vias for routing blockage analysis
[02/03 14:08:12    434s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2818.6M, EPOCH TIME: 1706987292.570789
[02/03 14:08:12    434s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:08:12    434s] Atter site array init, number of instance map data is 0.
[02/03 14:08:12    434s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:2818.6M, EPOCH TIME: 1706987292.570904
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:12    434s] OPERPROF:     Starting CMU at level 3, MEM:2818.6M, EPOCH TIME: 1706987292.571039
[02/03 14:08:12    434s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2818.6M, EPOCH TIME: 1706987292.572435
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:12    434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.011, MEM:2818.6M, EPOCH TIME: 1706987292.572516
[02/03 14:08:12    434s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2818.6M, EPOCH TIME: 1706987292.572559
[02/03 14:08:12    434s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2818.6M, EPOCH TIME: 1706987292.573344
[02/03 14:08:12    434s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2818.6MB).
[02/03 14:08:12    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.013, MEM:2818.6M, EPOCH TIME: 1706987292.573460
[02/03 14:08:12    434s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] Initializing placement interface done.
[02/03 14:08:12    434s] Leaving CCOpt scope - Cleaning up placement interface...
[02/03 14:08:12    434s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2818.6M, EPOCH TIME: 1706987292.573589
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2818.6M, EPOCH TIME: 1706987292.574127
[02/03 14:08:12    434s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] Leaving CCOpt scope - Initializing placement interface...
[02/03 14:08:12    434s] OPERPROF: Starting DPlace-Init at level 1, MEM:2818.6M, EPOCH TIME: 1706987292.575535
[02/03 14:08:12    434s] Processing tracks to init pin-track alignment.
[02/03 14:08:12    434s] z: 2, totalTracks: 1
[02/03 14:08:12    434s] z: 4, totalTracks: 1
[02/03 14:08:12    434s] z: 6, totalTracks: 1
[02/03 14:08:12    434s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:12    434s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2818.6M, EPOCH TIME: 1706987292.576274
[02/03 14:08:12    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:12    434s] OPERPROF:     Starting CMU at level 3, MEM:2818.6M, EPOCH TIME: 1706987292.583887
[02/03 14:08:12    434s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2818.6M, EPOCH TIME: 1706987292.584802
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:12    434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2818.6M, EPOCH TIME: 1706987292.584872
[02/03 14:08:12    434s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2818.6M, EPOCH TIME: 1706987292.584913
[02/03 14:08:12    434s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2818.6M, EPOCH TIME: 1706987292.585857
[02/03 14:08:12    434s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2818.6MB).
[02/03 14:08:12    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2818.6M, EPOCH TIME: 1706987292.585964
[02/03 14:08:12    434s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] (I)      Default pattern map key = counter_default.
[02/03 14:08:12    434s] (I)      Load db... (mem=2818.6M)
[02/03 14:08:12    434s] (I)      Read data from FE... (mem=2818.6M)
[02/03 14:08:12    434s] (I)      Number of ignored instance 0
[02/03 14:08:12    434s] (I)      Number of inbound cells 0
[02/03 14:08:12    434s] (I)      Number of opened ILM blockages 0
[02/03 14:08:12    434s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/03 14:08:12    434s] (I)      numMoveCells=44, numMacros=0  numPads=11  numMultiRowHeightInsts=0
[02/03 14:08:12    434s] (I)      cell height: 4480, count: 44
[02/03 14:08:12    434s] (I)      Read rows... (mem=2818.6M)
[02/03 14:08:12    434s] (I)      Done Read rows (cpu=0.000s, mem=2818.6M)
[02/03 14:08:12    434s] (I)      Done Read data from FE (cpu=0.000s, mem=2818.6M)
[02/03 14:08:12    434s] (I)      Done Load db (cpu=0.000s, mem=2818.6M)
[02/03 14:08:12    434s] (I)      Constructing placeable region... (mem=2818.6M)
[02/03 14:08:12    434s] (I)      Constructing bin map
[02/03 14:08:12    434s] (I)      Initialize bin information with width=44800 height=44800
[02/03 14:08:12    434s] (I)      Done constructing bin map
[02/03 14:08:12    434s] (I)      Compute region effective width... (mem=2818.6M)
[02/03 14:08:12    434s] (I)      Done Compute region effective width (cpu=0.000s, mem=2818.6M)
[02/03 14:08:12    434s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2818.6M)
[02/03 14:08:12    434s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] Validating CTS configuration...
[02/03 14:08:12    434s] Checking module port directions...
[02/03 14:08:12    434s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:12    434s] Non-default CCOpt properties:
[02/03 14:08:12    434s]   Public non-default CCOpt properties:
[02/03 14:08:12    434s]     buffer_cells is set for at least one object
[02/03 14:08:12    434s]     inverter_cells is set for at least one object
[02/03 14:08:12    434s]     route_type is set for at least one object
[02/03 14:08:12    434s]     source_driver is set for at least one object
[02/03 14:08:12    434s]     target_insertion_delay is set for at least one object
[02/03 14:08:12    434s]   No private non-default CCOpt properties
[02/03 14:08:12    434s] 
[02/03 14:08:12    434s] Trim Metal Layers:
[02/03 14:08:12    434s] LayerId::1 widthSet size::4
[02/03 14:08:12    434s] LayerId::2 widthSet size::4
[02/03 14:08:12    434s] LayerId::3 widthSet size::4
[02/03 14:08:12    434s] LayerId::4 widthSet size::4
[02/03 14:08:12    434s] LayerId::5 widthSet size::4
[02/03 14:08:12    434s] LayerId::6 widthSet size::2
[02/03 14:08:12    434s] Updating RC grid for preRoute extraction ...
[02/03 14:08:12    434s] eee: pegSigSF::1.070000
[02/03 14:08:12    434s] Initializing multi-corner capacitance tables ... 
[02/03 14:08:12    434s] Initializing multi-corner resistance tables ...
[02/03 14:08:12    435s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 14:08:12    435s] eee: l::2 avDens::0.060896 usedTrk::19.486607 availTrk::320.000000 sigTrk::19.486607
[02/03 14:08:12    435s] eee: l::3 avDens::0.027012 usedTrk::8.643750 availTrk::320.000000 sigTrk::8.643750
[02/03 14:08:12    435s] eee: l::4 avDens::0.026383 usedTrk::4.221205 availTrk::160.000000 sigTrk::4.221205
[02/03 14:08:12    435s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:12    435s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:12    435s] {RT max_rc 0 4 4 0}
[02/03 14:08:12    435s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.172771 aWlH=0.000000 lMod=0 pMax=0.848700 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:08:12    435s] Route type trimming info:
[02/03 14:08:12    435s]   No route type modifications were made.
[02/03 14:08:12    435s] End AAE Lib Interpolated Model. (MEM=2818.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] (I)      Initializing Steiner engine. 
[02/03 14:08:12    435s] (I)      ============================ Layers =============================
[02/03 14:08:12    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:12    435s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:12    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:12    435s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:12    435s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:12    435s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:12    435s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:12    435s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:12    435s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:12    435s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:12    435s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:12    435s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:12    435s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:12    435s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:12    435s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:12    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:12    435s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:12    435s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:12    435s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:12    435s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:12    435s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:12    435s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:12    435s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:12    435s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:12    435s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:12    435s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:12    435s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:12    435s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:12    435s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:12    435s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:12    435s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:12    435s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:12    435s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:12    435s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:12    435s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:12    435s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:12    435s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:12    435s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:12    435s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:12    435s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:12    435s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:12    435s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:12    435s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:12    435s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:12    435s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:12    435s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:12    435s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:12    435s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:12    435s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:12    435s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:12    435s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:12    435s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:12    435s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:12    435s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:12    435s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:12    435s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:12    435s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:12    435s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:12    435s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:12    435s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:12    435s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:12    435s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:12    435s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:12    435s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:12    435s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:12    435s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:12    435s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:12    435s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:12    435s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:12    435s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:12    435s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:12    435s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:12    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:12    435s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[02/03 14:08:12    435s] Original list had 8 cells:
[02/03 14:08:12    435s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[02/03 14:08:12    435s] Library trimming was not able to trim any cells:
[02/03 14:08:12    435s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] Accumulated time to calculate placeable region: 0
[02/03 14:08:12    435s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[02/03 14:08:13    435s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[02/03 14:08:13    435s] Original list had 8 cells:
[02/03 14:08:13    435s] INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[02/03 14:08:13    435s] New trimmed list has 6 cells:
[02/03 14:08:13    435s] INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[02/03 14:08:13    435s] Clock tree balancer configuration for clock_tree CLK:
[02/03 14:08:13    435s] Non-default CCOpt properties:
[02/03 14:08:13    435s]   Public non-default CCOpt properties:
[02/03 14:08:13    435s]     route_type (leaf): LeafUnshield (default: default)
[02/03 14:08:13    435s]     route_type (top): default_route_type_nonleaf (default: default)
[02/03 14:08:13    435s]     route_type (trunk): TrunkUnshield (default: default)
[02/03 14:08:13    435s]     source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[02/03 14:08:13    435s]   No private non-default CCOpt properties
[02/03 14:08:13    435s] For power domain auto-default:
[02/03 14:08:13    435s]   Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[02/03 14:08:13    435s]   Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[02/03 14:08:13    435s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 2383.360um^2
[02/03 14:08:13    435s] Top Routing info:
[02/03 14:08:13    435s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[02/03 14:08:13    435s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:08:13    435s] Trunk Routing info:
[02/03 14:08:13    435s]   Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[02/03 14:08:13    435s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:08:13    435s] Leaf Routing info:
[02/03 14:08:13    435s]   Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[02/03 14:08:13    435s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:08:13    435s] For timing_corner slow_corner:setup, late and power domain auto-default:
[02/03 14:08:13    435s]   Slew time target (leaf):    0.622ns
[02/03 14:08:13    435s]   Slew time target (trunk):   0.622ns
[02/03 14:08:13    435s]   Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
[02/03 14:08:13    435s]   Buffer unit delay: 0.286ns
[02/03 14:08:13    435s]   Buffer max distance: 2158.170um
[02/03 14:08:13    435s] Fastest wire driving cells and distances:
[02/03 14:08:13    435s]   Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2158.170um, saturatedSlew=0.445ns, speed=3667.239um per ns, cellArea=33.712um^2 per 1000um}
[02/03 14:08:13    435s]   Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1278.452um, saturatedSlew=0.448ns, speed=2842.584um per ns, cellArea=23.548um^2 per 1000um}
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Logic Sizing Table:
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] ----------------------------------------------------------
[02/03 14:08:13    435s] Cell    Instance count    Source    Eligible library cells
[02/03 14:08:13    435s] ----------------------------------------------------------
[02/03 14:08:13    435s]   (empty table)
[02/03 14:08:13    435s] ----------------------------------------------------------
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:08:13    435s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s] Clock tree balancer configuration for skew_group CLK/functional_mode:
[02/03 14:08:13    435s]   Sources:                     pin clk
[02/03 14:08:13    435s]   Total number of sinks:       8
[02/03 14:08:13    435s]   Delay constrained sinks:     8
[02/03 14:08:13    435s]   Constrains:                  default
[02/03 14:08:13    435s]   Non-leaf sinks:              0
[02/03 14:08:13    435s]   Ignore pins:                 0
[02/03 14:08:13    435s]  Timing corner slow_corner:setup.late:
[02/03 14:08:13    435s]   Skew target:                 0.286ns
[02/03 14:08:13    435s]   Insertion delay target:      0.800ns
[02/03 14:08:13    435s] Primary reporting skew groups are:
[02/03 14:08:13    435s] skew_group CLK/functional_mode with 8 clock sinks
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Clock DAG stats initial state:
[02/03 14:08:13    435s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    435s]   sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    435s]   misc counts      : r=1, pp=0
[02/03 14:08:13    435s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    435s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    435s] Clock DAG hash initial state: 2837489141526893751 10668972699129177855
[02/03 14:08:13    435s] CTS services accumulated run-time stats initial state:
[02/03 14:08:13    435s]   delay calculator: calls=6210, total_wall_time=0.185s, mean_wall_time=0.030ms
[02/03 14:08:13    435s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    435s]   steiner router: calls=6210, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    435s] Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[02/03 14:08:13    435s] Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Layer information for route type LeafUnshield:
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] Layer     Preferred    Route    Res.          Cap.          RC
[02/03 14:08:13    435s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] MET1      N            H          0.469         0.287         0.135
[02/03 14:08:13    435s] MET2      Y            V          0.407         0.297         0.121
[02/03 14:08:13    435s] MET3      Y            H          0.407         0.298         0.121
[02/03 14:08:13    435s] MET4      Y            V          0.407         0.296         0.120
[02/03 14:08:13    435s] METTP     N            H          0.136         0.276         0.037
[02/03 14:08:13    435s] METTPL    N            V          0.004         0.371         0.002
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[02/03 14:08:13    435s] Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Layer information for route type TrunkUnshield:
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] Layer     Preferred    Route    Res.          Cap.          RC
[02/03 14:08:13    435s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] MET1      N            H          0.469         0.287         0.135
[02/03 14:08:13    435s] MET2      Y            V          0.407         0.297         0.121
[02/03 14:08:13    435s] MET3      Y            H          0.407         0.298         0.121
[02/03 14:08:13    435s] MET4      Y            V          0.407         0.296         0.120
[02/03 14:08:13    435s] METTP     N            H          0.136         0.276         0.037
[02/03 14:08:13    435s] METTPL    N            V          0.004         0.371         0.002
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[02/03 14:08:13    435s] Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Layer information for route type default_route_type_nonleaf:
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] Layer     Preferred    Route    Res.          Cap.          RC
[02/03 14:08:13    435s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] MET1      N            H          0.469         0.287         0.135
[02/03 14:08:13    435s] MET2      N            V          0.407         0.297         0.121
[02/03 14:08:13    435s] MET3      Y            H          0.407         0.298         0.121
[02/03 14:08:13    435s] MET4      Y            V          0.407         0.296         0.120
[02/03 14:08:13    435s] METTP     N            H          0.136         0.276         0.037
[02/03 14:08:13    435s] METTPL    N            V          0.004         0.371         0.002
[02/03 14:08:13    435s] ---------------------------------------------------------------------
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Via selection for estimated routes (rule default):
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] -----------------------------------------------------------------------
[02/03 14:08:13    435s] Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[02/03 14:08:13    435s] Range                           (Ohm)    (fF)     (fs)     Only
[02/03 14:08:13    435s] -----------------------------------------------------------------------
[02/03 14:08:13    435s] MET1-MET2       VIA1_Y_so       6.735    0.034    0.231    false
[02/03 14:08:13    435s] MET2-MET3       VIA2_o          6.735    0.030    0.199    false
[02/03 14:08:13    435s] MET3-MET4       VIA3_o          6.735    0.029    0.198    false
[02/03 14:08:13    435s] MET4-METTP      VIATPnw_Y_so    3.191    0.101    0.322    false
[02/03 14:08:13    435s] METTP-METTPL    VIATPL_eo       1.795    0.392    0.704    false
[02/03 14:08:13    435s] -----------------------------------------------------------------------
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[02/03 14:08:13    435s] No ideal or dont_touch nets found in the clock tree
[02/03 14:08:13    435s] No dont_touch hnets found in the clock tree
[02/03 14:08:13    435s] No dont_touch hpins found in the clock network.
[02/03 14:08:13    435s] Checking for illegal sizes of clock logic instances...
[02/03 14:08:13    435s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Filtering reasons for cell type: inverter
[02/03 14:08:13    435s] =========================================
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] --------------------------------------------------------------------------
[02/03 14:08:13    435s] Clock trees    Power domain    Reason              Library cells
[02/03 14:08:13    435s] --------------------------------------------------------------------------
[02/03 14:08:13    435s] all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[02/03 14:08:13    435s] --------------------------------------------------------------------------
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
[02/03 14:08:13    435s] CCOpt configuration status: all checks passed.
[02/03 14:08:13    435s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[02/03 14:08:13    435s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/03 14:08:13    435s]   No exclusion drivers are needed.
[02/03 14:08:13    435s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[02/03 14:08:13    435s] Antenna diode management...
[02/03 14:08:13    435s]   Found 0 antenna diodes in the clock trees.
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s] Antenna diode management done.
[02/03 14:08:13    435s] Adding driver cells for primary IOs...
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------------------------
[02/03 14:08:13    435s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------------------------
[02/03 14:08:13    435s]     (empty table)
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------------------------
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s] Adding driver cells for primary IOs done.
[02/03 14:08:13    435s] Adding driver cell for primary IO roots...
[02/03 14:08:13    435s] Adding driver cell for primary IO roots done.
[02/03 14:08:13    435s] Maximizing clock DAG abstraction...
[02/03 14:08:13    435s]   Removing clock DAG drivers
[02/03 14:08:13    435s] Maximizing clock DAG abstraction done.
[02/03 14:08:13    435s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
[02/03 14:08:13    435s] Synthesizing clock trees...
[02/03 14:08:13    435s]   Preparing To Balance...
[02/03 14:08:13    435s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/03 14:08:13    435s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2959.3M, EPOCH TIME: 1706987293.403684
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2959.3M, EPOCH TIME: 1706987293.404292
[02/03 14:08:13    435s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]   Leaving CCOpt scope - Initializing placement interface...
[02/03 14:08:13    435s] OPERPROF: Starting DPlace-Init at level 1, MEM:2949.7M, EPOCH TIME: 1706987293.404463
[02/03 14:08:13    435s] Processing tracks to init pin-track alignment.
[02/03 14:08:13    435s] z: 2, totalTracks: 1
[02/03 14:08:13    435s] z: 4, totalTracks: 1
[02/03 14:08:13    435s] z: 6, totalTracks: 1
[02/03 14:08:13    435s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:13    435s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2949.7M, EPOCH TIME: 1706987293.405296
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    435s] OPERPROF:     Starting CMU at level 3, MEM:2949.7M, EPOCH TIME: 1706987293.412914
[02/03 14:08:13    435s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2949.7M, EPOCH TIME: 1706987293.414009
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:13    435s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2949.7M, EPOCH TIME: 1706987293.414083
[02/03 14:08:13    435s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2949.7M, EPOCH TIME: 1706987293.414125
[02/03 14:08:13    435s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2949.7M, EPOCH TIME: 1706987293.415209
[02/03 14:08:13    435s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2949.7MB).
[02/03 14:08:13    435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2949.7M, EPOCH TIME: 1706987293.415309
[02/03 14:08:13    435s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]   Merging duplicate siblings in DAG...
[02/03 14:08:13    435s]     Clock DAG stats before merging:
[02/03 14:08:13    435s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    435s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    435s]       misc counts      : r=1, pp=0
[02/03 14:08:13    435s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    435s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    435s]     Clock DAG hash before merging: 2837489141526893751 10668972699129177855
[02/03 14:08:13    435s]     CTS services accumulated run-time stats before merging:
[02/03 14:08:13    435s]       delay calculator: calls=6210, total_wall_time=0.185s, mean_wall_time=0.030ms
[02/03 14:08:13    435s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    435s]       steiner router: calls=6210, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    435s]     Resynthesising clock tree into netlist...
[02/03 14:08:13    435s]       Reset timing graph...
[02/03 14:08:13    435s] Ignoring AAE DB Resetting ...
[02/03 14:08:13    435s]       Reset timing graph done.
[02/03 14:08:13    435s]     Resynthesising clock tree into netlist done.
[02/03 14:08:13    435s]     Merging duplicate clock dag driver clones in DAG...
[02/03 14:08:13    435s]     Merging duplicate clock dag driver clones in DAG done.
[02/03 14:08:13    435s]     
[02/03 14:08:13    435s]     Disconnecting clock tree from netlist...
[02/03 14:08:13    435s]     Disconnecting clock tree from netlist done.
[02/03 14:08:13    435s]   Merging duplicate siblings in DAG done.
[02/03 14:08:13    435s]   Applying movement limits...
[02/03 14:08:13    435s]   Applying movement limits done.
[02/03 14:08:13    435s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]   CCOpt::Phase::Construction...
[02/03 14:08:13    435s]   Stage::Clustering...
[02/03 14:08:13    435s]   Clustering...
[02/03 14:08:13    435s]     Clock DAG hash before 'Clustering': 2837489141526893751 10668972699129177855
[02/03 14:08:13    435s]     CTS services accumulated run-time stats before 'Clustering':
[02/03 14:08:13    435s]       delay calculator: calls=6210, total_wall_time=0.185s, mean_wall_time=0.030ms
[02/03 14:08:13    435s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    435s]       steiner router: calls=6210, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    435s]     Initialize for clustering...
[02/03 14:08:13    435s]     Clock DAG stats before clustering:
[02/03 14:08:13    435s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    435s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    435s]       misc counts      : r=1, pp=0
[02/03 14:08:13    435s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    435s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    435s]     Clock DAG hash before clustering: 2837489141526893751 10668972699129177855
[02/03 14:08:13    435s]     CTS services accumulated run-time stats before clustering:
[02/03 14:08:13    435s]       delay calculator: calls=6210, total_wall_time=0.185s, mean_wall_time=0.030ms
[02/03 14:08:13    435s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    435s]       steiner router: calls=6210, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    435s]     Computing max distances from locked parents...
[02/03 14:08:13    435s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/03 14:08:13    435s]     Computing max distances from locked parents done.
[02/03 14:08:13    435s]     Computing optimal clock node locations...
[02/03 14:08:13    435s]     : ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:13    435s]     Optimal path computation stats:
[02/03 14:08:13    435s]       Successful          : 3
[02/03 14:08:13    435s]       Unsuccessful        : 0
[02/03 14:08:13    435s]       Immovable           : 139908559667201
[02/03 14:08:13    435s]       lockedParentLocation: 0
[02/03 14:08:13    435s]       Region hash         : e4d0d11cb7a6f7ec
[02/03 14:08:13    435s]     Unsuccessful details:
[02/03 14:08:13    435s]     
[02/03 14:08:13    435s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s] End AAE Lib Interpolated Model. (MEM=2949.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:13    435s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]     Bottom-up phase...
[02/03 14:08:13    435s]     Clustering bottom-up starting from leaves...
[02/03 14:08:13    435s]       Clustering clock_tree CLK...
[02/03 14:08:13    435s]       Clustering clock_tree CLK done.
[02/03 14:08:13    435s]     Clustering bottom-up starting from leaves done.
[02/03 14:08:13    435s]     Rebuilding the clock tree after clustering...
[02/03 14:08:13    435s]     Rebuilding the clock tree after clustering done.
[02/03 14:08:13    435s]     Clock DAG stats after bottom-up phase:
[02/03 14:08:13    435s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    435s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    435s]       misc counts      : r=1, pp=0
[02/03 14:08:13    435s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    435s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    435s]     Clock DAG hash after bottom-up phase: 2837489141526893751 10668972699129177855
[02/03 14:08:13    435s]     CTS services accumulated run-time stats after bottom-up phase:
[02/03 14:08:13    435s]       delay calculator: calls=6269, total_wall_time=0.187s, mean_wall_time=0.030ms
[02/03 14:08:13    435s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    435s]       steiner router: calls=6269, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    435s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]     Legalizing clock trees...
[02/03 14:08:13    435s]     Resynthesising clock tree into netlist...
[02/03 14:08:13    435s]       Reset timing graph...
[02/03 14:08:13    435s] Ignoring AAE DB Resetting ...
[02/03 14:08:13    435s]       Reset timing graph done.
[02/03 14:08:13    435s]     Resynthesising clock tree into netlist done.
[02/03 14:08:13    435s]     Commiting net attributes....
[02/03 14:08:13    435s]     Commiting net attributes. done.
[02/03 14:08:13    435s]     Leaving CCOpt scope - ClockRefiner...
[02/03 14:08:13    435s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2949.7M, EPOCH TIME: 1706987293.429001
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2911.7M, EPOCH TIME: 1706987293.429581
[02/03 14:08:13    435s]     Assigned high priority to 8 instances.
[02/03 14:08:13    435s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/03 14:08:13    435s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/03 14:08:13    435s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2911.7M, EPOCH TIME: 1706987293.430687
[02/03 14:08:13    435s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2911.7M, EPOCH TIME: 1706987293.430783
[02/03 14:08:13    435s] Processing tracks to init pin-track alignment.
[02/03 14:08:13    435s] z: 2, totalTracks: 1
[02/03 14:08:13    435s] z: 4, totalTracks: 1
[02/03 14:08:13    435s] z: 6, totalTracks: 1
[02/03 14:08:13    435s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:13    435s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2911.7M, EPOCH TIME: 1706987293.431603
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    435s] OPERPROF:       Starting CMU at level 4, MEM:2911.7M, EPOCH TIME: 1706987293.439149
[02/03 14:08:13    435s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2911.7M, EPOCH TIME: 1706987293.440119
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:13    435s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2911.7M, EPOCH TIME: 1706987293.440189
[02/03 14:08:13    435s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2911.7M, EPOCH TIME: 1706987293.440230
[02/03 14:08:13    435s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2911.7M, EPOCH TIME: 1706987293.441233
[02/03 14:08:13    435s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2911.7MB).
[02/03 14:08:13    435s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2911.7M, EPOCH TIME: 1706987293.441337
[02/03 14:08:13    435s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2911.7M, EPOCH TIME: 1706987293.441378
[02/03 14:08:13    435s] TDRefine: refinePlace mode is spiral
[02/03 14:08:13    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.9
[02/03 14:08:13    435s] OPERPROF: Starting RefinePlace at level 1, MEM:2911.7M, EPOCH TIME: 1706987293.441435
[02/03 14:08:13    435s] *** Starting refinePlace (0:07:16 mem=2911.7M) ***
[02/03 14:08:13    435s] Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    435s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    435s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    435s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    435s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2911.7M, EPOCH TIME: 1706987293.442468
[02/03 14:08:13    435s] Starting refinePlace ...
[02/03 14:08:13    435s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    435s] One DDP V2 for no tweak run.
[02/03 14:08:13    435s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    435s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2943.7M, EPOCH TIME: 1706987293.443932
[02/03 14:08:13    435s] DDP initSite1 nrRow 10 nrJob 10
[02/03 14:08:13    435s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2943.7M, EPOCH TIME: 1706987293.444055
[02/03 14:08:13    435s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2943.7M, EPOCH TIME: 1706987293.444125
[02/03 14:08:13    435s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2943.7M, EPOCH TIME: 1706987293.444180
[02/03 14:08:13    435s] DDP markSite nrRow 10 nrJob 10
[02/03 14:08:13    435s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2943.7M, EPOCH TIME: 1706987293.444247
[02/03 14:08:13    435s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2943.7M, EPOCH TIME: 1706987293.444300
[02/03 14:08:13    435s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2943.7M, EPOCH TIME: 1706987293.444391
[02/03 14:08:13    435s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2943.7M, EPOCH TIME: 1706987293.444430
[02/03 14:08:13    435s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2943.7M, EPOCH TIME: 1706987293.444511
[02/03 14:08:13    435s] ** Cut row section cpu time 0:00:00.0.
[02/03 14:08:13    435s]  ** Cut row section real time 0:00:00.0.
[02/03 14:08:13    435s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2943.7M, EPOCH TIME: 1706987293.444670
[02/03 14:08:13    435s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:13    435s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:13    435s]   Spread Effort: high, standalone mode, useDDP on.
[02/03 14:08:13    435s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2879.7MB) @(0:07:16 - 0:07:16).
[02/03 14:08:13    435s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    435s] wireLenOptFixPriorityInst 8 inst fixed
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 14:08:13    435s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:13    435s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:13    435s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 14:08:13    435s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:13    435s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:13    435s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2879.7MB) @(0:07:16 - 0:07:16).
[02/03 14:08:13    435s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    435s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2879.7MB
[02/03 14:08:13    435s] Statistics of distance of Instance movement in refine placement:
[02/03 14:08:13    435s]   maximum (X+Y) =         0.00 um
[02/03 14:08:13    435s]   mean    (X+Y) =         0.00 um
[02/03 14:08:13    435s] Summary Report:
[02/03 14:08:13    435s] Instances move: 0 (out of 44 movable)
[02/03 14:08:13    435s] Instances flipped: 0
[02/03 14:08:13    435s] Mean displacement: 0.00 um
[02/03 14:08:13    435s] Max displacement: 0.00 um 
[02/03 14:08:13    435s] Total instances moved : 0
[02/03 14:08:13    435s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:2879.7M, EPOCH TIME: 1706987293.452773
[02/03 14:08:13    435s] Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
[02/03 14:08:13    435s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2879.7MB
[02/03 14:08:13    435s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2879.7MB) @(0:07:16 - 0:07:16).
[02/03 14:08:13    435s] *** Finished refinePlace (0:07:16 mem=2879.7M) ***
[02/03 14:08:13    435s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.9
[02/03 14:08:13    435s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.012, MEM:2879.7M, EPOCH TIME: 1706987293.453031
[02/03 14:08:13    435s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2879.7M, EPOCH TIME: 1706987293.453077
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2879.7M, EPOCH TIME: 1706987293.453624
[02/03 14:08:13    435s]     ClockRefiner summary
[02/03 14:08:13    435s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[02/03 14:08:13    435s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/03 14:08:13    435s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[02/03 14:08:13    435s]     Revert refine place priority changes on 0 instances.
[02/03 14:08:13    435s] OPERPROF: Starting DPlace-Init at level 1, MEM:2879.7M, EPOCH TIME: 1706987293.454657
[02/03 14:08:13    435s] Processing tracks to init pin-track alignment.
[02/03 14:08:13    435s] z: 2, totalTracks: 1
[02/03 14:08:13    435s] z: 4, totalTracks: 1
[02/03 14:08:13    435s] z: 6, totalTracks: 1
[02/03 14:08:13    435s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:13    435s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2879.7M, EPOCH TIME: 1706987293.455468
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    435s] OPERPROF:     Starting CMU at level 3, MEM:2879.7M, EPOCH TIME: 1706987293.462954
[02/03 14:08:13    435s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2911.7M, EPOCH TIME: 1706987293.464220
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:13    435s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2911.7M, EPOCH TIME: 1706987293.464294
[02/03 14:08:13    435s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2911.7M, EPOCH TIME: 1706987293.464343
[02/03 14:08:13    435s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2911.7M, EPOCH TIME: 1706987293.465063
[02/03 14:08:13    435s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2911.7MB).
[02/03 14:08:13    435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2911.7M, EPOCH TIME: 1706987293.465162
[02/03 14:08:13    435s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]     Disconnecting clock tree from netlist...
[02/03 14:08:13    435s]     Disconnecting clock tree from netlist done.
[02/03 14:08:13    435s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/03 14:08:13    435s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2911.7M, EPOCH TIME: 1706987293.465388
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2911.7M, EPOCH TIME: 1706987293.465924
[02/03 14:08:13    435s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]     Leaving CCOpt scope - Initializing placement interface...
[02/03 14:08:13    435s] OPERPROF: Starting DPlace-Init at level 1, MEM:2911.7M, EPOCH TIME: 1706987293.466067
[02/03 14:08:13    435s] Processing tracks to init pin-track alignment.
[02/03 14:08:13    435s] z: 2, totalTracks: 1
[02/03 14:08:13    435s] z: 4, totalTracks: 1
[02/03 14:08:13    435s] z: 6, totalTracks: 1
[02/03 14:08:13    435s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:13    435s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2911.7M, EPOCH TIME: 1706987293.466860
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    435s] OPERPROF:     Starting CMU at level 3, MEM:2911.7M, EPOCH TIME: 1706987293.474703
[02/03 14:08:13    435s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2911.7M, EPOCH TIME: 1706987293.475873
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:13    435s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2911.7M, EPOCH TIME: 1706987293.475954
[02/03 14:08:13    435s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2911.7M, EPOCH TIME: 1706987293.475998
[02/03 14:08:13    435s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:2911.7M, EPOCH TIME: 1706987293.476771
[02/03 14:08:13    435s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2911.7MB).
[02/03 14:08:13    435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:2911.7M, EPOCH TIME: 1706987293.476889
[02/03 14:08:13    435s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:08:13    435s] End AAE Lib Interpolated Model. (MEM=2911.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:13    435s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    435s]     
[02/03 14:08:13    435s]     Clock tree legalization - Histogram:
[02/03 14:08:13    435s]     ====================================
[02/03 14:08:13    435s]     
[02/03 14:08:13    435s]     --------------------------------
[02/03 14:08:13    435s]     Movement (um)    Number of cells
[02/03 14:08:13    435s]     --------------------------------
[02/03 14:08:13    435s]       (empty table)
[02/03 14:08:13    435s]     --------------------------------
[02/03 14:08:13    435s]     
[02/03 14:08:13    435s]     
[02/03 14:08:13    435s]     Clock tree legalization - There are no Movements:
[02/03 14:08:13    435s]     =================================================
[02/03 14:08:13    435s]     
[02/03 14:08:13    435s]     ---------------------------------------------
[02/03 14:08:13    435s]     Movement (um)    Desired     Achieved    Node
[02/03 14:08:13    435s]                      location    location    
[02/03 14:08:13    435s]     ---------------------------------------------
[02/03 14:08:13    435s]       (empty table)
[02/03 14:08:13    435s]     ---------------------------------------------
[02/03 14:08:13    435s]     
[02/03 14:08:13    435s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/03 14:08:13    435s]     Clock DAG stats after 'Clustering':
[02/03 14:08:13    435s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    435s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    435s]       misc counts      : r=1, pp=0
[02/03 14:08:13    435s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    435s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    435s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    435s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    435s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    435s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    435s]     Clock DAG net violations after 'Clustering': none
[02/03 14:08:13    435s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/03 14:08:13    435s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    435s]     Clock DAG hash after 'Clustering': 2837489141526893751 10668972699129177855
[02/03 14:08:13    435s]     CTS services accumulated run-time stats after 'Clustering':
[02/03 14:08:13    435s]       delay calculator: calls=6270, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    435s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    435s]       steiner router: calls=6270, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    435s]     Primary reporting skew groups after 'Clustering':
[02/03 14:08:13    435s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    435s]           min path sink: out_reg[5]/C
[02/03 14:08:13    435s]           max path sink: out_reg[3]/C
[02/03 14:08:13    435s]     Skew group summary after 'Clustering':
[02/03 14:08:13    435s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    435s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    435s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   Post-Clustering Statistics Report
[02/03 14:08:13    435s]   =================================
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   Fanout Statistics:
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------
[02/03 14:08:13    435s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/03 14:08:13    435s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------
[02/03 14:08:13    435s]   Trunk         1      1.000       1         1         0.000      {1 <= 2}
[02/03 14:08:13    435s]   Leaf          1      8.000       8         8         0.000      {1 <= 8}
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   Clustering Failure Statistics:
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   --------------------------------
[02/03 14:08:13    435s]   Net Type    Clusters    Clusters
[02/03 14:08:13    435s]               Tried       Failed
[02/03 14:08:13    435s]   --------------------------------
[02/03 14:08:13    435s]     (empty table)
[02/03 14:08:13    435s]   --------------------------------
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   Clustering Partition Statistics:
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------------
[02/03 14:08:13    435s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[02/03 14:08:13    435s]               Fraction    Fraction    Count        Size    Size    Size    Size
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------------
[02/03 14:08:13    435s]     (empty table)
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------------
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   Longest 5 runtime clustering solutions:
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------
[02/03 14:08:13    435s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------
[02/03 14:08:13    435s]   9540.814        8         0                  0          CLK           CLK
[02/03 14:08:13    435s]   ----------------------------------------------------------------------------
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   Bottom-up runtime statistics:
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   -----------------------------------------------------
[02/03 14:08:13    435s]   Mean        Min         Max         Std. Dev    Count
[02/03 14:08:13    435s]   -----------------------------------------------------
[02/03 14:08:13    435s]   9540.814    9540.814    9540.814     0.000         1
[02/03 14:08:13    435s]   -----------------------------------------------------
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   
[02/03 14:08:13    435s]   Looking for fanout violations...
[02/03 14:08:13    435s]   Looking for fanout violations done.
[02/03 14:08:13    435s]   CongRepair After Initial Clustering...
[02/03 14:08:13    435s]   Reset timing graph...
[02/03 14:08:13    435s] Ignoring AAE DB Resetting ...
[02/03 14:08:13    435s]   Reset timing graph done.
[02/03 14:08:13    435s]   Leaving CCOpt scope - Early Global Route...
[02/03 14:08:13    435s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2949.9M, EPOCH TIME: 1706987293.482477
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] All LLGs are deleted
[02/03 14:08:13    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    435s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2949.9M, EPOCH TIME: 1706987293.482715
[02/03 14:08:13    435s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2949.9M, EPOCH TIME: 1706987293.482784
[02/03 14:08:13    435s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2911.9M, EPOCH TIME: 1706987293.483192
[02/03 14:08:13    435s]   Clock implementation routing...
[02/03 14:08:13    435s] Net route status summary:
[02/03 14:08:13    435s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    435s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    435s]     Routing using eGR only...
[02/03 14:08:13    435s]       Early Global Route - eGR only step...
[02/03 14:08:13    435s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/03 14:08:13    435s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/03 14:08:13    435s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:08:13    435s] (ccopt eGR): Start to route 1 all nets
[02/03 14:08:13    435s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] (I)      ============================ Layers =============================
[02/03 14:08:13    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    435s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:13    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    435s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    435s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:13    435s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:13    435s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:13    435s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:13    435s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:13    435s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:13    435s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:13    435s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:13    435s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:13    435s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:13    435s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:13    435s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:13    435s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:13    435s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:13    435s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:13    435s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:13    435s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:13    435s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:13    435s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:13    435s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:13    435s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:13    435s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:13    435s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:13    435s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:13    435s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:13    435s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:13    435s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:13    435s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:13    435s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:13    435s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:13    435s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:13    435s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:13    435s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:13    435s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:13    435s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:13    435s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:13    435s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:13    435s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:13    435s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:13    435s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:13    435s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:13    435s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:13    435s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:13    435s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:13    435s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:13    435s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:13    435s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:13    435s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:13    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    435s] (I)      Started Import and model ( Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    435s] (I)      == Non-default Options ==
[02/03 14:08:13    435s] (I)      Clean congestion better                            : true
[02/03 14:08:13    435s] (I)      Estimate vias on DPT layer                         : true
[02/03 14:08:13    435s] (I)      Clean congestion layer assignment rounds           : 3
[02/03 14:08:13    435s] (I)      Layer constraints as soft constraints              : true
[02/03 14:08:13    435s] (I)      Soft top layer                                     : true
[02/03 14:08:13    435s] (I)      Skip prospective layer relax nets                  : true
[02/03 14:08:13    435s] (I)      Better NDR handling                                : true
[02/03 14:08:13    435s] (I)      Improved NDR modeling in LA                        : true
[02/03 14:08:13    435s] (I)      Routing cost fix for NDR handling                  : true
[02/03 14:08:13    435s] (I)      Block tracks for preroutes                         : true
[02/03 14:08:13    435s] (I)      Assign IRoute by net group key                     : true
[02/03 14:08:13    435s] (I)      Block unroutable channels                          : true
[02/03 14:08:13    435s] (I)      Block unroutable channels 3D                       : true
[02/03 14:08:13    435s] (I)      Bound layer relaxed segment wl                     : true
[02/03 14:08:13    435s] (I)      Blocked pin reach length threshold                 : 2
[02/03 14:08:13    435s] (I)      Check blockage within NDR space in TA              : true
[02/03 14:08:13    435s] (I)      Skip must join for term with via pillar            : true
[02/03 14:08:13    435s] (I)      Model find APA for IO pin                          : true
[02/03 14:08:13    435s] (I)      On pin location for off pin term                   : true
[02/03 14:08:13    435s] (I)      Handle EOL spacing                                 : true
[02/03 14:08:13    435s] (I)      Merge PG vias by gap                               : true
[02/03 14:08:13    435s] (I)      Maximum routing layer                              : 6
[02/03 14:08:13    435s] (I)      Route selected nets only                           : true
[02/03 14:08:13    435s] (I)      Refine MST                                         : true
[02/03 14:08:13    435s] (I)      Honor PRL                                          : true
[02/03 14:08:13    435s] (I)      Strong congestion aware                            : true
[02/03 14:08:13    435s] (I)      Improved initial location for IRoutes              : true
[02/03 14:08:13    435s] (I)      Multi panel TA                                     : true
[02/03 14:08:13    435s] (I)      Penalize wire overlap                              : true
[02/03 14:08:13    435s] (I)      Expand small instance blockage                     : true
[02/03 14:08:13    435s] (I)      Reduce via in TA                                   : true
[02/03 14:08:13    435s] (I)      SS-aware routing                                   : true
[02/03 14:08:13    435s] (I)      Improve tree edge sharing                          : true
[02/03 14:08:13    435s] (I)      Improve 2D via estimation                          : true
[02/03 14:08:13    435s] (I)      Refine Steiner tree                                : true
[02/03 14:08:13    435s] (I)      Build spine tree                                   : true
[02/03 14:08:13    435s] (I)      Model pass through capacity                        : true
[02/03 14:08:13    435s] (I)      Extend blockages by a half GCell                   : true
[02/03 14:08:13    435s] (I)      Consider pin shapes                                : true
[02/03 14:08:13    435s] (I)      Consider pin shapes for all nodes                  : true
[02/03 14:08:13    435s] (I)      Consider NR APA                                    : true
[02/03 14:08:13    435s] (I)      Consider IO pin shape                              : true
[02/03 14:08:13    435s] (I)      Fix pin connection bug                             : true
[02/03 14:08:13    435s] (I)      Consider layer RC for local wires                  : true
[02/03 14:08:13    435s] (I)      Route to clock mesh pin                            : true
[02/03 14:08:13    435s] (I)      LA-aware pin escape length                         : 2
[02/03 14:08:13    435s] (I)      Connect multiple ports                             : true
[02/03 14:08:13    435s] (I)      Split for must join                                : true
[02/03 14:08:13    435s] (I)      Number of threads                                  : 4
[02/03 14:08:13    435s] (I)      Routing effort level                               : 10000
[02/03 14:08:13    435s] (I)      Prefer layer length threshold                      : 8
[02/03 14:08:13    435s] (I)      Overflow penalty cost                              : 10
[02/03 14:08:13    435s] (I)      A-star cost                                        : 0.300000
[02/03 14:08:13    435s] (I)      Misalignment cost                                  : 10.000000
[02/03 14:08:13    435s] (I)      Threshold for short IRoute                         : 6
[02/03 14:08:13    435s] (I)      Via cost during post routing                       : 1.000000
[02/03 14:08:13    435s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/03 14:08:13    435s] (I)      Source-to-sink ratio                               : 0.300000
[02/03 14:08:13    435s] (I)      Scenic ratio bound                                 : 3.000000
[02/03 14:08:13    435s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/03 14:08:13    435s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/03 14:08:13    435s] (I)      PG-aware similar topology routing                  : true
[02/03 14:08:13    435s] (I)      Maze routing via cost fix                          : true
[02/03 14:08:13    435s] (I)      Apply PRL on PG terms                              : true
[02/03 14:08:13    435s] (I)      Apply PRL on obs objects                           : true
[02/03 14:08:13    435s] (I)      Handle range-type spacing rules                    : true
[02/03 14:08:13    435s] (I)      PG gap threshold multiplier                        : 10.000000
[02/03 14:08:13    435s] (I)      Parallel spacing query fix                         : true
[02/03 14:08:13    435s] (I)      Force source to root IR                            : true
[02/03 14:08:13    435s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/03 14:08:13    435s] (I)      Do not relax to DPT layer                          : true
[02/03 14:08:13    435s] (I)      No DPT in post routing                             : true
[02/03 14:08:13    435s] (I)      Modeling PG via merging fix                        : true
[02/03 14:08:13    435s] (I)      Shield aware TA                                    : true
[02/03 14:08:13    435s] (I)      Strong shield aware TA                             : true
[02/03 14:08:13    435s] (I)      Overflow calculation fix in LA                     : true
[02/03 14:08:13    435s] (I)      Post routing fix                                   : true
[02/03 14:08:13    435s] (I)      Strong post routing                                : true
[02/03 14:08:13    435s] (I)      NDR via pillar fix                                 : true
[02/03 14:08:13    435s] (I)      Violation on path threshold                        : 1
[02/03 14:08:13    435s] (I)      Pass through capacity modeling                     : true
[02/03 14:08:13    435s] (I)      Select the non-relaxed segments in post routing stage : true
[02/03 14:08:13    435s] (I)      Select term pin box for io pin                     : true
[02/03 14:08:13    435s] (I)      Penalize NDR sharing                               : true
[02/03 14:08:13    435s] (I)      Enable special modeling                            : false
[02/03 14:08:13    435s] (I)      Keep fixed segments                                : true
[02/03 14:08:13    435s] (I)      Reorder net groups by key                          : true
[02/03 14:08:13    435s] (I)      Increase net scenic ratio                          : true
[02/03 14:08:13    435s] (I)      Method to set GCell size                           : row
[02/03 14:08:13    435s] (I)      Connect multiple ports and must join fix           : true
[02/03 14:08:13    435s] (I)      Avoid high resistance layers                       : true
[02/03 14:08:13    435s] (I)      Model find APA for IO pin fix                      : true
[02/03 14:08:13    435s] (I)      Avoid connecting non-metal layers                  : true
[02/03 14:08:13    435s] (I)      Use track pitch for NDR                            : true
[02/03 14:08:13    435s] (I)      Enable layer relax to lower layer                  : true
[02/03 14:08:13    435s] (I)      Enable layer relax to upper layer                  : true
[02/03 14:08:13    435s] (I)      Top layer relaxation fix                           : true
[02/03 14:08:13    435s] (I)      Handle non-default track width                     : false
[02/03 14:08:13    435s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:08:13    435s] (I)      Use row-based GCell size
[02/03 14:08:13    435s] (I)      Use row-based GCell align
[02/03 14:08:13    435s] (I)      layer 0 area = 202000
[02/03 14:08:13    435s] (I)      layer 1 area = 202000
[02/03 14:08:13    435s] (I)      layer 2 area = 202000
[02/03 14:08:13    435s] (I)      layer 3 area = 202000
[02/03 14:08:13    435s] (I)      layer 4 area = 562000
[02/03 14:08:13    435s] (I)      layer 5 area = 10000000
[02/03 14:08:13    435s] (I)      GCell unit size   : 4480
[02/03 14:08:13    435s] (I)      GCell multiplier  : 1
[02/03 14:08:13    435s] (I)      GCell row height  : 4480
[02/03 14:08:13    435s] (I)      Actual row height : 4480
[02/03 14:08:13    435s] (I)      GCell align ref   : 10080 10080
[02/03 14:08:13    435s] [NR-eGR] Track table information for default rule: 
[02/03 14:08:13    435s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] METTP has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:08:13    435s] (I)      ================= Default via ==================
[02/03 14:08:13    435s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    435s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:08:13    435s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    435s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:08:13    435s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:08:13    435s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:08:13    435s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:08:13    435s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:08:13    435s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    435s] [NR-eGR] Read 6 PG shapes
[02/03 14:08:13    435s] [NR-eGR] Read 0 clock shapes
[02/03 14:08:13    435s] [NR-eGR] Read 0 other shapes
[02/03 14:08:13    435s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:08:13    435s] [NR-eGR] #Instance Blockages : 0
[02/03 14:08:13    435s] [NR-eGR] #PG Blockages       : 6
[02/03 14:08:13    435s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:08:13    435s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:08:13    435s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:08:13    435s] [NR-eGR] #Other Blockages    : 0
[02/03 14:08:13    435s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:08:13    435s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 14:08:13    435s] [NR-eGR] Read 47 nets ( ignored 46 )
[02/03 14:08:13    435s] [NR-eGR] Connected 0 must-join pins/ports
[02/03 14:08:13    435s] (I)      early_global_route_priority property id does not exist.
[02/03 14:08:13    435s] (I)      Read Num Blocks=39  Num Prerouted Wires=0  Num CS=0
[02/03 14:08:13    435s] (I)      Layer 1 (V) : #blockages 39 : #preroutes 0
[02/03 14:08:13    435s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 14:08:13    435s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 14:08:13    435s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/03 14:08:13    435s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/03 14:08:13    435s] (I)      Moved 1 terms for better access 
[02/03 14:08:13    435s] (I)      Number of ignored nets                =      0
[02/03 14:08:13    435s] (I)      Number of connected nets              =      0
[02/03 14:08:13    435s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 14:08:13    435s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:08:13    435s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:08:13    435s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/03 14:08:13    435s] (I)      Ndr track 0 does not exist
[02/03 14:08:13    435s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:08:13    435s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:08:13    435s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:08:13    435s] (I)      Site width          :   560  (dbu)
[02/03 14:08:13    435s] (I)      Row height          :  4480  (dbu)
[02/03 14:08:13    435s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:08:13    435s] (I)      GCell width         :  4480  (dbu)
[02/03 14:08:13    435s] (I)      GCell height        :  4480  (dbu)
[02/03 14:08:13    435s] (I)      Grid                :    17    15     6
[02/03 14:08:13    435s] (I)      Layer numbers       :     1     2     3     4     5     6
[02/03 14:08:13    435s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[02/03 14:08:13    435s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[02/03 14:08:13    435s] (I)      Default wire width  :   230   280   280   280   440  3000
[02/03 14:08:13    435s] (I)      Default wire space  :   230   280   280   280   460  2500
[02/03 14:08:13    435s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[02/03 14:08:13    435s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[02/03 14:08:13    435s] (I)      First track coord   :   280   280   280   280  1400  7280
[02/03 14:08:13    435s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[02/03 14:08:13    435s] (I)      Total num of tracks :   116   131   116   131    57    12
[02/03 14:08:13    435s] (I)      Num of masks        :     1     1     1     1     1     1
[02/03 14:08:13    435s] (I)      Num of trim masks   :     0     0     0     0     0     0
[02/03 14:08:13    435s] (I)      --------------------------------------------------------
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] [NR-eGR] ============ Routing rule table ============
[02/03 14:08:13    435s] [NR-eGR] Rule id: 0  Nets: 1
[02/03 14:08:13    435s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:08:13    435s] (I)                    Layer    2    3    4     5     6 
[02/03 14:08:13    435s] (I)                    Pitch  560  560  560  1120  5600 
[02/03 14:08:13    435s] (I)             #Used tracks    1    1    1     1     1 
[02/03 14:08:13    435s] (I)       #Fully used tracks    1    1    1     1     1 
[02/03 14:08:13    435s] [NR-eGR] ========================================
[02/03 14:08:13    435s] [NR-eGR] 
[02/03 14:08:13    435s] (I)      =============== Blocked Tracks ===============
[02/03 14:08:13    435s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    435s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:08:13    435s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    435s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:08:13    435s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:08:13    435s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:08:13    435s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:08:13    435s] (I)      |     5 |     969 |        0 |         0.00% |
[02/03 14:08:13    435s] (I)      |     6 |     180 |        0 |         0.00% |
[02/03 14:08:13    435s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    435s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] (I)      Reset routing kernel
[02/03 14:08:13    435s] (I)      Started Global Routing ( Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] (I)      totalPins=9  totalGlobalPin=9 (100.00%)
[02/03 14:08:13    435s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:08:13    435s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 4]
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1a Route ============
[02/03 14:08:13    435s] (I)      Usage: 23 = (12 H, 11 V) = (0.61% H, 0.32% V) = (5.376e+01um H, 4.928e+01um V)
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1b Route ============
[02/03 14:08:13    435s] (I)      Usage: 23 = (12 H, 11 V) = (0.61% H, 0.32% V) = (5.376e+01um H, 4.928e+01um V)
[02/03 14:08:13    435s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.030400e+02um
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1c Route ============
[02/03 14:08:13    435s] (I)      Usage: 23 = (12 H, 11 V) = (0.61% H, 0.32% V) = (5.376e+01um H, 4.928e+01um V)
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1d Route ============
[02/03 14:08:13    435s] (I)      Usage: 23 = (12 H, 11 V) = (0.61% H, 0.32% V) = (5.376e+01um H, 4.928e+01um V)
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1e Route ============
[02/03 14:08:13    435s] (I)      Usage: 23 = (12 H, 11 V) = (0.61% H, 0.32% V) = (5.376e+01um H, 4.928e+01um V)
[02/03 14:08:13    435s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.030400e+02um
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1f Route ============
[02/03 14:08:13    435s] (I)      Usage: 23 = (12 H, 11 V) = (0.61% H, 0.32% V) = (5.376e+01um H, 4.928e+01um V)
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1g Route ============
[02/03 14:08:13    435s] (I)      Usage: 23 = (12 H, 11 V) = (0.61% H, 0.32% V) = (5.376e+01um H, 4.928e+01um V)
[02/03 14:08:13    435s] (I)      #Nets         : 1
[02/03 14:08:13    435s] (I)      #Relaxed nets : 0
[02/03 14:08:13    435s] (I)      Wire length   : 23
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1h Route ============
[02/03 14:08:13    435s] (I)      Usage: 23 = (12 H, 11 V) = (0.61% H, 0.32% V) = (5.376e+01um H, 4.928e+01um V)
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:08:13    435s] [NR-eGR]                        OverCon            
[02/03 14:08:13    435s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:08:13    435s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:08:13    435s] [NR-eGR] ----------------------------------------------
[02/03 14:08:13    435s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    435s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    435s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    435s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    435s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    435s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    435s] [NR-eGR] ----------------------------------------------
[02/03 14:08:13    435s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    435s] [NR-eGR] 
[02/03 14:08:13    435s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] (I)      total 2D Cap : 6531 = (2941 H, 3590 V)
[02/03 14:08:13    435s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:08:13    435s] (I)      ============= Track Assignment ============
[02/03 14:08:13    435s] (I)      Started Track Assignment (4T) ( Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:08:13    435s] (I)      Run Multi-thread track assignment
[02/03 14:08:13    435s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] (I)      Started Export ( Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:13    435s] [NR-eGR] ----------------------------------
[02/03 14:08:13    435s] [NR-eGR]  MET1    (1H)             0   145 
[02/03 14:08:13    435s] [NR-eGR]  MET2    (2V)           495   199 
[02/03 14:08:13    435s] [NR-eGR]  MET3    (3H)           391    24 
[02/03 14:08:13    435s] [NR-eGR]  MET4    (4V)           211     0 
[02/03 14:08:13    435s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:13    435s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:13    435s] [NR-eGR] ----------------------------------
[02/03 14:08:13    435s] [NR-eGR]          Total         1098   368 
[02/03 14:08:13    435s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    435s] [NR-eGR] Total half perimeter of net bounding box: 889um
[02/03 14:08:13    435s] [NR-eGR] Total length: 1098um, number of vias: 368
[02/03 14:08:13    435s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    435s] [NR-eGR] Total eGR-routed clock nets wire length: 102um, number of vias: 20
[02/03 14:08:13    435s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    435s] [NR-eGR] Report for selected net(s) only.
[02/03 14:08:13    435s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:13    435s] [NR-eGR] ----------------------------------
[02/03 14:08:13    435s] [NR-eGR]  MET1    (1H)             0     8 
[02/03 14:08:13    435s] [NR-eGR]  MET2    (2V)            10     8 
[02/03 14:08:13    435s] [NR-eGR]  MET3    (3H)            53     4 
[02/03 14:08:13    435s] [NR-eGR]  MET4    (4V)            39     0 
[02/03 14:08:13    435s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:13    435s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:13    435s] [NR-eGR] ----------------------------------
[02/03 14:08:13    435s] [NR-eGR]          Total          102    20 
[02/03 14:08:13    435s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    435s] [NR-eGR] Total half perimeter of net bounding box: 72um
[02/03 14:08:13    435s] [NR-eGR] Total length: 102um, number of vias: 20
[02/03 14:08:13    435s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    435s] [NR-eGR] Total routed clock nets wire length: 102um, number of vias: 20
[02/03 14:08:13    435s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    435s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2911.89 MB )
[02/03 14:08:13    435s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2909.89 MB )
[02/03 14:08:13    435s] (I)      ====================================== Runtime Summary ======================================
[02/03 14:08:13    435s] (I)       Step                                        %        Start       Finish      Real       CPU 
[02/03 14:08:13    435s] (I)      ---------------------------------------------------------------------------------------------
[02/03 14:08:13    435s] (I)       Early Global Route kernel             100.00%  1372.89 sec  1372.92 sec  0.03 sec  0.04 sec 
[02/03 14:08:13    435s] (I)       +-Import and model                     20.18%  1372.90 sec  1372.91 sec  0.01 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Create place DB                     1.30%  1372.90 sec  1372.90 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Import place data                 0.97%  1372.90 sec  1372.90 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Read instances and placement    0.16%  1372.90 sec  1372.90 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Read nets                       0.17%  1372.90 sec  1372.90 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Create route DB                    13.27%  1372.90 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Import route data (4T)           10.31%  1372.90 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.78%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | | +-Read routing blockages        0.01%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | | +-Read instance blockages       0.06%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | | +-Read PG blockages             0.13%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | | +-Read clock blockages          0.05%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | | +-Read other blockages          0.06%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | | +-Read halo blockages           0.01%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | | +-Read boundary cut boxes       0.01%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Read blackboxes                 0.05%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Read prerouted                  0.12%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Read unlegalized nets           0.02%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Read nets                       0.08%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Set up via pillars              0.02%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Initialize 3D grid graph        0.04%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Model blockage capacity         0.67%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | | +-Initialize 3D capacity        0.29%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Move terms for access (4T)      0.97%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Read aux data                       0.01%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Others data preparation             0.09%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Create route kernel                 3.75%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       +-Global Routing                       14.35%  1372.91 sec  1372.91 sec  0.00 sec  0.01 sec 
[02/03 14:08:13    435s] (I)       | +-Initialization                      0.08%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Net group 1                        12.74%  1372.91 sec  1372.91 sec  0.00 sec  0.01 sec 
[02/03 14:08:13    435s] (I)       | | +-Generate topology (4T)            0.68%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Phase 1a                          3.78%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Pattern routing (4T)            3.12%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Phase 1b                          0.10%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Phase 1c                          0.05%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Phase 1d                          0.05%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Phase 1e                          0.43%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Route legalization              0.01%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Phase 1f                          0.05%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Phase 1g                          0.55%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Post Routing                    0.13%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Phase 1h                          0.43%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | | +-Post Routing                    0.07%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Layer assignment (4T)             2.48%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       +-Export 3D cong map                    0.58%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Export 2D cong map                  0.11%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       +-Extract Global 3D Wires               0.01%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       +-Track Assignment (4T)                 3.81%  1372.91 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Initialization                      0.06%  1372.91 sec  1372.91 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Track Assignment Kernel             2.60%  1372.91 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Free Memory                         0.01%  1372.92 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       +-Export                                9.63%  1372.92 sec  1372.92 sec  0.00 sec  0.01 sec 
[02/03 14:08:13    435s] (I)       | +-Export DB wires                     2.93%  1372.92 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Export all nets (4T)              1.23%  1372.92 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | | +-Set wire vias (4T)                1.01%  1372.92 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Report wirelength                   4.83%  1372.92 sec  1372.92 sec  0.00 sec  0.01 sec 
[02/03 14:08:13    435s] (I)       | +-Update net boxes                    0.56%  1372.92 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       | +-Update timing                       0.01%  1372.92 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)       +-Postprocess design                    0.65%  1372.92 sec  1372.92 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)      ==================== Summary by functions =====================
[02/03 14:08:13    435s] (I)       Lv  Step                                %      Real       CPU 
[02/03 14:08:13    435s] (I)      ---------------------------------------------------------------
[02/03 14:08:13    435s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.04 sec 
[02/03 14:08:13    435s] (I)        1  Import and model               20.18%  0.01 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        1  Global Routing                 14.35%  0.00 sec  0.01 sec 
[02/03 14:08:13    435s] (I)        1  Export                          9.63%  0.00 sec  0.01 sec 
[02/03 14:08:13    435s] (I)        1  Track Assignment (4T)           3.81%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        1  Postprocess design              0.65%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        1  Export 3D cong map              0.58%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Create route DB                13.27%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Net group 1                    12.74%  0.00 sec  0.01 sec 
[02/03 14:08:13    435s] (I)        2  Report wirelength               4.83%  0.00 sec  0.01 sec 
[02/03 14:08:13    435s] (I)        2  Create route kernel             3.75%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Export DB wires                 2.93%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Track Assignment Kernel         2.60%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Create place DB                 1.30%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Update net boxes                0.56%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Initialization                  0.14%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Export 2D cong map              0.11%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Import route data (4T)         10.31%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Phase 1a                        3.78%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Layer assignment (4T)           2.48%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Export all nets (4T)            1.23%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Set wire vias (4T)              1.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Import place data               0.97%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Generate topology (4T)          0.68%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Phase 1g                        0.55%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Phase 1h                        0.43%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Phase 1e                        0.43%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Phase 1b                        0.10%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Phase 1c                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        3  Phase 1f                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Pattern routing (4T)            3.12%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Read blockages ( Layer 2-6 )    2.78%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Move terms for access (4T)      0.97%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Model blockage capacity         0.67%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Read nets                       0.25%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Post Routing                    0.20%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Read instances and placement    0.16%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Read prerouted                  0.12%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Read blackboxes                 0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        5  Initialize 3D capacity          0.29%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        5  Read PG blockages               0.13%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        5  Read instance blockages         0.06%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        5  Read other blockages            0.06%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    435s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/03 14:08:13    435s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:08:13    435s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    435s]     Routing using eGR only done.
[02/03 14:08:13    435s] Net route status summary:
[02/03 14:08:13    435s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    435s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] CCOPT: Done with clock implementation routing.
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s]   Clock implementation routing done.
[02/03 14:08:13    435s]   Fixed 1 wires.
[02/03 14:08:13    435s]   CCOpt: Starting congestion repair using flow wrapper...
[02/03 14:08:13    435s]     Congestion Repair...
[02/03 14:08:13    435s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:07:16.0/1:01:01.4 (0.1), mem = 2909.9M
[02/03 14:08:13    435s] Info: Disable timing driven in postCTS congRepair.
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] Starting congRepair ...
[02/03 14:08:13    435s] User Input Parameters:
[02/03 14:08:13    435s] - Congestion Driven    : On
[02/03 14:08:13    435s] - Timing Driven        : Off
[02/03 14:08:13    435s] - Area-Violation Based : On
[02/03 14:08:13    435s] - Start Rollback Level : -5
[02/03 14:08:13    435s] - Legalized            : On
[02/03 14:08:13    435s] - Window Based         : Off
[02/03 14:08:13    435s] - eDen incr mode       : Off
[02/03 14:08:13    435s] - Small incr mode      : Off
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2909.9M, EPOCH TIME: 1706987293.543020
[02/03 14:08:13    435s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2909.9M, EPOCH TIME: 1706987293.543971
[02/03 14:08:13    435s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2909.9M, EPOCH TIME: 1706987293.544032
[02/03 14:08:13    435s] Starting Early Global Route congestion estimation: mem = 2909.9M
[02/03 14:08:13    435s] (I)      ============================ Layers =============================
[02/03 14:08:13    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    435s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:13    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    435s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:13    435s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:13    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    435s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:13    435s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:13    435s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:13    435s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:13    435s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:13    435s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:13    435s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:13    435s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:13    435s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:13    435s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:13    435s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:13    435s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:13    435s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:13    435s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:13    435s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:13    435s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:13    435s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:13    435s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:13    435s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:13    435s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:13    435s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:13    435s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:13    435s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:13    435s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:13    435s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:13    435s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:13    435s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:13    435s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:13    435s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:13    435s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:13    435s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:13    435s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:13    435s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:13    435s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:13    435s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:13    435s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:13    435s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:13    435s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:13    435s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:13    435s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:13    435s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:13    435s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:13    435s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:13    435s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:13    435s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:13    435s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:13    435s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:13    435s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:13    435s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:13    435s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:13    435s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:13    435s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:13    435s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    435s] (I)      Started Import and model ( Curr Mem: 2909.89 MB )
[02/03 14:08:13    435s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    435s] (I)      == Non-default Options ==
[02/03 14:08:13    435s] (I)      Maximum routing layer                              : 4
[02/03 14:08:13    435s] (I)      Number of threads                                  : 4
[02/03 14:08:13    435s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 14:08:13    435s] (I)      Method to set GCell size                           : row
[02/03 14:08:13    435s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:08:13    435s] (I)      Use row-based GCell size
[02/03 14:08:13    435s] (I)      Use row-based GCell align
[02/03 14:08:13    435s] (I)      layer 0 area = 202000
[02/03 14:08:13    435s] (I)      layer 1 area = 202000
[02/03 14:08:13    435s] (I)      layer 2 area = 202000
[02/03 14:08:13    435s] (I)      layer 3 area = 202000
[02/03 14:08:13    435s] (I)      GCell unit size   : 4480
[02/03 14:08:13    435s] (I)      GCell multiplier  : 1
[02/03 14:08:13    435s] (I)      GCell row height  : 4480
[02/03 14:08:13    435s] (I)      Actual row height : 4480
[02/03 14:08:13    435s] (I)      GCell align ref   : 10080 10080
[02/03 14:08:13    435s] [NR-eGR] Track table information for default rule: 
[02/03 14:08:13    435s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] METTP has single uniform track structure
[02/03 14:08:13    435s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:08:13    435s] (I)      ================= Default via ==================
[02/03 14:08:13    435s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    435s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:08:13    435s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    435s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:08:13    435s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:08:13    435s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:08:13    435s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:08:13    435s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:08:13    435s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    435s] [NR-eGR] Read 51 PG shapes
[02/03 14:08:13    435s] [NR-eGR] Read 0 clock shapes
[02/03 14:08:13    435s] [NR-eGR] Read 0 other shapes
[02/03 14:08:13    435s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:08:13    435s] [NR-eGR] #Instance Blockages : 0
[02/03 14:08:13    435s] [NR-eGR] #PG Blockages       : 51
[02/03 14:08:13    435s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:08:13    435s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:08:13    435s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:08:13    435s] [NR-eGR] #Other Blockages    : 0
[02/03 14:08:13    435s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:08:13    435s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 19
[02/03 14:08:13    435s] [NR-eGR] Read 47 nets ( ignored 1 )
[02/03 14:08:13    435s] (I)      early_global_route_priority property id does not exist.
[02/03 14:08:13    435s] (I)      Read Num Blocks=51  Num Prerouted Wires=19  Num CS=0
[02/03 14:08:13    435s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 10
[02/03 14:08:13    435s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 8
[02/03 14:08:13    435s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 1
[02/03 14:08:13    435s] (I)      Number of ignored nets                =      1
[02/03 14:08:13    435s] (I)      Number of connected nets              =      0
[02/03 14:08:13    435s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/03 14:08:13    435s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:08:13    435s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:08:13    435s] (I)      Ndr track 0 does not exist
[02/03 14:08:13    435s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:08:13    435s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:08:13    435s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:08:13    435s] (I)      Site width          :   560  (dbu)
[02/03 14:08:13    435s] (I)      Row height          :  4480  (dbu)
[02/03 14:08:13    435s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:08:13    435s] (I)      GCell width         :  4480  (dbu)
[02/03 14:08:13    435s] (I)      GCell height        :  4480  (dbu)
[02/03 14:08:13    435s] (I)      Grid                :    17    15     4
[02/03 14:08:13    435s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:08:13    435s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:08:13    435s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:08:13    435s] (I)      Default wire width  :   230   280   280   280
[02/03 14:08:13    435s] (I)      Default wire space  :   230   280   280   280
[02/03 14:08:13    435s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:08:13    435s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:08:13    435s] (I)      First track coord   :   280   280   280   280
[02/03 14:08:13    435s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:08:13    435s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:08:13    435s] (I)      Num of masks        :     1     1     1     1
[02/03 14:08:13    435s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:08:13    435s] (I)      --------------------------------------------------------
[02/03 14:08:13    435s] 
[02/03 14:08:13    435s] [NR-eGR] ============ Routing rule table ============
[02/03 14:08:13    435s] [NR-eGR] Rule id: 0  Nets: 46
[02/03 14:08:13    435s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:08:13    435s] (I)                    Layer    2    3    4 
[02/03 14:08:13    435s] (I)                    Pitch  560  560  560 
[02/03 14:08:13    435s] (I)             #Used tracks    1    1    1 
[02/03 14:08:13    435s] (I)       #Fully used tracks    1    1    1 
[02/03 14:08:13    435s] [NR-eGR] ========================================
[02/03 14:08:13    435s] [NR-eGR] 
[02/03 14:08:13    435s] (I)      =============== Blocked Tracks ===============
[02/03 14:08:13    435s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    435s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:08:13    435s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    435s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:08:13    435s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:08:13    435s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:08:13    435s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:08:13    435s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    435s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2909.89 MB )
[02/03 14:08:13    435s] (I)      Reset routing kernel
[02/03 14:08:13    435s] (I)      Started Global Routing ( Curr Mem: 2909.89 MB )
[02/03 14:08:13    435s] (I)      totalPins=147  totalGlobalPin=142 (96.60%)
[02/03 14:08:13    435s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:08:13    435s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 4]
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1a Route ============
[02/03 14:08:13    435s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1b Route ============
[02/03 14:08:13    435s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:13    435s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.049600e+02um
[02/03 14:08:13    435s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:08:13    435s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1c Route ============
[02/03 14:08:13    435s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1d Route ============
[02/03 14:08:13    435s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1e Route ============
[02/03 14:08:13    435s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:13    435s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.049600e+02um
[02/03 14:08:13    435s] (I)      
[02/03 14:08:13    435s] (I)      ============  Phase 1l Route ============
[02/03 14:08:13    436s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:08:13    436s] (I)      Layer  2:       1320       160         0         112        1792    ( 5.88%) 
[02/03 14:08:13    436s] (I)      Layer  3:       1856        86         0           0        1920    ( 0.00%) 
[02/03 14:08:13    436s] (I)      Layer  4:       1834        42         0           0        1904    ( 0.00%) 
[02/03 14:08:13    436s] (I)      Total:          5010       288         0         112        5616    ( 1.96%) 
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:08:13    436s] [NR-eGR]                        OverCon            
[02/03 14:08:13    436s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:08:13    436s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------------------
[02/03 14:08:13    436s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------------------
[02/03 14:08:13    436s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR] 
[02/03 14:08:13    436s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2909.89 MB )
[02/03 14:08:13    436s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:08:13    436s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:08:13    436s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2909.9M
[02/03 14:08:13    436s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.028, MEM:2909.9M, EPOCH TIME: 1706987293.572486
[02/03 14:08:13    436s] OPERPROF: Starting HotSpotCal at level 1, MEM:2909.9M, EPOCH TIME: 1706987293.572540
[02/03 14:08:13    436s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:13    436s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 14:08:13    436s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:13    436s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 14:08:13    436s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:13    436s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:08:13    436s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:08:13    436s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2909.9M, EPOCH TIME: 1706987293.573969
[02/03 14:08:13    436s] Skipped repairing congestion.
[02/03 14:08:13    436s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2909.9M, EPOCH TIME: 1706987293.574046
[02/03 14:08:13    436s] Starting Early Global Route wiring: mem = 2909.9M
[02/03 14:08:13    436s] (I)      ============= Track Assignment ============
[02/03 14:08:13    436s] (I)      Started Track Assignment (4T) ( Curr Mem: 2909.89 MB )
[02/03 14:08:13    436s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:08:13    436s] (I)      Run Multi-thread track assignment
[02/03 14:08:13    436s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2909.89 MB )
[02/03 14:08:13    436s] (I)      Started Export ( Curr Mem: 2909.89 MB )
[02/03 14:08:13    436s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]  MET1    (1H)             0   145 
[02/03 14:08:13    436s] [NR-eGR]  MET2    (2V)           499   201 
[02/03 14:08:13    436s] [NR-eGR]  MET3    (3H)           391    21 
[02/03 14:08:13    436s] [NR-eGR]  MET4    (4V)           207     0 
[02/03 14:08:13    436s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:13    436s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]          Total         1098   367 
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total half perimeter of net bounding box: 889um
[02/03 14:08:13    436s] [NR-eGR] Total length: 1098um, number of vias: 367
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2909.89 MB )
[02/03 14:08:13    436s] Early Global Route wiring runtime: 0.00 seconds, mem = 2909.9M
[02/03 14:08:13    436s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:2909.9M, EPOCH TIME: 1706987293.578809
[02/03 14:08:13    436s] Tdgp not successfully inited but do clear! skip clearing
[02/03 14:08:13    436s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:13    436s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:07:16.0/1:01:01.5 (0.1), mem = 2909.9M
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] =============================================================================================
[02/03 14:08:13    436s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[02/03 14:08:13    436s] =============================================================================================
[02/03 14:08:13    436s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:13    436s] ---------------------------------------------------------------------------------------------
[02/03 14:08:13    436s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:08:13    436s] ---------------------------------------------------------------------------------------------
[02/03 14:08:13    436s]  IncrReplace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:08:13    436s] ---------------------------------------------------------------------------------------------
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/03 14:08:13    436s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/03 14:08:13    436s] OPERPROF: Starting DPlace-Init at level 1, MEM:2909.9M, EPOCH TIME: 1706987293.585040
[02/03 14:08:13    436s] Processing tracks to init pin-track alignment.
[02/03 14:08:13    436s] z: 2, totalTracks: 1
[02/03 14:08:13    436s] z: 4, totalTracks: 1
[02/03 14:08:13    436s] z: 6, totalTracks: 1
[02/03 14:08:13    436s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:13    436s] All LLGs are deleted
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2909.9M, EPOCH TIME: 1706987293.585882
[02/03 14:08:13    436s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2909.9M, EPOCH TIME: 1706987293.585966
[02/03 14:08:13    436s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2909.9M, EPOCH TIME: 1706987293.586026
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2909.9M, EPOCH TIME: 1706987293.586173
[02/03 14:08:13    436s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:13    436s] Core basic site is core_ji3v
[02/03 14:08:13    436s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2909.9M, EPOCH TIME: 1706987293.593589
[02/03 14:08:13    436s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:13    436s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:13    436s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2909.9M, EPOCH TIME: 1706987293.594684
[02/03 14:08:13    436s] Fast DP-INIT is on for default
[02/03 14:08:13    436s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:08:13    436s] Atter site array init, number of instance map data is 0.
[02/03 14:08:13    436s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2909.9M, EPOCH TIME: 1706987293.594997
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    436s] OPERPROF:     Starting CMU at level 3, MEM:2909.9M, EPOCH TIME: 1706987293.595302
[02/03 14:08:13    436s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2909.9M, EPOCH TIME: 1706987293.596439
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:13    436s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2909.9M, EPOCH TIME: 1706987293.596521
[02/03 14:08:13    436s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2909.9M, EPOCH TIME: 1706987293.596576
[02/03 14:08:13    436s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2909.9M, EPOCH TIME: 1706987293.597389
[02/03 14:08:13    436s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2909.9MB).
[02/03 14:08:13    436s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2909.9M, EPOCH TIME: 1706987293.597492
[02/03 14:08:13    436s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    436s]   Leaving CCOpt scope - extractRC...
[02/03 14:08:13    436s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/03 14:08:13    436s] Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
[02/03 14:08:13    436s] PreRoute RC Extraction called for design counter.
[02/03 14:08:13    436s] RC Extraction called in multi-corner(2) mode.
[02/03 14:08:13    436s] RCMode: PreRoute
[02/03 14:08:13    436s]       RC Corner Indexes            0       1   
[02/03 14:08:13    436s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:08:13    436s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:13    436s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:13    436s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:13    436s] Shrink Factor                : 1.00000
[02/03 14:08:13    436s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 14:08:13    436s] Using capacitance table file ...
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] Trim Metal Layers:
[02/03 14:08:13    436s] LayerId::1 widthSet size::4
[02/03 14:08:13    436s] LayerId::2 widthSet size::4
[02/03 14:08:13    436s] LayerId::3 widthSet size::4
[02/03 14:08:13    436s] LayerId::4 widthSet size::4
[02/03 14:08:13    436s] LayerId::5 widthSet size::4
[02/03 14:08:13    436s] LayerId::6 widthSet size::2
[02/03 14:08:13    436s] Updating RC grid for preRoute extraction ...
[02/03 14:08:13    436s] eee: pegSigSF::1.070000
[02/03 14:08:13    436s] Initializing multi-corner capacitance tables ... 
[02/03 14:08:13    436s] Initializing multi-corner resistance tables ...
[02/03 14:08:13    436s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 14:08:13    436s] eee: l::2 avDens::0.059568 usedTrk::19.061607 availTrk::320.000000 sigTrk::19.061607
[02/03 14:08:13    436s] eee: l::3 avDens::0.027305 usedTrk::8.737500 availTrk::320.000000 sigTrk::8.737500
[02/03 14:08:13    436s] eee: l::4 avDens::0.028883 usedTrk::4.621205 availTrk::160.000000 sigTrk::4.621205
[02/03 14:08:13    436s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:13    436s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:13    436s] {RT max_rc 0 4 4 0}
[02/03 14:08:13    436s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.169112 aWlH=0.000000 lMod=0 pMax=0.847800 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:08:13    436s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2909.887M)
[02/03 14:08:13    436s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/03 14:08:13    436s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:08:13    436s] End AAE Lib Interpolated Model. (MEM=2909.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:13    436s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Clock DAG stats after clustering cong repair call:
[02/03 14:08:13    436s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]     sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]     misc counts      : r=1, pp=0
[02/03 14:08:13    436s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]     sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]   Clock DAG net violations after clustering cong repair call: none
[02/03 14:08:13    436s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/03 14:08:13    436s]     Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]   Clock DAG hash after clustering cong repair call: 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/03 14:08:13    436s]     delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]     steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]   Primary reporting skew groups after clustering cong repair call:
[02/03 14:08:13    436s]     skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    436s]         min path sink: out_reg[5]/C
[02/03 14:08:13    436s]         max path sink: out_reg[3]/C
[02/03 14:08:13    436s]   Skew group summary after clustering cong repair call:
[02/03 14:08:13    436s]     skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    436s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    436s]   Stage::Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/03 14:08:13    436s]   Stage::DRV Fixing...
[02/03 14:08:13    436s]   Fixing clock tree slew time and max cap violations...
[02/03 14:08:13    436s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/03 14:08:13    436s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Stage::Insertion Delay Reduction...
[02/03 14:08:13    436s]   Removing unnecessary root buffering...
[02/03 14:08:13    436s]     Clock DAG hash before 'Removing unnecessary root buffering': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Removing unnecessary root buffering': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Removing unnecessary root buffering':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Removing unconstrained drivers...
[02/03 14:08:13    436s]     Clock DAG hash before 'Removing unconstrained drivers': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Removing unconstrained drivers': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Removing unconstrained drivers':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Reducing insertion delay 1...
[02/03 14:08:13    436s]     Clock DAG hash before 'Reducing insertion delay 1': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/03 14:08:13    436s]       delay calculator: calls=6271, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/03 14:08:13    436s]       steiner router: calls=6272, total_wall_time=0.030s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Reducing insertion delay 1': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Reducing insertion delay 1':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Removing longest path buffering...
[02/03 14:08:13    436s]     Clock DAG hash before 'Removing longest path buffering': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Clock DAG stats after 'Removing longest path buffering':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Removing longest path buffering': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Removing longest path buffering':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Reducing insertion delay 2...
[02/03 14:08:13    436s]     Clock DAG hash before 'Reducing insertion delay 2': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Path optimization required 0 stage delay updates 
[02/03 14:08:13    436s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Reducing insertion delay 2': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Reducing insertion delay 2':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/03 14:08:13    436s]   CCOpt::Phase::Implementation...
[02/03 14:08:13    436s]   Stage::Reducing Power...
[02/03 14:08:13    436s]   Improving clock tree routing...
[02/03 14:08:13    436s]     Clock DAG hash before 'Improving clock tree routing': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Iteration 1...
[02/03 14:08:13    436s]     Iteration 1 done.
[02/03 14:08:13    436s]     Clock DAG stats after 'Improving clock tree routing':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Improving clock tree routing': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Improving clock tree routing':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Reducing clock tree power 1...
[02/03 14:08:13    436s]     Clock DAG hash before 'Reducing clock tree power 1': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Resizing gates: 
[02/03 14:08:13    436s]     Legalizer releasing space for clock trees
[02/03 14:08:13    436s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/03 14:08:13    436s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     100% 
[02/03 14:08:13    436s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Reducing clock tree power 1': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Reducing clock tree power 1':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Reducing clock tree power 2...
[02/03 14:08:13    436s]     Clock DAG hash before 'Reducing clock tree power 2': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Path optimization required 0 stage delay updates 
[02/03 14:08:13    436s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/03 14:08:13    436s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/03 14:08:13    436s]       Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG hash after 'Reducing clock tree power 2': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[5]/C
[02/03 14:08:13    436s]           max path sink: out_reg[3]/C
[02/03 14:08:13    436s]     Skew group summary after 'Reducing clock tree power 2':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Stage::Balancing...
[02/03 14:08:13    436s]   Approximately balancing fragments step...
[02/03 14:08:13    436s]     Clock DAG hash before 'Approximately balancing fragments step': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/03 14:08:13    436s]       delay calculator: calls=6288, total_wall_time=0.188s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]       steiner router: calls=6289, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Resolve constraints - Approximately balancing fragments...
[02/03 14:08:13    436s]     Resolving skew group constraints...
[02/03 14:08:13    436s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[02/03 14:08:13    436s]     Resolving skew group constraints done.
[02/03 14:08:13    436s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/03 14:08:13    436s]     Trial balancer estimated the amount of delay to be added in balancing: 0.655ns
[02/03 14:08:13    436s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Approximately balancing fragments...
[02/03 14:08:13    436s]       Moving gates to improve sub-tree skew...
[02/03 14:08:13    436s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/03 14:08:13    436s]           delay calculator: calls=6320, total_wall_time=0.190s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]           steiner router: calls=6321, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Tried: 2 Succeeded: 0
[02/03 14:08:13    436s]         Topology Tried: 0 Succeeded: 0
[02/03 14:08:13    436s]         0 Succeeded with SS ratio
[02/03 14:08:13    436s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/03 14:08:13    436s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/03 14:08:13    436s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/03 14:08:13    436s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]           sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]           misc counts      : r=1, pp=0
[02/03 14:08:13    436s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]           sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/03 14:08:13    436s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/03 14:08:13    436s]           Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/03 14:08:13    436s]           delay calculator: calls=6320, total_wall_time=0.190s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]           steiner router: calls=6321, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Approximately balancing fragments bottom up...
[02/03 14:08:13    436s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/03 14:08:13    436s]           delay calculator: calls=6320, total_wall_time=0.190s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]           steiner router: calls=6321, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/03 14:08:13    436s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/03 14:08:13    436s]           sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]           misc counts      : r=1, pp=0
[02/03 14:08:13    436s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/03 14:08:13    436s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/03 14:08:13    436s]           sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/03 14:08:13    436s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
[02/03 14:08:13    436s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/03 14:08:13    436s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/03 14:08:13    436s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/03 14:08:13    436s]           Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 2837489141526893751 10668972699129177855
[02/03 14:08:13    436s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/03 14:08:13    436s]           delay calculator: calls=6320, total_wall_time=0.190s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=8, total_wall_time=0.000s, mean_wall_time=0.056ms
[02/03 14:08:13    436s]           steiner router: calls=6321, total_wall_time=0.031s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Approximately balancing fragments, wire and cell delays...
[02/03 14:08:13    436s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/03 14:08:13    436s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/03 14:08:13    436s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]           sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]           misc counts      : r=1, pp=0
[02/03 14:08:13    436s]           cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]           cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]           sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]           wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]           wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]           hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/03 14:08:13    436s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/03 14:08:13    436s]           Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]           Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[02/03 14:08:13    436s]            Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/03 14:08:13    436s]           delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]           steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/03 14:08:13    436s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[02/03 14:08:13    436s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[02/03 14:08:13    436s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]           sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]           misc counts      : r=1, pp=0
[02/03 14:08:13    436s]           cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]           cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]           sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]           wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]           wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]           hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[02/03 14:08:13    436s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[02/03 14:08:13    436s]           Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]           Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[02/03 14:08:13    436s]            Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[02/03 14:08:13    436s]           delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]           steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[02/03 14:08:13    436s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Approximately balancing fragments done.
[02/03 14:08:13    436s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Approximately balancing fragments step': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Clock DAG stats after Approximately balancing fragments:
[02/03 14:08:13    436s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]     sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]     misc counts      : r=1, pp=0
[02/03 14:08:13    436s]     cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]     cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]     sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]     wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]     wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]     hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]   Clock DAG net violations after Approximately balancing fragments: none
[02/03 14:08:13    436s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/03 14:08:13    436s]     Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[02/03 14:08:13    436s]      Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]   Clock DAG hash after Approximately balancing fragments: 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[02/03 14:08:13    436s]     delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]     legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]     steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]   Primary reporting skew groups after Approximately balancing fragments:
[02/03 14:08:13    436s]     skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]         min path sink: out_reg[6]/C
[02/03 14:08:13    436s]         max path sink: out_reg[1]/C
[02/03 14:08:13    436s]   Skew group summary after Approximately balancing fragments:
[02/03 14:08:13    436s]     skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]   Improving fragments clock skew...
[02/03 14:08:13    436s]     Clock DAG hash before 'Improving fragments clock skew': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Clock DAG stats after 'Improving fragments clock skew':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Improving fragments clock skew': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Improving fragments clock skew':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Approximately balancing step...
[02/03 14:08:13    436s]     Clock DAG hash before 'Approximately balancing step': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Resolve constraints - Approximately balancing...
[02/03 14:08:13    436s]     Resolving skew group constraints...
[02/03 14:08:13    436s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[02/03 14:08:13    436s]     Resolving skew group constraints done.
[02/03 14:08:13    436s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Approximately balancing...
[02/03 14:08:13    436s]       Approximately balancing, wire and cell delays...
[02/03 14:08:13    436s]       Approximately balancing, wire and cell delays, iteration 1...
[02/03 14:08:13    436s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/03 14:08:13    436s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]           sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]           misc counts      : r=1, pp=0
[02/03 14:08:13    436s]           cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]           cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]           sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]           wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]           wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]           hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/03 14:08:13    436s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/03 14:08:13    436s]           Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]           Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[02/03 14:08:13    436s]            Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/03 14:08:13    436s]           delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]           steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/03 14:08:13    436s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Approximately balancing done.
[02/03 14:08:13    436s]     Clock DAG stats after 'Approximately balancing step':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Approximately balancing step': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Approximately balancing step': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Approximately balancing step':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Approximately balancing step':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Fixing clock tree overload...
[02/03 14:08:13    436s]     Clock DAG hash before 'Fixing clock tree overload': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]     Clock DAG stats after 'Fixing clock tree overload':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Fixing clock tree overload': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Fixing clock tree overload':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Approximately balancing paths...
[02/03 14:08:13    436s]     Clock DAG hash before 'Approximately balancing paths': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Added 0 buffers.
[02/03 14:08:13    436s]     Clock DAG stats after 'Approximately balancing paths':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Approximately balancing paths': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/03 14:08:13    436s]       delay calculator: calls=6381, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6377, total_wall_time=0.033s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665, avg=0.665, sd=0.000], skew [0.001 vs 0.286], 100% {0.664, 0.665} (wid=0.003 ws=0.001) (gid=0.662 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Approximately balancing paths':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665, avg=0.665, sd=0.000], skew [0.001 vs 0.286], 100% {0.664, 0.665} (wid=0.003 ws=0.001) (gid=0.662 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/03 14:08:13    436s]   Stage::Polishing...
[02/03 14:08:13    436s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:08:13    436s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Clock DAG stats before polishing:
[02/03 14:08:13    436s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]     sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]     misc counts      : r=1, pp=0
[02/03 14:08:13    436s]     cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]     cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]     sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]     wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]     wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]     hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]   Clock DAG net violations before polishing: none
[02/03 14:08:13    436s]   Clock DAG primary half-corner transition distribution before polishing:
[02/03 14:08:13    436s]     Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]   Clock DAG library cell distribution before polishing {count}:
[02/03 14:08:13    436s]      Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]   Clock DAG hash before polishing: 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]   CTS services accumulated run-time stats before polishing:
[02/03 14:08:13    436s]     delay calculator: calls=6384, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]     legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]     steiner router: calls=6380, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]   Primary reporting skew groups before polishing:
[02/03 14:08:13    436s]     skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]         min path sink: out_reg[6]/C
[02/03 14:08:13    436s]         max path sink: out_reg[1]/C
[02/03 14:08:13    436s]   Skew group summary before polishing:
[02/03 14:08:13    436s]     skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]   Merging balancing drivers for power...
[02/03 14:08:13    436s]     Clock DAG hash before 'Merging balancing drivers for power': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/03 14:08:13    436s]       delay calculator: calls=6384, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6380, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Tried: 4 Succeeded: 0
[02/03 14:08:13    436s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Merging balancing drivers for power': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/03 14:08:13    436s]       delay calculator: calls=6384, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6380, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Merging balancing drivers for power':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Improving clock skew...
[02/03 14:08:13    436s]     Clock DAG hash before 'Improving clock skew': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/03 14:08:13    436s]       delay calculator: calls=6384, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6380, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Clock DAG stats after 'Improving clock skew':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Improving clock skew': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Improving clock skew': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/03 14:08:13    436s]       delay calculator: calls=6384, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6380, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Improving clock skew':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665, avg=0.665, sd=0.000], skew [0.001 vs 0.286], 100% {0.665, 0.665} (wid=0.003 ws=0.001) (gid=0.662 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Improving clock skew':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665, avg=0.665, sd=0.000], skew [0.001 vs 0.286], 100% {0.665, 0.665} (wid=0.003 ws=0.001) (gid=0.662 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Moving gates to reduce wire capacitance...
[02/03 14:08:13    436s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/03 14:08:13    436s]       delay calculator: calls=6384, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]       steiner router: calls=6380, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/03 14:08:13    436s]     Iteration 1...
[02/03 14:08:13    436s]       Artificially removing short and long paths...
[02/03 14:08:13    436s]         Clock DAG hash before 'Artificially removing short and long paths': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/03 14:08:13    436s]           delay calculator: calls=6384, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]           steiner router: calls=6380, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         For skew_group CLK/functional_mode target band (0.665, 0.665)
[02/03 14:08:13    436s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/03 14:08:13    436s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/03 14:08:13    436s]           delay calculator: calls=6384, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.026ms
[02/03 14:08:13    436s]           steiner router: calls=6380, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Legalizer releasing space for clock trees
[02/03 14:08:13    436s]         Legalizing clock trees...
[02/03 14:08:13    436s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/03 14:08:13    436s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 1375085694804697905 7333904470059253405
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/03 14:08:13    436s]           delay calculator: calls=6390, total_wall_time=0.191s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=46, total_wall_time=0.003s, mean_wall_time=0.059ms
[02/03 14:08:13    436s]           steiner router: calls=6386, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Moving gates: 
[02/03 14:08:13    436s]         Legalizer releasing space for clock trees
[02/03 14:08:13    436s]         ...20% Legalizing clock trees...
[02/03 14:08:13    436s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]         Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Iteration 1 done.
[02/03 14:08:13    436s]     Iteration 2...
[02/03 14:08:13    436s]       Artificially removing short and long paths...
[02/03 14:08:13    436s]         Clock DAG hash before 'Artificially removing short and long paths': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/03 14:08:13    436s]           delay calculator: calls=6419, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=74, total_wall_time=0.003s, mean_wall_time=0.039ms
[02/03 14:08:13    436s]           steiner router: calls=6410, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         For skew_group CLK/functional_mode target band (0.660, 0.661)
[02/03 14:08:13    436s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[02/03 14:08:13    436s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[02/03 14:08:13    436s]           delay calculator: calls=6419, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=74, total_wall_time=0.003s, mean_wall_time=0.039ms
[02/03 14:08:13    436s]           steiner router: calls=6410, total_wall_time=0.034s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Legalizer releasing space for clock trees
[02/03 14:08:13    436s]         Legalizing clock trees...
[02/03 14:08:13    436s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[02/03 14:08:13    436s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[02/03 14:08:13    436s]           delay calculator: calls=6425, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=81, total_wall_time=0.004s, mean_wall_time=0.054ms
[02/03 14:08:13    436s]           steiner router: calls=6416, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Moving gates: 
[02/03 14:08:13    436s]         Legalizer releasing space for clock trees
[02/03 14:08:13    436s]         ...20% Legalizing clock trees...
[02/03 14:08:13    436s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]         Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Iteration 2 done.
[02/03 14:08:13    436s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/03 14:08:13    436s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.025pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=84.255um, leaf=101.665um, total=185.920um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=68.040um, total=118.440um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.085ns sd=0.061ns min=0.042ns max=0.128ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.419ns sd=0.000ns min=0.419ns max=0.419ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/03 14:08:13    436s]       delay calculator: calls=6455, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=109, total_wall_time=0.005s, mean_wall_time=0.042ms
[02/03 14:08:13    436s]       steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Reducing clock tree power 3...
[02/03 14:08:13    436s]     Clock DAG hash before 'Reducing clock tree power 3': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/03 14:08:13    436s]       delay calculator: calls=6455, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=109, total_wall_time=0.005s, mean_wall_time=0.042ms
[02/03 14:08:13    436s]       steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Artificially removing short and long paths...
[02/03 14:08:13    436s]       Clock DAG hash before 'Artificially removing short and long paths': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/03 14:08:13    436s]         delay calculator: calls=6455, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]         legalizer: calls=109, total_wall_time=0.005s, mean_wall_time=0.042ms
[02/03 14:08:13    436s]         steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]       For skew_group CLK/functional_mode target band (0.660, 0.661)
[02/03 14:08:13    436s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Initial gate capacitance is (rise=0.041pF fall=0.042pF).
[02/03 14:08:13    436s]     Resizing gates: 
[02/03 14:08:13    436s]     Legalizer releasing space for clock trees
[02/03 14:08:13    436s]     ...20% Legalizing clock trees...
[02/03 14:08:13    436s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.025pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=84.255um, leaf=101.665um, total=185.920um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=68.040um, total=118.440um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.085ns sd=0.061ns min=0.042ns max=0.128ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.419ns sd=0.000ns min=0.419ns max=0.419ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Reducing clock tree power 3': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/03 14:08:13    436s]       delay calculator: calls=6457, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=113, total_wall_time=0.005s, mean_wall_time=0.041ms
[02/03 14:08:13    436s]       steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Reducing clock tree power 3':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Improving insertion delay...
[02/03 14:08:13    436s]     Clock DAG hash before 'Improving insertion delay': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/03 14:08:13    436s]       delay calculator: calls=6457, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=113, total_wall_time=0.005s, mean_wall_time=0.041ms
[02/03 14:08:13    436s]       steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Clock DAG stats after 'Improving insertion delay':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.025pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=84.255um, leaf=101.665um, total=185.920um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=50.400um, leaf=68.040um, total=118.440um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Improving insertion delay': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.085ns sd=0.061ns min=0.042ns max=0.128ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.419ns sd=0.000ns min=0.419ns max=0.419ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Improving insertion delay': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/03 14:08:13    436s]       delay calculator: calls=6457, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=113, total_wall_time=0.005s, mean_wall_time=0.041ms
[02/03 14:08:13    436s]       steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Improving insertion delay':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Improving insertion delay':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Wire Opt OverFix...
[02/03 14:08:13    436s]     Clock DAG hash before 'Wire Opt OverFix': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/03 14:08:13    436s]       delay calculator: calls=6457, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=113, total_wall_time=0.005s, mean_wall_time=0.041ms
[02/03 14:08:13    436s]       steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]     Wire Reduction extra effort...
[02/03 14:08:13    436s]       Clock DAG hash before 'Wire Reduction extra effort': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/03 14:08:13    436s]         delay calculator: calls=6457, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]         legalizer: calls=113, total_wall_time=0.005s, mean_wall_time=0.041ms
[02/03 14:08:13    436s]         steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/03 14:08:13    436s]       Artificially removing short and long paths...
[02/03 14:08:13    436s]         Clock DAG hash before 'Artificially removing short and long paths': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/03 14:08:13    436s]           delay calculator: calls=6457, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=113, total_wall_time=0.005s, mean_wall_time=0.041ms
[02/03 14:08:13    436s]           steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         For skew_group CLK/functional_mode target band (0.660, 0.661)
[02/03 14:08:13    436s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Global shorten wires A0...
[02/03 14:08:13    436s]         Clock DAG hash before 'Global shorten wires A0': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/03 14:08:13    436s]           delay calculator: calls=6457, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=113, total_wall_time=0.005s, mean_wall_time=0.041ms
[02/03 14:08:13    436s]           steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Move For Wirelength - core...
[02/03 14:08:13    436s]         Clock DAG hash before 'Move For Wirelength - core': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/03 14:08:13    436s]           delay calculator: calls=6457, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=113, total_wall_time=0.005s, mean_wall_time=0.041ms
[02/03 14:08:13    436s]           steiner router: calls=6444, total_wall_time=0.035s, mean_wall_time=0.005ms
[02/03 14:08:13    436s]         Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=6, accepted=0
[02/03 14:08:13    436s]         Max accepted move=0.000um, total accepted move=0.000um
[02/03 14:08:13    436s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Global shorten wires A1...
[02/03 14:08:13    436s]         Clock DAG hash before 'Global shorten wires A1': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/03 14:08:13    436s]           delay calculator: calls=6469, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=120, total_wall_time=0.005s, mean_wall_time=0.039ms
[02/03 14:08:13    436s]           steiner router: calls=6458, total_wall_time=0.036s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Move For Wirelength - core...
[02/03 14:08:13    436s]         Clock DAG hash before 'Move For Wirelength - core': 2320571668761460595 11157074474108877135
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/03 14:08:13    436s]           delay calculator: calls=6469, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=120, total_wall_time=0.005s, mean_wall_time=0.039ms
[02/03 14:08:13    436s]           steiner router: calls=6458, total_wall_time=0.036s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]         Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
[02/03 14:08:13    436s]         Max accepted move=14.560um, total accepted move=14.560um, average move=14.560um
[02/03 14:08:13    436s]         Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=5, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[02/03 14:08:13    436s]         Max accepted move=0.000um, total accepted move=0.000um
[02/03 14:08:13    436s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Global shorten wires B...
[02/03 14:08:13    436s]         Clock DAG hash before 'Global shorten wires B': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/03 14:08:13    436s]           delay calculator: calls=6479, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=123, total_wall_time=0.005s, mean_wall_time=0.038ms
[02/03 14:08:13    436s]           steiner router: calls=6468, total_wall_time=0.036s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Move For Wirelength - branch...
[02/03 14:08:13    436s]         Clock DAG hash before 'Move For Wirelength - branch': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/03 14:08:13    436s]           delay calculator: calls=6486, total_wall_time=0.192s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=127, total_wall_time=0.005s, mean_wall_time=0.037ms
[02/03 14:08:13    436s]           steiner router: calls=6474, total_wall_time=0.036s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]         Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[02/03 14:08:13    436s]         Max accepted move=0.000um, total accepted move=0.000um
[02/03 14:08:13    436s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/03 14:08:13    436s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/03 14:08:13    436s]         cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]         sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]         misc counts      : r=1, pp=0
[02/03 14:08:13    436s]         cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]         cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]         sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]         wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.014pF, total=0.024pF
[02/03 14:08:13    436s]         wire lengths     : top=0.000um, trunk=81.455um, leaf=91.585um, total=173.040um
[02/03 14:08:13    436s]         hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:13    436s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/03 14:08:13    436s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/03 14:08:13    436s]         Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]         Leaf  : target=0.622ns count=1 avg=0.410ns sd=0.000ns min=0.410ns max=0.410ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[02/03 14:08:13    436s]          Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]       Clock DAG hash after 'Wire Reduction extra effort': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/03 14:08:13    436s]         delay calculator: calls=6501, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]         legalizer: calls=130, total_wall_time=0.005s, mean_wall_time=0.037ms
[02/03 14:08:13    436s]         steiner router: calls=6486, total_wall_time=0.036s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/03 14:08:13    436s]         skew_group CLK/functional_mode: insertion delay [min=0.658, max=0.658, avg=0.658, sd=0.000], skew [0.001 vs 0.286], 100% {0.658, 0.658} (wid=0.003 ws=0.001) (gid=0.656 gs=0.000)
[02/03 14:08:13    436s]             min path sink: out_reg[6]/C
[02/03 14:08:13    436s]             max path sink: out_reg[1]/C
[02/03 14:08:13    436s]       Skew group summary after 'Wire Reduction extra effort':
[02/03 14:08:13    436s]         skew_group CLK/functional_mode: insertion delay [min=0.658, max=0.658, avg=0.658, sd=0.000], skew [0.001 vs 0.286], 100% {0.658, 0.658} (wid=0.003 ws=0.001) (gid=0.656 gs=0.000)
[02/03 14:08:13    436s]       Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Optimizing orientation...
[02/03 14:08:13    436s]     FlipOpt...
[02/03 14:08:13    436s]     Disconnecting clock tree from netlist...
[02/03 14:08:13    436s]     Disconnecting clock tree from netlist done.
[02/03 14:08:13    436s]     Performing Single Threaded FlipOpt
[02/03 14:08:13    436s]     Optimizing orientation on clock cells...
[02/03 14:08:13    436s]       Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/03 14:08:13    436s]     Optimizing orientation on clock cells done.
[02/03 14:08:13    436s]     Resynthesising clock tree into netlist...
[02/03 14:08:13    436s]       Reset timing graph...
[02/03 14:08:13    436s] Ignoring AAE DB Resetting ...
[02/03 14:08:13    436s]       Reset timing graph done.
[02/03 14:08:13    436s]     Resynthesising clock tree into netlist done.
[02/03 14:08:13    436s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s] End AAE Lib Interpolated Model. (MEM=3030.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:13    436s]     Clock DAG stats after 'Wire Opt OverFix':
[02/03 14:08:13    436s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]       misc counts      : r=1, pp=0
[02/03 14:08:13    436s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.014pF, total=0.024pF
[02/03 14:08:13    436s]       wire lengths     : top=0.000um, trunk=81.455um, leaf=91.585um, total=173.040um
[02/03 14:08:13    436s]       hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:13    436s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/03 14:08:13    436s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/03 14:08:13    436s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]       Leaf  : target=0.622ns count=1 avg=0.410ns sd=0.000ns min=0.410ns max=0.410ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[02/03 14:08:13    436s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]     Clock DAG hash after 'Wire Opt OverFix': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/03 14:08:13    436s]       delay calculator: calls=6504, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]       legalizer: calls=130, total_wall_time=0.005s, mean_wall_time=0.037ms
[02/03 14:08:13    436s]       steiner router: calls=6494, total_wall_time=0.036s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.658, max=0.658, avg=0.658, sd=0.000], skew [0.001 vs 0.286], 100% {0.658, 0.658} (wid=0.003 ws=0.001) (gid=0.656 gs=0.000)
[02/03 14:08:13    436s]           min path sink: out_reg[6]/C
[02/03 14:08:13    436s]           max path sink: out_reg[1]/C
[02/03 14:08:13    436s]     Skew group summary after 'Wire Opt OverFix':
[02/03 14:08:13    436s]       skew_group CLK/functional_mode: insertion delay [min=0.658, max=0.658, avg=0.658, sd=0.000], skew [0.001 vs 0.286], 100% {0.658, 0.658} (wid=0.003 ws=0.001) (gid=0.656 gs=0.000)
[02/03 14:08:13    436s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Total capacitance is (rise=0.065pF fall=0.066pF), of which (rise=0.024pF fall=0.024pF) is wire, and (rise=0.041pF fall=0.042pF) is gate.
[02/03 14:08:13    436s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    436s]   Stage::Updating netlist...
[02/03 14:08:13    436s]   Reset timing graph...
[02/03 14:08:13    436s] Ignoring AAE DB Resetting ...
[02/03 14:08:13    436s]   Reset timing graph done.
[02/03 14:08:13    436s]   Setting non-default rules before calling refine place.
[02/03 14:08:13    436s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/03 14:08:13    436s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3030.5M, EPOCH TIME: 1706987293.755957
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2913.5M, EPOCH TIME: 1706987293.756960
[02/03 14:08:13    436s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Leaving CCOpt scope - ClockRefiner...
[02/03 14:08:13    436s]   Assigned high priority to 2 instances.
[02/03 14:08:13    436s]   Soft fixed 2 clock instances.
[02/03 14:08:13    436s]   Performing Clock Only Refine Place.
[02/03 14:08:13    436s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[02/03 14:08:13    436s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2913.5M, EPOCH TIME: 1706987293.758126
[02/03 14:08:13    436s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2913.5M, EPOCH TIME: 1706987293.758237
[02/03 14:08:13    436s] Processing tracks to init pin-track alignment.
[02/03 14:08:13    436s] z: 2, totalTracks: 1
[02/03 14:08:13    436s] z: 4, totalTracks: 1
[02/03 14:08:13    436s] z: 6, totalTracks: 1
[02/03 14:08:13    436s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:13    436s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2913.5M, EPOCH TIME: 1706987293.759064
[02/03 14:08:13    436s] Info: 2 insts are soft-fixed.
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    436s] OPERPROF:       Starting CMU at level 4, MEM:2913.5M, EPOCH TIME: 1706987293.766823
[02/03 14:08:13    436s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2913.5M, EPOCH TIME: 1706987293.767830
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:13    436s] Info: 2 insts are soft-fixed.
[02/03 14:08:13    436s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:2913.5M, EPOCH TIME: 1706987293.767938
[02/03 14:08:13    436s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2913.5M, EPOCH TIME: 1706987293.767989
[02/03 14:08:13    436s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.001, MEM:2913.5M, EPOCH TIME: 1706987293.768805
[02/03 14:08:13    436s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2913.5MB).
[02/03 14:08:13    436s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.011, MEM:2913.5M, EPOCH TIME: 1706987293.768931
[02/03 14:08:13    436s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.011, MEM:2913.5M, EPOCH TIME: 1706987293.768970
[02/03 14:08:13    436s] TDRefine: refinePlace mode is spiral
[02/03 14:08:13    436s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.10
[02/03 14:08:13    436s] OPERPROF: Starting RefinePlace at level 1, MEM:2913.5M, EPOCH TIME: 1706987293.769030
[02/03 14:08:13    436s] *** Starting refinePlace (0:07:16 mem=2913.5M) ***
[02/03 14:08:13    436s] Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    436s] Info: 2 insts are soft-fixed.
[02/03 14:08:13    436s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2913.5M, EPOCH TIME: 1706987293.769707
[02/03 14:08:13    436s] Starting refinePlace ...
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] One DDP V2 for no tweak run.
[02/03 14:08:13    436s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2913.5MB
[02/03 14:08:13    436s] Statistics of distance of Instance movement in refine placement:
[02/03 14:08:13    436s]   maximum (X+Y) =         0.00 um
[02/03 14:08:13    436s]   mean    (X+Y) =         0.00 um
[02/03 14:08:13    436s] Summary Report:
[02/03 14:08:13    436s] Instances move: 0 (out of 46 movable)
[02/03 14:08:13    436s] Instances flipped: 0
[02/03 14:08:13    436s] Mean displacement: 0.00 um
[02/03 14:08:13    436s] Max displacement: 0.00 um 
[02/03 14:08:13    436s] Total instances moved : 0
[02/03 14:08:13    436s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.000, MEM:2913.5M, EPOCH TIME: 1706987293.770113
[02/03 14:08:13    436s] Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
[02/03 14:08:13    436s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2913.5MB
[02/03 14:08:13    436s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2913.5MB) @(0:07:16 - 0:07:16).
[02/03 14:08:13    436s] *** Finished refinePlace (0:07:16 mem=2913.5M) ***
[02/03 14:08:13    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.10
[02/03 14:08:13    436s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.001, MEM:2913.5M, EPOCH TIME: 1706987293.770332
[02/03 14:08:13    436s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2913.5M, EPOCH TIME: 1706987293.770378
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2913.5M, EPOCH TIME: 1706987293.770894
[02/03 14:08:13    436s]   ClockRefiner summary
[02/03 14:08:13    436s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 10).
[02/03 14:08:13    436s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2).
[02/03 14:08:13    436s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[02/03 14:08:13    436s]   Restoring pStatusCts on 2 clock instances.
[02/03 14:08:13    436s]   Revert refine place priority changes on 0 instances.
[02/03 14:08:13    436s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    436s]   CCOpt::Phase::eGRPC...
[02/03 14:08:13    436s]   eGR Post Conditioning loop iteration 0...
[02/03 14:08:13    436s]     Clock implementation routing...
[02/03 14:08:13    436s]       Leaving CCOpt scope - Routing Tools...
[02/03 14:08:13    436s] Net route status summary:
[02/03 14:08:13    436s]   Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    436s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    436s]       Routing using eGR only...
[02/03 14:08:13    436s]         Early Global Route - eGR only step...
[02/03 14:08:13    436s] (ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
[02/03 14:08:13    436s] (ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
[02/03 14:08:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/03 14:08:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:08:13    436s] (ccopt eGR): Start to route 3 all nets
[02/03 14:08:13    436s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2913.46 MB )
[02/03 14:08:13    436s] (I)      ============================ Layers =============================
[02/03 14:08:13    436s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    436s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:13    436s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    436s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    436s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:13    436s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:13    436s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:13    436s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:13    436s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:13    436s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:13    436s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:13    436s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:13    436s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:13    436s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:13    436s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:13    436s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:13    436s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:13    436s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:13    436s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:13    436s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:13    436s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:13    436s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:13    436s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:13    436s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:13    436s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:13    436s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:13    436s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:13    436s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:13    436s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:13    436s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:13    436s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:13    436s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:13    436s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:13    436s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:13    436s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:13    436s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:13    436s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:13    436s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:13    436s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:13    436s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:13    436s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:13    436s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:13    436s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:13    436s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:13    436s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:13    436s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:13    436s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:13    436s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:13    436s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:13    436s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:13    436s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:13    436s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:13    436s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    436s] (I)      Started Import and model ( Curr Mem: 2913.46 MB )
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] (I)      == Non-default Options ==
[02/03 14:08:13    436s] (I)      Clean congestion better                            : true
[02/03 14:08:13    436s] (I)      Estimate vias on DPT layer                         : true
[02/03 14:08:13    436s] (I)      Clean congestion layer assignment rounds           : 3
[02/03 14:08:13    436s] (I)      Layer constraints as soft constraints              : true
[02/03 14:08:13    436s] (I)      Soft top layer                                     : true
[02/03 14:08:13    436s] (I)      Skip prospective layer relax nets                  : true
[02/03 14:08:13    436s] (I)      Better NDR handling                                : true
[02/03 14:08:13    436s] (I)      Improved NDR modeling in LA                        : true
[02/03 14:08:13    436s] (I)      Routing cost fix for NDR handling                  : true
[02/03 14:08:13    436s] (I)      Block tracks for preroutes                         : true
[02/03 14:08:13    436s] (I)      Assign IRoute by net group key                     : true
[02/03 14:08:13    436s] (I)      Block unroutable channels                          : true
[02/03 14:08:13    436s] (I)      Block unroutable channels 3D                       : true
[02/03 14:08:13    436s] (I)      Bound layer relaxed segment wl                     : true
[02/03 14:08:13    436s] (I)      Blocked pin reach length threshold                 : 2
[02/03 14:08:13    436s] (I)      Check blockage within NDR space in TA              : true
[02/03 14:08:13    436s] (I)      Skip must join for term with via pillar            : true
[02/03 14:08:13    436s] (I)      Model find APA for IO pin                          : true
[02/03 14:08:13    436s] (I)      On pin location for off pin term                   : true
[02/03 14:08:13    436s] (I)      Handle EOL spacing                                 : true
[02/03 14:08:13    436s] (I)      Merge PG vias by gap                               : true
[02/03 14:08:13    436s] (I)      Maximum routing layer                              : 6
[02/03 14:08:13    436s] (I)      Route selected nets only                           : true
[02/03 14:08:13    436s] (I)      Refine MST                                         : true
[02/03 14:08:13    436s] (I)      Honor PRL                                          : true
[02/03 14:08:13    436s] (I)      Strong congestion aware                            : true
[02/03 14:08:13    436s] (I)      Improved initial location for IRoutes              : true
[02/03 14:08:13    436s] (I)      Multi panel TA                                     : true
[02/03 14:08:13    436s] (I)      Penalize wire overlap                              : true
[02/03 14:08:13    436s] (I)      Expand small instance blockage                     : true
[02/03 14:08:13    436s] (I)      Reduce via in TA                                   : true
[02/03 14:08:13    436s] (I)      SS-aware routing                                   : true
[02/03 14:08:13    436s] (I)      Improve tree edge sharing                          : true
[02/03 14:08:13    436s] (I)      Improve 2D via estimation                          : true
[02/03 14:08:13    436s] (I)      Refine Steiner tree                                : true
[02/03 14:08:13    436s] (I)      Build spine tree                                   : true
[02/03 14:08:13    436s] (I)      Model pass through capacity                        : true
[02/03 14:08:13    436s] (I)      Extend blockages by a half GCell                   : true
[02/03 14:08:13    436s] (I)      Consider pin shapes                                : true
[02/03 14:08:13    436s] (I)      Consider pin shapes for all nodes                  : true
[02/03 14:08:13    436s] (I)      Consider NR APA                                    : true
[02/03 14:08:13    436s] (I)      Consider IO pin shape                              : true
[02/03 14:08:13    436s] (I)      Fix pin connection bug                             : true
[02/03 14:08:13    436s] (I)      Consider layer RC for local wires                  : true
[02/03 14:08:13    436s] (I)      Route to clock mesh pin                            : true
[02/03 14:08:13    436s] (I)      LA-aware pin escape length                         : 2
[02/03 14:08:13    436s] (I)      Connect multiple ports                             : true
[02/03 14:08:13    436s] (I)      Split for must join                                : true
[02/03 14:08:13    436s] (I)      Number of threads                                  : 4
[02/03 14:08:13    436s] (I)      Routing effort level                               : 10000
[02/03 14:08:13    436s] (I)      Prefer layer length threshold                      : 8
[02/03 14:08:13    436s] (I)      Overflow penalty cost                              : 10
[02/03 14:08:13    436s] (I)      A-star cost                                        : 0.300000
[02/03 14:08:13    436s] (I)      Misalignment cost                                  : 10.000000
[02/03 14:08:13    436s] (I)      Threshold for short IRoute                         : 6
[02/03 14:08:13    436s] (I)      Via cost during post routing                       : 1.000000
[02/03 14:08:13    436s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/03 14:08:13    436s] (I)      Source-to-sink ratio                               : 0.300000
[02/03 14:08:13    436s] (I)      Scenic ratio bound                                 : 3.000000
[02/03 14:08:13    436s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/03 14:08:13    436s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/03 14:08:13    436s] (I)      PG-aware similar topology routing                  : true
[02/03 14:08:13    436s] (I)      Maze routing via cost fix                          : true
[02/03 14:08:13    436s] (I)      Apply PRL on PG terms                              : true
[02/03 14:08:13    436s] (I)      Apply PRL on obs objects                           : true
[02/03 14:08:13    436s] (I)      Handle range-type spacing rules                    : true
[02/03 14:08:13    436s] (I)      PG gap threshold multiplier                        : 10.000000
[02/03 14:08:13    436s] (I)      Parallel spacing query fix                         : true
[02/03 14:08:13    436s] (I)      Force source to root IR                            : true
[02/03 14:08:13    436s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/03 14:08:13    436s] (I)      Do not relax to DPT layer                          : true
[02/03 14:08:13    436s] (I)      No DPT in post routing                             : true
[02/03 14:08:13    436s] (I)      Modeling PG via merging fix                        : true
[02/03 14:08:13    436s] (I)      Shield aware TA                                    : true
[02/03 14:08:13    436s] (I)      Strong shield aware TA                             : true
[02/03 14:08:13    436s] (I)      Overflow calculation fix in LA                     : true
[02/03 14:08:13    436s] (I)      Post routing fix                                   : true
[02/03 14:08:13    436s] (I)      Strong post routing                                : true
[02/03 14:08:13    436s] (I)      NDR via pillar fix                                 : true
[02/03 14:08:13    436s] (I)      Violation on path threshold                        : 1
[02/03 14:08:13    436s] (I)      Pass through capacity modeling                     : true
[02/03 14:08:13    436s] (I)      Select the non-relaxed segments in post routing stage : true
[02/03 14:08:13    436s] (I)      Select term pin box for io pin                     : true
[02/03 14:08:13    436s] (I)      Penalize NDR sharing                               : true
[02/03 14:08:13    436s] (I)      Enable special modeling                            : false
[02/03 14:08:13    436s] (I)      Keep fixed segments                                : true
[02/03 14:08:13    436s] (I)      Reorder net groups by key                          : true
[02/03 14:08:13    436s] (I)      Increase net scenic ratio                          : true
[02/03 14:08:13    436s] (I)      Method to set GCell size                           : row
[02/03 14:08:13    436s] (I)      Connect multiple ports and must join fix           : true
[02/03 14:08:13    436s] (I)      Avoid high resistance layers                       : true
[02/03 14:08:13    436s] (I)      Model find APA for IO pin fix                      : true
[02/03 14:08:13    436s] (I)      Avoid connecting non-metal layers                  : true
[02/03 14:08:13    436s] (I)      Use track pitch for NDR                            : true
[02/03 14:08:13    436s] (I)      Enable layer relax to lower layer                  : true
[02/03 14:08:13    436s] (I)      Enable layer relax to upper layer                  : true
[02/03 14:08:13    436s] (I)      Top layer relaxation fix                           : true
[02/03 14:08:13    436s] (I)      Handle non-default track width                     : false
[02/03 14:08:13    436s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:08:13    436s] (I)      Use row-based GCell size
[02/03 14:08:13    436s] (I)      Use row-based GCell align
[02/03 14:08:13    436s] (I)      layer 0 area = 202000
[02/03 14:08:13    436s] (I)      layer 1 area = 202000
[02/03 14:08:13    436s] (I)      layer 2 area = 202000
[02/03 14:08:13    436s] (I)      layer 3 area = 202000
[02/03 14:08:13    436s] (I)      layer 4 area = 562000
[02/03 14:08:13    436s] (I)      layer 5 area = 10000000
[02/03 14:08:13    436s] (I)      GCell unit size   : 4480
[02/03 14:08:13    436s] (I)      GCell multiplier  : 1
[02/03 14:08:13    436s] (I)      GCell row height  : 4480
[02/03 14:08:13    436s] (I)      Actual row height : 4480
[02/03 14:08:13    436s] (I)      GCell align ref   : 10080 10080
[02/03 14:08:13    436s] [NR-eGR] Track table information for default rule: 
[02/03 14:08:13    436s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] METTP has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:08:13    436s] (I)      ================= Default via ==================
[02/03 14:08:13    436s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    436s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:08:13    436s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    436s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:08:13    436s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:08:13    436s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:08:13    436s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:08:13    436s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:08:13    436s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    436s] [NR-eGR] Read 6 PG shapes
[02/03 14:08:13    436s] [NR-eGR] Read 0 clock shapes
[02/03 14:08:13    436s] [NR-eGR] Read 0 other shapes
[02/03 14:08:13    436s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:08:13    436s] [NR-eGR] #Instance Blockages : 0
[02/03 14:08:13    436s] [NR-eGR] #PG Blockages       : 6
[02/03 14:08:13    436s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:08:13    436s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:08:13    436s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:08:13    436s] [NR-eGR] #Other Blockages    : 0
[02/03 14:08:13    436s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:08:13    436s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 14:08:13    436s] [NR-eGR] Read 49 nets ( ignored 46 )
[02/03 14:08:13    436s] [NR-eGR] Connected 0 must-join pins/ports
[02/03 14:08:13    436s] (I)      early_global_route_priority property id does not exist.
[02/03 14:08:13    436s] (I)      Read Num Blocks=39  Num Prerouted Wires=0  Num CS=0
[02/03 14:08:13    436s] (I)      Layer 1 (V) : #blockages 39 : #preroutes 0
[02/03 14:08:13    436s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 14:08:13    436s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 14:08:13    436s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/03 14:08:13    436s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/03 14:08:13    436s] (I)      Moved 1 terms for better access 
[02/03 14:08:13    436s] (I)      Number of ignored nets                =      0
[02/03 14:08:13    436s] (I)      Number of connected nets              =      0
[02/03 14:08:13    436s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of clock nets                  =      3.  Ignored: No
[02/03 14:08:13    436s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:08:13    436s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:08:13    436s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[02/03 14:08:13    436s] (I)      Ndr track 0 does not exist
[02/03 14:08:13    436s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:08:13    436s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:08:13    436s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:08:13    436s] (I)      Site width          :   560  (dbu)
[02/03 14:08:13    436s] (I)      Row height          :  4480  (dbu)
[02/03 14:08:13    436s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:08:13    436s] (I)      GCell width         :  4480  (dbu)
[02/03 14:08:13    436s] (I)      GCell height        :  4480  (dbu)
[02/03 14:08:13    436s] (I)      Grid                :    17    15     6
[02/03 14:08:13    436s] (I)      Layer numbers       :     1     2     3     4     5     6
[02/03 14:08:13    436s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[02/03 14:08:13    436s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[02/03 14:08:13    436s] (I)      Default wire width  :   230   280   280   280   440  3000
[02/03 14:08:13    436s] (I)      Default wire space  :   230   280   280   280   460  2500
[02/03 14:08:13    436s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[02/03 14:08:13    436s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[02/03 14:08:13    436s] (I)      First track coord   :   280   280   280   280  1400  7280
[02/03 14:08:13    436s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[02/03 14:08:13    436s] (I)      Total num of tracks :   116   131   116   131    57    12
[02/03 14:08:13    436s] (I)      Num of masks        :     1     1     1     1     1     1
[02/03 14:08:13    436s] (I)      Num of trim masks   :     0     0     0     0     0     0
[02/03 14:08:13    436s] (I)      --------------------------------------------------------
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] [NR-eGR] ============ Routing rule table ============
[02/03 14:08:13    436s] [NR-eGR] Rule id: 0  Nets: 3
[02/03 14:08:13    436s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:08:13    436s] (I)                    Layer    2    3    4     5     6 
[02/03 14:08:13    436s] (I)                    Pitch  560  560  560  1120  5600 
[02/03 14:08:13    436s] (I)             #Used tracks    1    1    1     1     1 
[02/03 14:08:13    436s] (I)       #Fully used tracks    1    1    1     1     1 
[02/03 14:08:13    436s] [NR-eGR] ========================================
[02/03 14:08:13    436s] [NR-eGR] 
[02/03 14:08:13    436s] (I)      =============== Blocked Tracks ===============
[02/03 14:08:13    436s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    436s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:08:13    436s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    436s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:08:13    436s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      |     5 |     969 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      |     6 |     180 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    436s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2905.46 MB )
[02/03 14:08:13    436s] (I)      Reset routing kernel
[02/03 14:08:13    436s] (I)      Started Global Routing ( Curr Mem: 2905.46 MB )
[02/03 14:08:13    436s] (I)      totalPins=13  totalGlobalPin=13 (100.00%)
[02/03 14:08:13    436s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:08:13    436s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [2, 4]
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1a Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1b Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.747200e+02um
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1c Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1d Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1e Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.747200e+02um
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1f Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1g Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      #Nets         : 3
[02/03 14:08:13    436s] (I)      #Relaxed nets : 0
[02/03 14:08:13    436s] (I)      Wire length   : 39
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1h Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:08:13    436s] [NR-eGR]                        OverCon            
[02/03 14:08:13    436s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:08:13    436s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------------------
[02/03 14:08:13    436s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------------------
[02/03 14:08:13    436s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR] 
[02/03 14:08:13    436s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2913.47 MB )
[02/03 14:08:13    436s] (I)      total 2D Cap : 6531 = (2941 H, 3590 V)
[02/03 14:08:13    436s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:08:13    436s] (I)      ============= Track Assignment ============
[02/03 14:08:13    436s] (I)      Started Track Assignment (4T) ( Curr Mem: 2913.47 MB )
[02/03 14:08:13    436s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:08:13    436s] (I)      Run Multi-thread track assignment
[02/03 14:08:13    436s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2913.47 MB )
[02/03 14:08:13    436s] (I)      Started Export ( Curr Mem: 2913.47 MB )
[02/03 14:08:13    436s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]  MET1    (1H)             0   149 
[02/03 14:08:13    436s] [NR-eGR]  MET2    (2V)           539   208 
[02/03 14:08:13    436s] [NR-eGR]  MET3    (3H)           449    19 
[02/03 14:08:13    436s] [NR-eGR]  MET4    (4V)           181     0 
[02/03 14:08:13    436s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:13    436s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]          Total         1169   376 
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total half perimeter of net bounding box: 954um
[02/03 14:08:13    436s] [NR-eGR] Total length: 1169um, number of vias: 376
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total eGR-routed clock nets wire length: 173um, number of vias: 29
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Report for selected net(s) only.
[02/03 14:08:13    436s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]  MET1    (1H)             0    12 
[02/03 14:08:13    436s] [NR-eGR]  MET2    (2V)            50    15 
[02/03 14:08:13    436s] [NR-eGR]  MET3    (3H)           111     2 
[02/03 14:08:13    436s] [NR-eGR]  MET4    (4V)            12     0 
[02/03 14:08:13    436s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:13    436s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]          Total          173    29 
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total half perimeter of net bounding box: 137um
[02/03 14:08:13    436s] [NR-eGR] Total length: 173um, number of vias: 29
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total routed clock nets wire length: 173um, number of vias: 29
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2913.47 MB )
[02/03 14:08:13    436s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2913.47 MB )
[02/03 14:08:13    436s] (I)      ====================================== Runtime Summary ======================================
[02/03 14:08:13    436s] (I)       Step                                        %        Start       Finish      Real       CPU 
[02/03 14:08:13    436s] (I)      ---------------------------------------------------------------------------------------------
[02/03 14:08:13    436s] (I)       Early Global Route kernel             100.00%  1373.18 sec  1373.21 sec  0.03 sec  0.03 sec 
[02/03 14:08:13    436s] (I)       +-Import and model                     20.59%  1373.19 sec  1373.20 sec  0.01 sec  0.01 sec 
[02/03 14:08:13    436s] (I)       | +-Create place DB                     1.23%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Import place data                 0.92%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read instances and placement    0.16%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read nets                       0.15%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Create route DB                    13.57%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Import route data (4T)           10.67%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.61%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read routing blockages        0.01%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read instance blockages       0.06%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read PG blockages             0.11%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read clock blockages          0.05%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read other blockages          0.05%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read halo blockages           0.01%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read boundary cut boxes       0.01%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read blackboxes                 0.05%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read prerouted                  0.11%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read unlegalized nets           0.02%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read nets                       0.08%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Set up via pillars              0.01%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Initialize 3D grid graph        0.04%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Model blockage capacity         0.67%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Initialize 3D capacity        0.31%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Move terms for access (4T)      1.89%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Read aux data                       0.01%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Others data preparation             0.08%  1373.19 sec  1373.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Create route kernel                 4.04%  1373.19 sec  1373.20 sec  0.00 sec  0.01 sec 
[02/03 14:08:13    436s] (I)       +-Global Routing                       14.96%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Initialization                      0.07%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Net group 1                        13.39%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Generate topology (4T)            1.37%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1a                          3.10%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Pattern routing (4T)            2.68%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1b                          0.10%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1c                          0.05%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1d                          0.05%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1e                          0.42%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Route legalization              0.01%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1f                          0.05%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1g                          0.60%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Post Routing                    0.17%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1h                          0.46%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Post Routing                    0.05%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Layer assignment (4T)             2.96%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Export 3D cong map                    0.53%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Export 2D cong map                  0.11%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Extract Global 3D Wires               0.01%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Track Assignment (4T)                 3.61%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Initialization                      0.05%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Track Assignment Kernel             2.56%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Free Memory                         0.01%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Export                                9.62%  1373.20 sec  1373.21 sec  0.00 sec  0.01 sec 
[02/03 14:08:13    436s] (I)       | +-Export DB wires                     2.95%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Export all nets (4T)              1.12%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Set wire vias (4T)                1.12%  1373.20 sec  1373.20 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Report wirelength                   4.78%  1373.20 sec  1373.20 sec  0.00 sec  0.01 sec 
[02/03 14:08:13    436s] (I)       | +-Update net boxes                    0.51%  1373.20 sec  1373.21 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Update timing                       0.01%  1373.21 sec  1373.21 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Postprocess design                    1.40%  1373.21 sec  1373.21 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)      ==================== Summary by functions =====================
[02/03 14:08:13    436s] (I)       Lv  Step                                %      Real       CPU 
[02/03 14:08:13    436s] (I)      ---------------------------------------------------------------
[02/03 14:08:13    436s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[02/03 14:08:13    436s] (I)        1  Import and model               20.59%  0.01 sec  0.01 sec 
[02/03 14:08:13    436s] (I)        1  Global Routing                 14.96%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Export                          9.62%  0.00 sec  0.01 sec 
[02/03 14:08:13    436s] (I)        1  Track Assignment (4T)           3.61%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Postprocess design              1.40%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Export 3D cong map              0.53%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Create route DB                13.57%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Net group 1                    13.39%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Report wirelength               4.78%  0.00 sec  0.01 sec 
[02/03 14:08:13    436s] (I)        2  Create route kernel             4.04%  0.00 sec  0.01 sec 
[02/03 14:08:13    436s] (I)        2  Export DB wires                 2.95%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Track Assignment Kernel         2.56%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Create place DB                 1.23%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Update net boxes                0.51%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Initialization                  0.13%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Export 2D cong map              0.11%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Import route data (4T)         10.67%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1a                        3.10%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Layer assignment (4T)           2.96%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Generate topology (4T)          1.37%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Set wire vias (4T)              1.12%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Export all nets (4T)            1.12%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Import place data               0.92%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1g                        0.60%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1h                        0.46%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1e                        0.42%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1b                        0.10%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1c                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1f                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Pattern routing (4T)            2.68%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read blockages ( Layer 2-6 )    2.61%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Move terms for access (4T)      1.89%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Model blockage capacity         0.67%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read nets                       0.23%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Post Routing                    0.22%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read instances and placement    0.16%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read prerouted                  0.11%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read blackboxes                 0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Initialize 3D capacity          0.31%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read PG blockages               0.11%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read instance blockages         0.06%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/03 14:08:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:08:13    436s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    436s]       Routing using eGR only done.
[02/03 14:08:13    436s] Net route status summary:
[02/03 14:08:13    436s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    436s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] CCOPT: Done with clock implementation routing.
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    436s]     Clock implementation routing done.
[02/03 14:08:13    436s]     Leaving CCOpt scope - extractRC...
[02/03 14:08:13    436s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/03 14:08:13    436s] Extraction called for design 'counter' of instances=46 and nets=51 using extraction engine 'preRoute' .
[02/03 14:08:13    436s] PreRoute RC Extraction called for design counter.
[02/03 14:08:13    436s] RC Extraction called in multi-corner(2) mode.
[02/03 14:08:13    436s] RCMode: PreRoute
[02/03 14:08:13    436s]       RC Corner Indexes            0       1   
[02/03 14:08:13    436s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:08:13    436s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:13    436s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:13    436s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:13    436s] Shrink Factor                : 1.00000
[02/03 14:08:13    436s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 14:08:13    436s] Using capacitance table file ...
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] Trim Metal Layers:
[02/03 14:08:13    436s] LayerId::1 widthSet size::4
[02/03 14:08:13    436s] LayerId::2 widthSet size::4
[02/03 14:08:13    436s] LayerId::3 widthSet size::4
[02/03 14:08:13    436s] LayerId::4 widthSet size::4
[02/03 14:08:13    436s] LayerId::5 widthSet size::4
[02/03 14:08:13    436s] LayerId::6 widthSet size::2
[02/03 14:08:13    436s] Updating RC grid for preRoute extraction ...
[02/03 14:08:13    436s] eee: pegSigSF::1.070000
[02/03 14:08:13    436s] Initializing multi-corner capacitance tables ... 
[02/03 14:08:13    436s] Initializing multi-corner resistance tables ...
[02/03 14:08:13    436s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 14:08:13    436s] eee: l::2 avDens::0.062337 usedTrk::19.947991 availTrk::320.000000 sigTrk::19.947991
[02/03 14:08:13    436s] eee: l::3 avDens::0.031328 usedTrk::10.025000 availTrk::320.000000 sigTrk::10.025000
[02/03 14:08:13    436s] eee: l::4 avDens::0.025211 usedTrk::4.033705 availTrk::160.000000 sigTrk::4.033705
[02/03 14:08:13    436s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:13    436s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:13    436s] {RT max_rc 0 4 4 0}
[02/03 14:08:13    436s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.169112 aWlH=0.000000 lMod=0 pMax=0.847800 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:08:13    436s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2913.469M)
[02/03 14:08:13    436s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/03 14:08:13    436s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Leaving CCOpt scope - Initializing placement interface...
[02/03 14:08:13    436s] OPERPROF: Starting DPlace-Init at level 1, MEM:2913.5M, EPOCH TIME: 1706987293.846120
[02/03 14:08:13    436s] Processing tracks to init pin-track alignment.
[02/03 14:08:13    436s] z: 2, totalTracks: 1
[02/03 14:08:13    436s] z: 4, totalTracks: 1
[02/03 14:08:13    436s] z: 6, totalTracks: 1
[02/03 14:08:13    436s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:13    436s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2913.5M, EPOCH TIME: 1706987293.846987
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    436s] OPERPROF:     Starting CMU at level 3, MEM:2913.5M, EPOCH TIME: 1706987293.854542
[02/03 14:08:13    436s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2913.5M, EPOCH TIME: 1706987293.856046
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:13    436s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2913.5M, EPOCH TIME: 1706987293.856128
[02/03 14:08:13    436s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2913.5M, EPOCH TIME: 1706987293.856171
[02/03 14:08:13    436s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2913.5M, EPOCH TIME: 1706987293.856964
[02/03 14:08:13    436s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2913.5MB).
[02/03 14:08:13    436s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.011, MEM:2913.5M, EPOCH TIME: 1706987293.857073
[02/03 14:08:13    436s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]     Legalizer reserving space for clock trees
[02/03 14:08:13    436s]     Calling post conditioning for eGRPC...
[02/03 14:08:13    436s]       eGRPC...
[02/03 14:08:13    436s]         eGRPC active optimizations:
[02/03 14:08:13    436s]          - Move Down
[02/03 14:08:13    436s]          - Downsizing before DRV sizing
[02/03 14:08:13    436s]          - DRV fixing with sizing
[02/03 14:08:13    436s]          - Move to fanout
[02/03 14:08:13    436s]          - Cloning
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         Currently running CTS, using active skew data
[02/03 14:08:13    436s]         Reset bufferability constraints...
[02/03 14:08:13    436s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/03 14:08:13    436s]         Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:08:13    436s] End AAE Lib Interpolated Model. (MEM=2913.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:13    436s]         Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         Clock DAG stats eGRPC initial state:
[02/03 14:08:13    436s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]           sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]           misc counts      : r=1, pp=0
[02/03 14:08:13    436s]           cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]           cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]           sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]           wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]           wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
[02/03 14:08:13    436s]           hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:13    436s]         Clock DAG net violations eGRPC initial state: none
[02/03 14:08:13    436s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/03 14:08:13    436s]           Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]           Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]         Clock DAG library cell distribution eGRPC initial state {count}:
[02/03 14:08:13    436s]            Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]         Clock DAG hash eGRPC initial state: 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]         CTS services accumulated run-time stats eGRPC initial state:
[02/03 14:08:13    436s]           delay calculator: calls=6507, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=132, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]           steiner router: calls=6497, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]         Primary reporting skew groups eGRPC initial state:
[02/03 14:08:13    436s]           skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666, avg=0.666, sd=0.000], skew [0.001 vs 0.286], 100% {0.666, 0.666} (wid=0.002 ws=0.001) (gid=0.664 gs=0.000)
[02/03 14:08:13    436s]               min path sink: out_reg[6]/C
[02/03 14:08:13    436s]               max path sink: out_reg[0]/C
[02/03 14:08:13    436s]         Skew group summary eGRPC initial state:
[02/03 14:08:13    436s]           skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666, avg=0.666, sd=0.000], skew [0.001 vs 0.286], 100% {0.666, 0.666} (wid=0.002 ws=0.001) (gid=0.664 gs=0.000)
[02/03 14:08:13    436s]         eGRPC Moving buffers...
[02/03 14:08:13    436s]           Clock DAG hash before 'eGRPC Moving buffers': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/03 14:08:13    436s]             delay calculator: calls=6507, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]             legalizer: calls=132, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]             steiner router: calls=6497, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]           Violation analysis...
[02/03 14:08:13    436s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/03 14:08:13    436s]             cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]             sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]             misc counts      : r=1, pp=0
[02/03 14:08:13    436s]             cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]             cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]             sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]             wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]             wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
[02/03 14:08:13    436s]             hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:13    436s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/03 14:08:13    436s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/03 14:08:13    436s]             Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]             Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[02/03 14:08:13    436s]              Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]           Clock DAG hash after 'eGRPC Moving buffers': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/03 14:08:13    436s]             delay calculator: calls=6507, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]             legalizer: calls=132, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]             steiner router: calls=6497, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/03 14:08:13    436s]             skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]                 min path sink: out_reg[6]/C
[02/03 14:08:13    436s]                 max path sink: out_reg[0]/C
[02/03 14:08:13    436s]           Skew group summary after 'eGRPC Moving buffers':
[02/03 14:08:13    436s]             skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/03 14:08:13    436s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/03 14:08:13    436s]             delay calculator: calls=6507, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]             legalizer: calls=132, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]             steiner router: calls=6497, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]           Artificially removing long paths...
[02/03 14:08:13    436s]             Clock DAG hash before 'Artificially removing long paths': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[02/03 14:08:13    436s]               delay calculator: calls=6507, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]               legalizer: calls=132, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]               steiner router: calls=6497, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]           Modifying slew-target multiplier from 1 to 0.9
[02/03 14:08:13    436s]           Downsizing prefiltering...
[02/03 14:08:13    436s]           Downsizing prefiltering done.
[02/03 14:08:13    436s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]           DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[02/03 14:08:13    436s]           CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 0
[02/03 14:08:13    436s]           Reverting slew-target multiplier from 0.9 to 1
[02/03 14:08:13    436s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/03 14:08:13    436s]             cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]             sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]             misc counts      : r=1, pp=0
[02/03 14:08:13    436s]             cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]             cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]             sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]             wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]             wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
[02/03 14:08:13    436s]             hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:13    436s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/03 14:08:13    436s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/03 14:08:13    436s]             Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]             Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[02/03 14:08:13    436s]              Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/03 14:08:13    436s]             delay calculator: calls=6541, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]             legalizer: calls=134, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]             steiner router: calls=6529, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/03 14:08:13    436s]             skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]                 min path sink: out_reg[6]/C
[02/03 14:08:13    436s]                 max path sink: out_reg[0]/C
[02/03 14:08:13    436s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/03 14:08:13    436s]             skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         eGRPC Fixing DRVs...
[02/03 14:08:13    436s]           Clock DAG hash before 'eGRPC Fixing DRVs': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/03 14:08:13    436s]             delay calculator: calls=6541, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]             legalizer: calls=134, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]             steiner router: calls=6529, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:13    436s]           CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/03 14:08:13    436s]           
[02/03 14:08:13    436s]           Statistics: Fix DRVs (cell sizing):
[02/03 14:08:13    436s]           ===================================
[02/03 14:08:13    436s]           
[02/03 14:08:13    436s]           Cell changes by Net Type:
[02/03 14:08:13    436s]           
[02/03 14:08:13    436s]           -------------------------------------------------------------------------------------------------
[02/03 14:08:13    436s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/03 14:08:13    436s]           -------------------------------------------------------------------------------------------------
[02/03 14:08:13    436s]           top                0            0           0            0                    0                0
[02/03 14:08:13    436s]           trunk              0            0           0            0                    0                0
[02/03 14:08:13    436s]           leaf               0            0           0            0                    0                0
[02/03 14:08:13    436s]           -------------------------------------------------------------------------------------------------
[02/03 14:08:13    436s]           Total              0            0           0            0                    0                0
[02/03 14:08:13    436s]           -------------------------------------------------------------------------------------------------
[02/03 14:08:13    436s]           
[02/03 14:08:13    436s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/03 14:08:13    436s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/03 14:08:13    436s]           
[02/03 14:08:13    436s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/03 14:08:13    436s]             cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]             sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]             misc counts      : r=1, pp=0
[02/03 14:08:13    436s]             cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]             cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]             sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]             wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]             wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
[02/03 14:08:13    436s]             hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:13    436s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/03 14:08:13    436s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/03 14:08:13    436s]             Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]             Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[02/03 14:08:13    436s]              Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]           Clock DAG hash after 'eGRPC Fixing DRVs': 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/03 14:08:13    436s]             delay calculator: calls=6541, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]             legalizer: calls=134, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]             steiner router: calls=6529, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/03 14:08:13    436s]             skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]                 min path sink: out_reg[6]/C
[02/03 14:08:13    436s]                 max path sink: out_reg[0]/C
[02/03 14:08:13    436s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/03 14:08:13    436s]             skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
[02/03 14:08:13    436s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:13    436s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         Slew Diagnostics: After DRV fixing
[02/03 14:08:13    436s]         ==================================
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         Global Causes:
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         -------------------------------------
[02/03 14:08:13    436s]         Cause
[02/03 14:08:13    436s]         -------------------------------------
[02/03 14:08:13    436s]         DRV fixing with buffering is disabled
[02/03 14:08:13    436s]         -------------------------------------
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         Top 5 overslews:
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         ---------------------------------
[02/03 14:08:13    436s]         Overslew    Causes    Driving Pin
[02/03 14:08:13    436s]         ---------------------------------
[02/03 14:08:13    436s]           (empty table)
[02/03 14:08:13    436s]         ---------------------------------
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         -------------------
[02/03 14:08:13    436s]         Cause    Occurences
[02/03 14:08:13    436s]         -------------------
[02/03 14:08:13    436s]           (empty table)
[02/03 14:08:13    436s]         -------------------
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         -------------------
[02/03 14:08:13    436s]         Cause    Occurences
[02/03 14:08:13    436s]         -------------------
[02/03 14:08:13    436s]           (empty table)
[02/03 14:08:13    436s]         -------------------
[02/03 14:08:13    436s]         
[02/03 14:08:13    436s]         Reconnecting optimized routes...
[02/03 14:08:13    436s]         Reset timing graph...
[02/03 14:08:13    436s] Ignoring AAE DB Resetting ...
[02/03 14:08:13    436s]         Reset timing graph done.
[02/03 14:08:13    436s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         Violation analysis...
[02/03 14:08:13    436s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]         Clock instances to consider for cloning: 0
[02/03 14:08:13    436s]         Reset timing graph...
[02/03 14:08:13    436s] Ignoring AAE DB Resetting ...
[02/03 14:08:13    436s]         Reset timing graph done.
[02/03 14:08:13    436s]         Set dirty flag on 0 instances, 0 nets
[02/03 14:08:13    436s]         Clock DAG stats before routing clock trees:
[02/03 14:08:13    436s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:13    436s]           sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:13    436s]           misc counts      : r=1, pp=0
[02/03 14:08:13    436s]           cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:13    436s]           cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:13    436s]           sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:13    436s]           wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
[02/03 14:08:13    436s]           wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
[02/03 14:08:13    436s]           hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:13    436s]         Clock DAG net violations before routing clock trees: none
[02/03 14:08:13    436s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/03 14:08:13    436s]           Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]           Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:13    436s]         Clock DAG library cell distribution before routing clock trees {count}:
[02/03 14:08:13    436s]            Bufs: BUJI3VX1: 2 
[02/03 14:08:13    436s]         Clock DAG hash before routing clock trees: 17963193130827520050 3688365056429664094
[02/03 14:08:13    436s]         CTS services accumulated run-time stats before routing clock trees:
[02/03 14:08:13    436s]           delay calculator: calls=6541, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:13    436s]           legalizer: calls=134, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:13    436s]           steiner router: calls=6529, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:13    436s]         Primary reporting skew groups before routing clock trees:
[02/03 14:08:13    436s]           skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666, avg=0.666, sd=0.000], skew [0.001 vs 0.286], 100% {0.666, 0.666} (wid=0.002 ws=0.001) (gid=0.664 gs=0.000)
[02/03 14:08:13    436s]               min path sink: out_reg[6]/C
[02/03 14:08:13    436s]               max path sink: out_reg[0]/C
[02/03 14:08:13    436s]         Skew group summary before routing clock trees:
[02/03 14:08:13    436s]           skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666, avg=0.666, sd=0.000], skew [0.001 vs 0.286], 100% {0.666, 0.666} (wid=0.002 ws=0.001) (gid=0.664 gs=0.000)
[02/03 14:08:13    436s]       eGRPC done.
[02/03 14:08:13    436s]     Calling post conditioning for eGRPC done.
[02/03 14:08:13    436s]   eGR Post Conditioning loop iteration 0 done.
[02/03 14:08:13    436s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/03 14:08:13    436s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/03 14:08:13    436s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2857.6M, EPOCH TIME: 1706987293.874036
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2816.6M, EPOCH TIME: 1706987293.874951
[02/03 14:08:13    436s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   Leaving CCOpt scope - ClockRefiner...
[02/03 14:08:13    436s]   Assigned high priority to 0 instances.
[02/03 14:08:13    436s]   Soft fixed 2 clock instances.
[02/03 14:08:13    436s]   Performing Single Pass Refine Place.
[02/03 14:08:13    436s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/03 14:08:13    436s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2816.6M, EPOCH TIME: 1706987293.876146
[02/03 14:08:13    436s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2816.6M, EPOCH TIME: 1706987293.876249
[02/03 14:08:13    436s] Processing tracks to init pin-track alignment.
[02/03 14:08:13    436s] z: 2, totalTracks: 1
[02/03 14:08:13    436s] z: 4, totalTracks: 1
[02/03 14:08:13    436s] z: 6, totalTracks: 1
[02/03 14:08:13    436s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:13    436s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2816.6M, EPOCH TIME: 1706987293.877110
[02/03 14:08:13    436s] Info: 2 insts are soft-fixed.
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    436s] OPERPROF:       Starting CMU at level 4, MEM:2816.6M, EPOCH TIME: 1706987293.885087
[02/03 14:08:13    436s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2817.6M, EPOCH TIME: 1706987293.886382
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:13    436s] Info: 2 insts are soft-fixed.
[02/03 14:08:13    436s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2817.6M, EPOCH TIME: 1706987293.886472
[02/03 14:08:13    436s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2817.6M, EPOCH TIME: 1706987293.886516
[02/03 14:08:13    436s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2817.6M, EPOCH TIME: 1706987293.887185
[02/03 14:08:13    436s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2817.6MB).
[02/03 14:08:13    436s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2817.6M, EPOCH TIME: 1706987293.887286
[02/03 14:08:13    436s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2817.6M, EPOCH TIME: 1706987293.887326
[02/03 14:08:13    436s] TDRefine: refinePlace mode is spiral
[02/03 14:08:13    436s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.11
[02/03 14:08:13    436s] OPERPROF: Starting RefinePlace at level 1, MEM:2817.6M, EPOCH TIME: 1706987293.887388
[02/03 14:08:13    436s] *** Starting refinePlace (0:07:16 mem=2817.6M) ***
[02/03 14:08:13    436s] Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:13    436s] Info: 2 insts are soft-fixed.
[02/03 14:08:13    436s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2817.6M, EPOCH TIME: 1706987293.888087
[02/03 14:08:13    436s] Starting refinePlace ...
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] One DDP V2 for no tweak run.
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2849.6M, EPOCH TIME: 1706987293.889090
[02/03 14:08:13    436s] DDP initSite1 nrRow 10 nrJob 10
[02/03 14:08:13    436s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2849.6M, EPOCH TIME: 1706987293.889153
[02/03 14:08:13    436s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2849.6M, EPOCH TIME: 1706987293.889220
[02/03 14:08:13    436s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2849.6M, EPOCH TIME: 1706987293.889293
[02/03 14:08:13    436s] DDP markSite nrRow 10 nrJob 10
[02/03 14:08:13    436s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2849.6M, EPOCH TIME: 1706987293.889379
[02/03 14:08:13    436s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2849.6M, EPOCH TIME: 1706987293.889474
[02/03 14:08:13    436s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2849.6M, EPOCH TIME: 1706987293.889562
[02/03 14:08:13    436s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2849.6M, EPOCH TIME: 1706987293.889602
[02/03 14:08:13    436s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2849.6M, EPOCH TIME: 1706987293.889681
[02/03 14:08:13    436s] ** Cut row section cpu time 0:00:00.0.
[02/03 14:08:13    436s]  ** Cut row section real time 0:00:00.0.
[02/03 14:08:13    436s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2849.6M, EPOCH TIME: 1706987293.889744
[02/03 14:08:13    436s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:13    436s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:13    436s]   Spread Effort: high, standalone mode, useDDP on.
[02/03 14:08:13    436s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2785.6MB) @(0:07:16 - 0:07:16).
[02/03 14:08:13    436s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] wireLenOptFixPriorityInst 8 inst fixed
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 14:08:13    436s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:13    436s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:13    436s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 14:08:13    436s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:13    436s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:13    436s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2785.6MB) @(0:07:16 - 0:07:16).
[02/03 14:08:13    436s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:13    436s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2785.6MB
[02/03 14:08:13    436s] Statistics of distance of Instance movement in refine placement:
[02/03 14:08:13    436s]   maximum (X+Y) =         0.00 um
[02/03 14:08:13    436s]   mean    (X+Y) =         0.00 um
[02/03 14:08:13    436s] Summary Report:
[02/03 14:08:13    436s] Instances move: 0 (out of 46 movable)
[02/03 14:08:13    436s] Instances flipped: 0
[02/03 14:08:13    436s] Mean displacement: 0.00 um
[02/03 14:08:13    436s] Max displacement: 0.00 um 
[02/03 14:08:13    436s] Total instances moved : 0
[02/03 14:08:13    436s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:2785.6M, EPOCH TIME: 1706987293.897913
[02/03 14:08:13    436s] Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
[02/03 14:08:13    436s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2785.6MB
[02/03 14:08:13    436s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2785.6MB) @(0:07:16 - 0:07:16).
[02/03 14:08:13    436s] *** Finished refinePlace (0:07:16 mem=2785.6M) ***
[02/03 14:08:13    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.11
[02/03 14:08:13    436s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.011, MEM:2785.6M, EPOCH TIME: 1706987293.898148
[02/03 14:08:13    436s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2785.6M, EPOCH TIME: 1706987293.898195
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:13    436s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2785.6M, EPOCH TIME: 1706987293.898771
[02/03 14:08:13    436s]   ClockRefiner summary
[02/03 14:08:13    436s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 10).
[02/03 14:08:13    436s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2).
[02/03 14:08:13    436s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[02/03 14:08:13    436s]   Restoring pStatusCts on 2 clock instances.
[02/03 14:08:13    436s]   Revert refine place priority changes on 0 instances.
[02/03 14:08:13    436s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:13    436s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/03 14:08:13    436s]   CCOpt::Phase::Routing...
[02/03 14:08:13    436s]   Clock implementation routing...
[02/03 14:08:13    436s]     Leaving CCOpt scope - Routing Tools...
[02/03 14:08:13    436s] Net route status summary:
[02/03 14:08:13    436s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    436s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:13    436s]     Routing using eGR in eGR->NR Step...
[02/03 14:08:13    436s]       Early Global Route - eGR->Nr High Frequency step...
[02/03 14:08:13    436s] (ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
[02/03 14:08:13    436s] (ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
[02/03 14:08:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/03 14:08:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:08:13    436s] (ccopt eGR): Start to route 3 all nets
[02/03 14:08:13    436s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2785.60 MB )
[02/03 14:08:13    436s] (I)      ============================ Layers =============================
[02/03 14:08:13    436s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    436s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:13    436s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    436s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:13    436s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:13    436s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    436s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:13    436s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:13    436s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:13    436s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:13    436s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:13    436s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:13    436s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:13    436s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:13    436s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:13    436s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:13    436s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:13    436s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:13    436s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:13    436s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:13    436s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:13    436s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:13    436s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:13    436s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:13    436s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:13    436s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:13    436s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:13    436s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:13    436s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:13    436s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:13    436s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:13    436s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:13    436s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:13    436s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:13    436s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:13    436s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:13    436s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:13    436s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:13    436s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:13    436s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:13    436s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:13    436s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:13    436s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:13    436s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:13    436s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:13    436s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:13    436s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:13    436s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:13    436s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:13    436s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:13    436s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:13    436s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:13    436s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:13    436s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:13    436s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:13    436s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:13    436s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:13    436s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:13    436s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:13    436s] (I)      Started Import and model ( Curr Mem: 2785.60 MB )
[02/03 14:08:13    436s] (I)      Default pattern map key = counter_default.
[02/03 14:08:13    436s] (I)      == Non-default Options ==
[02/03 14:08:13    436s] (I)      Clean congestion better                            : true
[02/03 14:08:13    436s] (I)      Estimate vias on DPT layer                         : true
[02/03 14:08:13    436s] (I)      Clean congestion layer assignment rounds           : 3
[02/03 14:08:13    436s] (I)      Layer constraints as soft constraints              : true
[02/03 14:08:13    436s] (I)      Soft top layer                                     : true
[02/03 14:08:13    436s] (I)      Skip prospective layer relax nets                  : true
[02/03 14:08:13    436s] (I)      Better NDR handling                                : true
[02/03 14:08:13    436s] (I)      Improved NDR modeling in LA                        : true
[02/03 14:08:13    436s] (I)      Routing cost fix for NDR handling                  : true
[02/03 14:08:13    436s] (I)      Block tracks for preroutes                         : true
[02/03 14:08:13    436s] (I)      Assign IRoute by net group key                     : true
[02/03 14:08:13    436s] (I)      Block unroutable channels                          : true
[02/03 14:08:13    436s] (I)      Block unroutable channels 3D                       : true
[02/03 14:08:13    436s] (I)      Bound layer relaxed segment wl                     : true
[02/03 14:08:13    436s] (I)      Blocked pin reach length threshold                 : 2
[02/03 14:08:13    436s] (I)      Check blockage within NDR space in TA              : true
[02/03 14:08:13    436s] (I)      Skip must join for term with via pillar            : true
[02/03 14:08:13    436s] (I)      Model find APA for IO pin                          : true
[02/03 14:08:13    436s] (I)      On pin location for off pin term                   : true
[02/03 14:08:13    436s] (I)      Handle EOL spacing                                 : true
[02/03 14:08:13    436s] (I)      Merge PG vias by gap                               : true
[02/03 14:08:13    436s] (I)      Maximum routing layer                              : 6
[02/03 14:08:13    436s] (I)      Route selected nets only                           : true
[02/03 14:08:13    436s] (I)      Refine MST                                         : true
[02/03 14:08:13    436s] (I)      Honor PRL                                          : true
[02/03 14:08:13    436s] (I)      Strong congestion aware                            : true
[02/03 14:08:13    436s] (I)      Improved initial location for IRoutes              : true
[02/03 14:08:13    436s] (I)      Multi panel TA                                     : true
[02/03 14:08:13    436s] (I)      Penalize wire overlap                              : true
[02/03 14:08:13    436s] (I)      Expand small instance blockage                     : true
[02/03 14:08:13    436s] (I)      Reduce via in TA                                   : true
[02/03 14:08:13    436s] (I)      SS-aware routing                                   : true
[02/03 14:08:13    436s] (I)      Improve tree edge sharing                          : true
[02/03 14:08:13    436s] (I)      Improve 2D via estimation                          : true
[02/03 14:08:13    436s] (I)      Refine Steiner tree                                : true
[02/03 14:08:13    436s] (I)      Build spine tree                                   : true
[02/03 14:08:13    436s] (I)      Model pass through capacity                        : true
[02/03 14:08:13    436s] (I)      Extend blockages by a half GCell                   : true
[02/03 14:08:13    436s] (I)      Consider pin shapes                                : true
[02/03 14:08:13    436s] (I)      Consider pin shapes for all nodes                  : true
[02/03 14:08:13    436s] (I)      Consider NR APA                                    : true
[02/03 14:08:13    436s] (I)      Consider IO pin shape                              : true
[02/03 14:08:13    436s] (I)      Fix pin connection bug                             : true
[02/03 14:08:13    436s] (I)      Consider layer RC for local wires                  : true
[02/03 14:08:13    436s] (I)      Route to clock mesh pin                            : true
[02/03 14:08:13    436s] (I)      LA-aware pin escape length                         : 2
[02/03 14:08:13    436s] (I)      Connect multiple ports                             : true
[02/03 14:08:13    436s] (I)      Split for must join                                : true
[02/03 14:08:13    436s] (I)      Number of threads                                  : 4
[02/03 14:08:13    436s] (I)      Routing effort level                               : 10000
[02/03 14:08:13    436s] (I)      Prefer layer length threshold                      : 8
[02/03 14:08:13    436s] (I)      Overflow penalty cost                              : 10
[02/03 14:08:13    436s] (I)      A-star cost                                        : 0.300000
[02/03 14:08:13    436s] (I)      Misalignment cost                                  : 10.000000
[02/03 14:08:13    436s] (I)      Threshold for short IRoute                         : 6
[02/03 14:08:13    436s] (I)      Via cost during post routing                       : 1.000000
[02/03 14:08:13    436s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/03 14:08:13    436s] (I)      Source-to-sink ratio                               : 0.300000
[02/03 14:08:13    436s] (I)      Scenic ratio bound                                 : 3.000000
[02/03 14:08:13    436s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/03 14:08:13    436s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/03 14:08:13    436s] (I)      PG-aware similar topology routing                  : true
[02/03 14:08:13    436s] (I)      Maze routing via cost fix                          : true
[02/03 14:08:13    436s] (I)      Apply PRL on PG terms                              : true
[02/03 14:08:13    436s] (I)      Apply PRL on obs objects                           : true
[02/03 14:08:13    436s] (I)      Handle range-type spacing rules                    : true
[02/03 14:08:13    436s] (I)      PG gap threshold multiplier                        : 10.000000
[02/03 14:08:13    436s] (I)      Parallel spacing query fix                         : true
[02/03 14:08:13    436s] (I)      Force source to root IR                            : true
[02/03 14:08:13    436s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/03 14:08:13    436s] (I)      Do not relax to DPT layer                          : true
[02/03 14:08:13    436s] (I)      No DPT in post routing                             : true
[02/03 14:08:13    436s] (I)      Modeling PG via merging fix                        : true
[02/03 14:08:13    436s] (I)      Shield aware TA                                    : true
[02/03 14:08:13    436s] (I)      Strong shield aware TA                             : true
[02/03 14:08:13    436s] (I)      Overflow calculation fix in LA                     : true
[02/03 14:08:13    436s] (I)      Post routing fix                                   : true
[02/03 14:08:13    436s] (I)      Strong post routing                                : true
[02/03 14:08:13    436s] (I)      NDR via pillar fix                                 : true
[02/03 14:08:13    436s] (I)      Violation on path threshold                        : 1
[02/03 14:08:13    436s] (I)      Pass through capacity modeling                     : true
[02/03 14:08:13    436s] (I)      Select the non-relaxed segments in post routing stage : true
[02/03 14:08:13    436s] (I)      Select term pin box for io pin                     : true
[02/03 14:08:13    436s] (I)      Penalize NDR sharing                               : true
[02/03 14:08:13    436s] (I)      Enable special modeling                            : false
[02/03 14:08:13    436s] (I)      Keep fixed segments                                : true
[02/03 14:08:13    436s] (I)      Reorder net groups by key                          : true
[02/03 14:08:13    436s] (I)      Increase net scenic ratio                          : true
[02/03 14:08:13    436s] (I)      Method to set GCell size                           : row
[02/03 14:08:13    436s] (I)      Connect multiple ports and must join fix           : true
[02/03 14:08:13    436s] (I)      Avoid high resistance layers                       : true
[02/03 14:08:13    436s] (I)      Model find APA for IO pin fix                      : true
[02/03 14:08:13    436s] (I)      Avoid connecting non-metal layers                  : true
[02/03 14:08:13    436s] (I)      Use track pitch for NDR                            : true
[02/03 14:08:13    436s] (I)      Enable layer relax to lower layer                  : true
[02/03 14:08:13    436s] (I)      Enable layer relax to upper layer                  : true
[02/03 14:08:13    436s] (I)      Top layer relaxation fix                           : true
[02/03 14:08:13    436s] (I)      Handle non-default track width                     : false
[02/03 14:08:13    436s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:08:13    436s] (I)      Use row-based GCell size
[02/03 14:08:13    436s] (I)      Use row-based GCell align
[02/03 14:08:13    436s] (I)      layer 0 area = 202000
[02/03 14:08:13    436s] (I)      layer 1 area = 202000
[02/03 14:08:13    436s] (I)      layer 2 area = 202000
[02/03 14:08:13    436s] (I)      layer 3 area = 202000
[02/03 14:08:13    436s] (I)      layer 4 area = 562000
[02/03 14:08:13    436s] (I)      layer 5 area = 10000000
[02/03 14:08:13    436s] (I)      GCell unit size   : 4480
[02/03 14:08:13    436s] (I)      GCell multiplier  : 1
[02/03 14:08:13    436s] (I)      GCell row height  : 4480
[02/03 14:08:13    436s] (I)      Actual row height : 4480
[02/03 14:08:13    436s] (I)      GCell align ref   : 10080 10080
[02/03 14:08:13    436s] [NR-eGR] Track table information for default rule: 
[02/03 14:08:13    436s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] METTP has single uniform track structure
[02/03 14:08:13    436s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:08:13    436s] (I)      ================= Default via ==================
[02/03 14:08:13    436s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    436s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[02/03 14:08:13    436s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    436s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[02/03 14:08:13    436s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[02/03 14:08:13    436s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[02/03 14:08:13    436s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[02/03 14:08:13    436s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[02/03 14:08:13    436s] (I)      +---+--------------------+---------------------+
[02/03 14:08:13    436s] [NR-eGR] Read 6 PG shapes
[02/03 14:08:13    436s] [NR-eGR] Read 0 clock shapes
[02/03 14:08:13    436s] [NR-eGR] Read 0 other shapes
[02/03 14:08:13    436s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:08:13    436s] [NR-eGR] #Instance Blockages : 0
[02/03 14:08:13    436s] [NR-eGR] #PG Blockages       : 6
[02/03 14:08:13    436s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:08:13    436s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:08:13    436s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:08:13    436s] [NR-eGR] #Other Blockages    : 0
[02/03 14:08:13    436s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:08:13    436s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 14:08:13    436s] [NR-eGR] Read 49 nets ( ignored 46 )
[02/03 14:08:13    436s] [NR-eGR] Connected 0 must-join pins/ports
[02/03 14:08:13    436s] (I)      early_global_route_priority property id does not exist.
[02/03 14:08:13    436s] (I)      Read Num Blocks=39  Num Prerouted Wires=0  Num CS=0
[02/03 14:08:13    436s] (I)      Layer 1 (V) : #blockages 39 : #preroutes 0
[02/03 14:08:13    436s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 14:08:13    436s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 14:08:13    436s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/03 14:08:13    436s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/03 14:08:13    436s] (I)      Moved 1 terms for better access 
[02/03 14:08:13    436s] (I)      Number of ignored nets                =      0
[02/03 14:08:13    436s] (I)      Number of connected nets              =      0
[02/03 14:08:13    436s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of clock nets                  =      3.  Ignored: No
[02/03 14:08:13    436s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:08:13    436s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:08:13    436s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:08:13    436s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[02/03 14:08:13    436s] (I)      Ndr track 0 does not exist
[02/03 14:08:13    436s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:08:13    436s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:08:13    436s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:08:13    436s] (I)      Site width          :   560  (dbu)
[02/03 14:08:13    436s] (I)      Row height          :  4480  (dbu)
[02/03 14:08:13    436s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:08:13    436s] (I)      GCell width         :  4480  (dbu)
[02/03 14:08:13    436s] (I)      GCell height        :  4480  (dbu)
[02/03 14:08:13    436s] (I)      Grid                :    17    15     6
[02/03 14:08:13    436s] (I)      Layer numbers       :     1     2     3     4     5     6
[02/03 14:08:13    436s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[02/03 14:08:13    436s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[02/03 14:08:13    436s] (I)      Default wire width  :   230   280   280   280   440  3000
[02/03 14:08:13    436s] (I)      Default wire space  :   230   280   280   280   460  2500
[02/03 14:08:13    436s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[02/03 14:08:13    436s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[02/03 14:08:13    436s] (I)      First track coord   :   280   280   280   280  1400  7280
[02/03 14:08:13    436s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[02/03 14:08:13    436s] (I)      Total num of tracks :   116   131   116   131    57    12
[02/03 14:08:13    436s] (I)      Num of masks        :     1     1     1     1     1     1
[02/03 14:08:13    436s] (I)      Num of trim masks   :     0     0     0     0     0     0
[02/03 14:08:13    436s] (I)      --------------------------------------------------------
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] [NR-eGR] ============ Routing rule table ============
[02/03 14:08:13    436s] [NR-eGR] Rule id: 0  Nets: 3
[02/03 14:08:13    436s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:08:13    436s] (I)                    Layer    2    3    4     5     6 
[02/03 14:08:13    436s] (I)                    Pitch  560  560  560  1120  5600 
[02/03 14:08:13    436s] (I)             #Used tracks    1    1    1     1     1 
[02/03 14:08:13    436s] (I)       #Fully used tracks    1    1    1     1     1 
[02/03 14:08:13    436s] [NR-eGR] ========================================
[02/03 14:08:13    436s] [NR-eGR] 
[02/03 14:08:13    436s] (I)      =============== Blocked Tracks ===============
[02/03 14:08:13    436s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    436s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:08:13    436s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    436s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:08:13    436s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      |     5 |     969 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      |     6 |     180 |        0 |         0.00% |
[02/03 14:08:13    436s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:13    436s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2809.61 MB )
[02/03 14:08:13    436s] (I)      Reset routing kernel
[02/03 14:08:13    436s] (I)      Started Global Routing ( Curr Mem: 2809.61 MB )
[02/03 14:08:13    436s] (I)      totalPins=13  totalGlobalPin=13 (100.00%)
[02/03 14:08:13    436s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:08:13    436s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [2, 4]
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1a Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1b Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.747200e+02um
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1c Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1d Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1e Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.747200e+02um
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1f Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1g Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      #Nets         : 3
[02/03 14:08:13    436s] (I)      #Relaxed nets : 0
[02/03 14:08:13    436s] (I)      Wire length   : 39
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] (I)      ============  Phase 1h Route ============
[02/03 14:08:13    436s] (I)      Usage: 39 = (25 H, 14 V) = (1.27% H, 0.41% V) = (1.120e+02um H, 6.272e+01um V)
[02/03 14:08:13    436s] (I)      
[02/03 14:08:13    436s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:08:13    436s] [NR-eGR]                        OverCon            
[02/03 14:08:13    436s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:08:13    436s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------------------
[02/03 14:08:13    436s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------------------
[02/03 14:08:13    436s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:08:13    436s] [NR-eGR] 
[02/03 14:08:13    436s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.62 MB )
[02/03 14:08:13    436s] (I)      total 2D Cap : 6531 = (2941 H, 3590 V)
[02/03 14:08:13    436s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:08:13    436s] (I)      ============= Track Assignment ============
[02/03 14:08:13    436s] (I)      Started Track Assignment (4T) ( Curr Mem: 2817.62 MB )
[02/03 14:08:13    436s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:08:13    436s] (I)      Run Multi-thread track assignment
[02/03 14:08:13    436s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.62 MB )
[02/03 14:08:13    436s] (I)      Started Export ( Curr Mem: 2817.62 MB )
[02/03 14:08:13    436s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]  MET1    (1H)             0   149 
[02/03 14:08:13    436s] [NR-eGR]  MET2    (2V)           539   208 
[02/03 14:08:13    436s] [NR-eGR]  MET3    (3H)           449    19 
[02/03 14:08:13    436s] [NR-eGR]  MET4    (4V)           181     0 
[02/03 14:08:13    436s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:13    436s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]          Total         1169   376 
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total half perimeter of net bounding box: 954um
[02/03 14:08:13    436s] [NR-eGR] Total length: 1169um, number of vias: 376
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total eGR-routed clock nets wire length: 173um, number of vias: 29
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Report for selected net(s) only.
[02/03 14:08:13    436s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]  MET1    (1H)             0    12 
[02/03 14:08:13    436s] [NR-eGR]  MET2    (2V)            50    15 
[02/03 14:08:13    436s] [NR-eGR]  MET3    (3H)           111     2 
[02/03 14:08:13    436s] [NR-eGR]  MET4    (4V)            12     0 
[02/03 14:08:13    436s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:13    436s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:13    436s] [NR-eGR] ----------------------------------
[02/03 14:08:13    436s] [NR-eGR]          Total          173    29 
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total half perimeter of net bounding box: 137um
[02/03 14:08:13    436s] [NR-eGR] Total length: 173um, number of vias: 29
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] [NR-eGR] Total routed clock nets wire length: 173um, number of vias: 29
[02/03 14:08:13    436s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:13    436s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.62 MB )
[02/03 14:08:13    436s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2817.62 MB )
[02/03 14:08:13    436s] (I)      ====================================== Runtime Summary ======================================
[02/03 14:08:13    436s] (I)       Step                                        %        Start       Finish      Real       CPU 
[02/03 14:08:13    436s] (I)      ---------------------------------------------------------------------------------------------
[02/03 14:08:13    436s] (I)       Early Global Route kernel             100.00%  1373.30 sec  1373.33 sec  0.03 sec  0.02 sec 
[02/03 14:08:13    436s] (I)       +-Import and model                     22.00%  1373.32 sec  1373.32 sec  0.01 sec  0.01 sec 
[02/03 14:08:13    436s] (I)       | +-Create place DB                     1.33%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Import place data                 0.99%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read instances and placement    0.16%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read nets                       0.16%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Create route DB                    14.97%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Import route data (4T)           11.93%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.98%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read routing blockages        0.01%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read instance blockages       0.06%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read PG blockages             0.24%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read clock blockages          0.06%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read other blockages          0.05%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read halo blockages           0.01%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Read boundary cut boxes       0.01%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read blackboxes                 0.05%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read prerouted                  0.11%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read unlegalized nets           0.02%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Read nets                       0.08%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Set up via pillars              0.01%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Initialize 3D grid graph        0.04%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Model blockage capacity         0.72%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | | +-Initialize 3D capacity        0.30%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Move terms for access (4T)      2.42%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Read aux data                       0.01%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Others data preparation             0.09%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Create route kernel                 3.88%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Global Routing                       12.20%  1373.32 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Initialization                      0.08%  1373.32 sec  1373.32 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Net group 1                        10.50%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Generate topology (4T)            0.60%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1a                          2.81%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Pattern routing (4T)            2.12%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1b                          0.10%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1c                          0.05%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1d                          0.05%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1e                          0.44%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Route legalization              0.01%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1f                          0.05%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1g                          0.46%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Post Routing                    0.09%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Phase 1h                          0.43%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | | +-Post Routing                    0.06%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Layer assignment (4T)             0.97%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Export 3D cong map                    0.55%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Export 2D cong map                  0.12%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Extract Global 3D Wires               0.01%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Track Assignment (4T)                 4.63%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Initialization                      0.06%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Track Assignment Kernel             3.53%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Free Memory                         0.01%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Export                                9.04%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Export DB wires                     1.71%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Export all nets (4T)              0.47%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | | +-Set wire vias (4T)                0.41%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Report wirelength                   5.48%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Update net boxes                    0.45%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       | +-Update timing                       0.01%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)       +-Postprocess design                    0.65%  1373.33 sec  1373.33 sec  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)      ==================== Summary by functions =====================
[02/03 14:08:13    436s] (I)       Lv  Step                                %      Real       CPU 
[02/03 14:08:13    436s] (I)      ---------------------------------------------------------------
[02/03 14:08:13    436s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.02 sec 
[02/03 14:08:13    436s] (I)        1  Import and model               22.00%  0.01 sec  0.01 sec 
[02/03 14:08:13    436s] (I)        1  Global Routing                 12.20%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Export                          9.04%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Track Assignment (4T)           4.63%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Postprocess design              0.65%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Export 3D cong map              0.55%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Create route DB                14.97%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Net group 1                    10.50%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Report wirelength               5.48%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Create route kernel             3.88%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Track Assignment Kernel         3.53%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Export DB wires                 1.71%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Create place DB                 1.33%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Update net boxes                0.45%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Initialization                  0.13%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Export 2D cong map              0.12%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Import route data (4T)         11.93%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1a                        2.81%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Import place data               0.99%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Layer assignment (4T)           0.97%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Generate topology (4T)          0.60%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Export all nets (4T)            0.47%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1g                        0.46%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1e                        0.44%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1h                        0.43%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Set wire vias (4T)              0.41%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1b                        0.10%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1f                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1c                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read blockages ( Layer 2-6 )    2.98%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Move terms for access (4T)      2.42%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Pattern routing (4T)            2.12%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Model blockage capacity         0.72%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read nets                       0.24%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read instances and placement    0.16%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Post Routing                    0.15%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read prerouted                  0.11%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read blackboxes                 0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Initialize 3D capacity          0.30%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read PG blockages               0.24%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read instance blockages         0.06%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read clock blockages            0.06%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/03 14:08:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:08:13    436s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/03 14:08:13    436s]     Routing using eGR in eGR->NR Step done.
[02/03 14:08:13    436s]     Routing using NR in eGR->NR Step...
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] CCOPT: Preparing to route 3 clock nets with NanoRoute.
[02/03 14:08:13    436s]   All net are default rule.
[02/03 14:08:13    436s]   Preferred NanoRoute mode settings: Current
[02/03 14:08:13    436s] -droutePostRouteSpreadWire auto
[02/03 14:08:13    436s] -droutePostRouteWidenWireRule ""
[02/03 14:08:13    436s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/03 14:08:13    436s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[02/03 14:08:13    436s] To increase the message display limit, refer to the product command reference manual.
[02/03 14:08:13    436s]       Clock detailed routing...
[02/03 14:08:13    436s]         NanoRoute...
[02/03 14:08:13    436s] % Begin globalDetailRoute (date=02/03 14:08:13, mem=1854.7M)
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] globalDetailRoute
[02/03 14:08:13    436s] 
[02/03 14:08:13    436s] #Start globalDetailRoute on Sat Feb  3 14:08:13 2024
[02/03 14:08:13    436s] #
[02/03 14:08:13    436s] ### Time Record (globalDetailRoute) is installed.
[02/03 14:08:13    436s] ### Time Record (Pre Callback) is installed.
[02/03 14:08:13    436s] ### Time Record (Pre Callback) is uninstalled.
[02/03 14:08:13    436s] ### Time Record (DB Import) is installed.
[02/03 14:08:13    436s] ### Time Record (Timing Data Generation) is installed.
[02/03 14:08:13    436s] ### Time Record (Timing Data Generation) is uninstalled.
[02/03 14:08:13    436s] ### Net info: total nets: 51
[02/03 14:08:13    436s] ### Net info: dirty nets: 0
[02/03 14:08:13    436s] ### Net info: marked as disconnected nets: 0
[02/03 14:08:13    436s] #num needed restored net=0
[02/03 14:08:13    436s] #need_extraction net=0 (total=51)
[02/03 14:08:13    436s] ### Net info: fully routed nets: 3
[02/03 14:08:13    436s] ### Net info: trivial (< 2 pins) nets: 2
[02/03 14:08:13    436s] ### Net info: unrouted nets: 46
[02/03 14:08:13    436s] ### Net info: re-extraction nets: 0
[02/03 14:08:13    436s] ### Net info: selected nets: 3
[02/03 14:08:13    436s] ### Net info: ignored nets: 0
[02/03 14:08:13    436s] ### Net info: skip routing nets: 0
[02/03 14:08:13    436s] ### import design signature (13): route=857248771 fixed_route=2130166507 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2095770006 dirty_area=0 del_dirty_area=0 cell=1406104550 placement=834206507 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[02/03 14:08:13    436s] ### Time Record (DB Import) is uninstalled.
[02/03 14:08:13    436s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[02/03 14:08:13    436s] #
[02/03 14:08:13    436s] #Wire/Via statistics before line assignment ...
[02/03 14:08:13    436s] #Total wire length = 173 um.
[02/03 14:08:13    436s] #Total half perimeter of net bounding box = 141 um.
[02/03 14:08:13    436s] #Total wire length on LAYER MET1 = 0 um.
[02/03 14:08:13    436s] #Total wire length on LAYER MET2 = 50 um.
[02/03 14:08:13    436s] #Total wire length on LAYER MET3 = 111 um.
[02/03 14:08:13    436s] #Total wire length on LAYER MET4 = 12 um.
[02/03 14:08:13    436s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:08:13    436s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:08:13    436s] #Total number of vias = 29
[02/03 14:08:13    436s] #Up-Via Summary (total 29):
[02/03 14:08:13    436s] #           
[02/03 14:08:13    436s] #-----------------------
[02/03 14:08:13    436s] # MET1               12
[02/03 14:08:13    436s] # MET2               15
[02/03 14:08:13    436s] # MET3                2
[02/03 14:08:13    436s] #-----------------------
[02/03 14:08:13    436s] #                    29 
[02/03 14:08:13    436s] #
[02/03 14:08:13    436s] ### Time Record (Data Preparation) is installed.
[02/03 14:08:13    436s] #Start routing data preparation on Sat Feb  3 14:08:13 2024
[02/03 14:08:13    436s] #
[02/03 14:08:14    436s] #VS-NDR VOLTAGE_SPACING_0 is found to be trivial
[02/03 14:08:14    436s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:08:14    436s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:08:14    436s] #Voltage range [0.000 - 3.600] has 49 nets.
[02/03 14:08:14    436s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:08:14    436s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:08:14    436s] #Build and mark too close pins for the same net.
[02/03 14:08:14    436s] ### Time Record (Cell Pin Access) is installed.
[02/03 14:08:14    436s] #Initial pin access analysis.
[02/03 14:08:14    436s] #Detail pin access analysis.
[02/03 14:08:14    436s] ### Time Record (Cell Pin Access) is uninstalled.
[02/03 14:08:14    436s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[02/03 14:08:14    436s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:08:14    436s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:08:14    436s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:08:14    436s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[02/03 14:08:14    436s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[02/03 14:08:14    436s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[02/03 14:08:14    436s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
[02/03 14:08:14    436s] #pin_access_rlayer=2(MET2)
[02/03 14:08:14    436s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/03 14:08:14    436s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/03 14:08:14    436s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.87 (MB), peak = 1997.82 (MB)
[02/03 14:08:14    436s] #Regenerating Ggrids automatically.
[02/03 14:08:14    436s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[02/03 14:08:14    436s] #Using automatically generated G-grids.
[02/03 14:08:16    438s] #Done routing data preparation.
[02/03 14:08:16    438s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1869.79 (MB), peak = 1997.82 (MB)
[02/03 14:08:16    438s] ### Time Record (Data Preparation) is uninstalled.
[02/03 14:08:16    438s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:08:16    438s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:08:16    438s] #Voltage range [0.000 - 3.600] has 49 nets.
[02/03 14:08:16    438s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:08:16    438s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:08:16    438s] 
[02/03 14:08:16    438s] Trim Metal Layers:
[02/03 14:08:16    438s] LayerId::1 widthSet size::4
[02/03 14:08:16    438s] LayerId::2 widthSet size::4
[02/03 14:08:16    438s] LayerId::3 widthSet size::4
[02/03 14:08:16    438s] LayerId::4 widthSet size::4
[02/03 14:08:16    438s] LayerId::5 widthSet size::4
[02/03 14:08:16    438s] LayerId::6 widthSet size::2
[02/03 14:08:16    438s] Updating RC grid for preRoute extraction ...
[02/03 14:08:16    438s] eee: pegSigSF::1.070000
[02/03 14:08:16    438s] Initializing multi-corner capacitance tables ... 
[02/03 14:08:16    438s] Initializing multi-corner resistance tables ...
[02/03 14:08:16    438s] eee: l::1 avDens::0.070974 usedTrk::22.711607 availTrk::320.000000 sigTrk::22.711607
[02/03 14:08:16    438s] eee: l::2 avDens::0.024747 usedTrk::7.919196 availTrk::320.000000 sigTrk::7.919196
[02/03 14:08:16    438s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:16    438s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:16    438s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:16    438s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:16    438s] {RT max_rc 0 4 4 0}
[02/03 14:08:16    438s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:08:16    438s] ### Successfully loaded pre-route RC model
[02/03 14:08:16    438s] ### Time Record (Line Assignment) is installed.
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Distribution of nets:
[02/03 14:08:16    438s] #  
[02/03 14:08:16    438s] # #pin range           #net       %
[02/03 14:08:16    438s] #------------------------------------
[02/03 14:08:16    438s] #          2              25 ( 49.0%)
[02/03 14:08:16    438s] #          3              12 ( 23.5%)
[02/03 14:08:16    438s] #          4               2 (  3.9%)
[02/03 14:08:16    438s] #          5               6 ( 11.8%)
[02/03 14:08:16    438s] #          8               1 (  2.0%)
[02/03 14:08:16    438s] #          9               2 (  3.9%)
[02/03 14:08:16    438s] #  10  -  19               1 (  2.0%)
[02/03 14:08:16    438s] #     >=2000               0 (  0.0%)
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Total: 51 nets, 49 non-trivial nets
[02/03 14:08:16    438s] #                              #net       %
[02/03 14:08:16    438s] #-------------------------------------------
[02/03 14:08:16    438s] #  Fully global routed            3 ( 6.1%)
[02/03 14:08:16    438s] #  Clock                          3
[02/03 14:08:16    438s] #  Prefer layer range             3
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Nets in 1 layer range:
[02/03 14:08:16    438s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[02/03 14:08:16    438s] #---------------------------------------------------------
[02/03 14:08:16    438s] #           2 MET2           4 MET4             3 (  6.1%)
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #3 nets selected.
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] ### 
[02/03 14:08:16    438s] ### Net length summary before Line Assignment:
[02/03 14:08:16    438s] ### Layer      H-Len   V-Len         Total       #Up-Via
[02/03 14:08:16    438s] ### ----------------------------------------------------
[02/03 14:08:16    438s] ### 1 MET1         0       0       0(  0%)      12( 36%)
[02/03 14:08:16    438s] ### 2 MET2         0      49      49( 29%)      19( 58%)
[02/03 14:08:16    438s] ### 3 MET3       111       0     111( 64%)       2(  6%)
[02/03 14:08:16    438s] ### 4 MET4         0      12      12(  7%)       0(  0%)
[02/03 14:08:16    438s] ### 5 METTP        0       0       0(  0%)       0(  0%)
[02/03 14:08:16    438s] ### 6 METTPL       0       0       0(  0%)       0(  0%)
[02/03 14:08:16    438s] ### ----------------------------------------------------
[02/03 14:08:16    438s] ###              111      61     172            33      
[02/03 14:08:16    438s] ### 
[02/03 14:08:16    438s] ### Net length and overlap summary after Line Assignment:
[02/03 14:08:16    438s] ### Layer      H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/03 14:08:16    438s] ### -----------------------------------------------------------------------------
[02/03 14:08:16    438s] ### 1 MET1         0       0       0(  0%)      12( 41%)    0(  0%)     0(  0.0%)
[02/03 14:08:16    438s] ### 2 MET2         0      49      49( 29%)      15( 52%)    0(  0%)     0(  0.0%)
[02/03 14:08:16    438s] ### 3 MET3       109       0     109( 64%)       2(  7%)    0(  0%)     0(  0.0%)
[02/03 14:08:16    438s] ### 4 MET4         0      12      12(  7%)       0(  0%)    0(  0%)     0(  0.0%)
[02/03 14:08:16    438s] ### 5 METTP        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/03 14:08:16    438s] ### 6 METTPL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/03 14:08:16    438s] ### -----------------------------------------------------------------------------
[02/03 14:08:16    438s] ###              110      61     171            29          0           0        
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Line Assignment statistics:
[02/03 14:08:16    438s] #Cpu time = 00:00:00
[02/03 14:08:16    438s] #Elapsed time = 00:00:00
[02/03 14:08:16    438s] #Increased memory = 2.85 (MB)
[02/03 14:08:16    438s] #Total memory = 1881.54 (MB)
[02/03 14:08:16    438s] #Peak memory = 1997.82 (MB)
[02/03 14:08:16    438s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.80 [4]--
[02/03 14:08:16    438s] ### Time Record (Line Assignment) is uninstalled.
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Wire/Via statistics after line assignment ...
[02/03 14:08:16    438s] #Total wire length = 172 um.
[02/03 14:08:16    438s] #Total half perimeter of net bounding box = 141 um.
[02/03 14:08:16    438s] #Total wire length on LAYER MET1 = 1 um.
[02/03 14:08:16    438s] #Total wire length on LAYER MET2 = 50 um.
[02/03 14:08:16    438s] #Total wire length on LAYER MET3 = 109 um.
[02/03 14:08:16    438s] #Total wire length on LAYER MET4 = 12 um.
[02/03 14:08:16    438s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:08:16    438s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:08:16    438s] #Total number of vias = 29
[02/03 14:08:16    438s] #Up-Via Summary (total 29):
[02/03 14:08:16    438s] #           
[02/03 14:08:16    438s] #-----------------------
[02/03 14:08:16    438s] # MET1               12
[02/03 14:08:16    438s] # MET2               15
[02/03 14:08:16    438s] # MET3                2
[02/03 14:08:16    438s] #-----------------------
[02/03 14:08:16    438s] #                    29 
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Routing data preparation, pin analysis, line assignment statistics:
[02/03 14:08:16    438s] #Cpu time = 00:00:02
[02/03 14:08:16    438s] #Elapsed time = 00:00:02
[02/03 14:08:16    438s] #Increased memory = 19.68 (MB)
[02/03 14:08:16    438s] #Total memory = 1875.38 (MB)
[02/03 14:08:16    438s] #Peak memory = 1997.82 (MB)
[02/03 14:08:16    438s] #RTESIG:78da9593cb4ec330104559f31523d345917878eca6b6176c106c01f1da56a671ab88d446
[02/03 14:08:16    438s] #       b603eadf332a08a95588dbec9c9cdc99b9777c327abd7d0426f002f579e2c6cc10ee1e85
[02/03 14:08:16    438s] #       e48aab733455752970469f5eaed9f1c9e8fee15900039b52b3f4b355a8ddd5bc0df377c8
[02/03 14:08:16    438s] #       cdaaf1cb9f37c8609c72a4f31974c945482e673a9dfe0a28c8b173307e0ba1ed25948685
[02/03 14:08:16    438s] #       6dd31f52afbd5d3573a8ddc2766ddea17132d9c6fb6a4a0382c3b8f1d92d5dec6524e787
[02/03 14:08:16    438s] #       9495245998a3d21a580e1fa10dcb35b4810cfa6aa21bb6477103ac60a1c20ad867137317
[02/03 14:08:16    438s] #       52b8f969efc9e5eea3f01b39c56c970361d9456fe3ba9733bb8e1602e0288b09204abde5
[02/03 14:08:16    438s] #       5741132b7918ae0ec2f59492219e9c70be5bf5b72c26b21431d59d82c10bbe7960bc6883
[02/03 14:08:16    438s] #       cdfda4a2b5661b9b86534245cd51c083cb4a0320ad802c4869c381a56c7d6d633d38ab36
[02/03 14:08:16    438s] #       a4e7831f7444a0d02547044ea67bcd29d0f0f2c54553de2d21b8d807aaf680e856b37ffb
[02/03 14:08:16    438s] #       3efa06f84d9e51
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Skip comparing routing design signature in db-snapshot flow
[02/03 14:08:16    438s] #Using multithreading with 4 threads.
[02/03 14:08:16    438s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:08:16    438s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:08:16    438s] #Voltage range [0.000 - 3.600] has 49 nets.
[02/03 14:08:16    438s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:08:16    438s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:08:16    438s] ### Time Record (Detail Routing) is installed.
[02/03 14:08:16    438s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:08:16    438s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:08:16    438s] #Voltage range [0.000 - 3.600] has 49 nets.
[02/03 14:08:16    438s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:08:16    438s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:08:16    438s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:08:16    438s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:08:16    438s] #Voltage range [0.000 - 3.600] has 49 nets.
[02/03 14:08:16    438s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:08:16    438s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:08:16    438s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:08:16    438s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:08:16    438s] #Voltage range [0.000 - 3.600] has 49 nets.
[02/03 14:08:16    438s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:08:16    438s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:08:16    438s] ### drc_pitch = 6170 (  6.1700 um) drc_range = 4335 (  4.3350 um) route_pitch = 6170 (  6.1700 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Start Detail Routing..
[02/03 14:08:16    438s] #start initial detail routing ...
[02/03 14:08:16    438s] ### Design has 5 dirty nets
[02/03 14:08:16    438s] ### Gcell dirty-map stats: routing = 100.00%
[02/03 14:08:16    438s] #   number of violations = 0
[02/03 14:08:16    438s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1879.54 (MB), peak = 1997.82 (MB)
[02/03 14:08:16    438s] #Complete Detail Routing.
[02/03 14:08:16    438s] #Total wire length = 181 um.
[02/03 14:08:16    438s] #Total half perimeter of net bounding box = 141 um.
[02/03 14:08:16    438s] #Total wire length on LAYER MET1 = 1 um.
[02/03 14:08:16    438s] #Total wire length on LAYER MET2 = 55 um.
[02/03 14:08:16    438s] #Total wire length on LAYER MET3 = 113 um.
[02/03 14:08:16    438s] #Total wire length on LAYER MET4 = 12 um.
[02/03 14:08:16    438s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:08:16    438s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:08:16    438s] #Total number of vias = 25
[02/03 14:08:16    438s] #Up-Via Summary (total 25):
[02/03 14:08:16    438s] #           
[02/03 14:08:16    438s] #-----------------------
[02/03 14:08:16    438s] # MET1               12
[02/03 14:08:16    438s] # MET2               11
[02/03 14:08:16    438s] # MET3                2
[02/03 14:08:16    438s] #-----------------------
[02/03 14:08:16    438s] #                    25 
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #Total number of DRC violations = 0
[02/03 14:08:16    438s] ### Time Record (Detail Routing) is uninstalled.
[02/03 14:08:16    438s] #Cpu time = 00:00:00
[02/03 14:08:16    438s] #Elapsed time = 00:00:00
[02/03 14:08:16    438s] #Increased memory = 4.19 (MB)
[02/03 14:08:16    438s] #Total memory = 1879.57 (MB)
[02/03 14:08:16    438s] #Peak memory = 1997.82 (MB)
[02/03 14:08:16    438s] #Skip updating routing design signature in db-snapshot flow
[02/03 14:08:16    438s] #detailRoute Statistics:
[02/03 14:08:16    438s] #Cpu time = 00:00:00
[02/03 14:08:16    438s] #Elapsed time = 00:00:00
[02/03 14:08:16    438s] #Increased memory = 4.20 (MB)
[02/03 14:08:16    438s] #Total memory = 1879.57 (MB)
[02/03 14:08:16    438s] #Peak memory = 1997.82 (MB)
[02/03 14:08:16    438s] ### Time Record (DB Export) is installed.
[02/03 14:08:16    438s] ### export design design signature (18): route=587603014 fixed_route=2130166507 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1064896540 dirty_area=0 del_dirty_area=0 cell=1406104550 placement=834206507 pin_access=1773468155 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:08:16    438s] ### Time Record (DB Export) is uninstalled.
[02/03 14:08:16    438s] ### Time Record (Post Callback) is installed.
[02/03 14:08:16    438s] ### Time Record (Post Callback) is uninstalled.
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] #globalDetailRoute statistics:
[02/03 14:08:16    438s] #Cpu time = 00:00:02
[02/03 14:08:16    438s] #Elapsed time = 00:00:02
[02/03 14:08:16    438s] #Increased memory = 31.54 (MB)
[02/03 14:08:16    438s] #Total memory = 1886.33 (MB)
[02/03 14:08:16    438s] #Peak memory = 1997.82 (MB)
[02/03 14:08:16    438s] #Number of warnings = 0
[02/03 14:08:16    438s] #Total number of warnings = 0
[02/03 14:08:16    438s] #Number of fails = 0
[02/03 14:08:16    438s] #Total number of fails = 0
[02/03 14:08:16    438s] #Complete globalDetailRoute on Sat Feb  3 14:08:16 2024
[02/03 14:08:16    438s] #
[02/03 14:08:16    438s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1773468155 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:08:16    438s] ### Time Record (globalDetailRoute) is uninstalled.
[02/03 14:08:16    438s] ### 
[02/03 14:08:16    438s] ###   Scalability Statistics
[02/03 14:08:16    438s] ### 
[02/03 14:08:16    438s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:08:16    438s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/03 14:08:16    438s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:08:16    438s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/03 14:08:16    438s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/03 14:08:16    438s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/03 14:08:16    438s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/03 14:08:16    438s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/03 14:08:16    438s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/03 14:08:16    438s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[02/03 14:08:16    438s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/03 14:08:16    438s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[02/03 14:08:16    438s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[02/03 14:08:16    438s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:08:16    438s] ### 
[02/03 14:08:16    438s] % End globalDetailRoute (date=02/03 14:08:16, total cpu=0:00:02.4, real=0:00:03.0, peak res=1997.8M, current mem=1886.1M)
[02/03 14:08:16    438s]         NanoRoute done. (took cpu=0:00:02.4 real=0:00:02.3)
[02/03 14:08:16    438s]       Clock detailed routing done.
[02/03 14:08:16    438s] Skipping check of guided vs. routed net lengths.
[02/03 14:08:16    438s] Set FIXED routing status on 3 net(s)
[02/03 14:08:16    438s] Set FIXED placed status on 2 instance(s)
[02/03 14:08:16    438s]       Route Remaining Unrouted Nets...
[02/03 14:08:16    438s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[02/03 14:08:16    438s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2833.9M, EPOCH TIME: 1706987296.308567
[02/03 14:08:16    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    438s] All LLGs are deleted
[02/03 14:08:16    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    438s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2833.9M, EPOCH TIME: 1706987296.308648
[02/03 14:08:16    438s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2833.9M, EPOCH TIME: 1706987296.308695
[02/03 14:08:16    438s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2833.9M, EPOCH TIME: 1706987296.308787
[02/03 14:08:16    438s] ### Creating LA Mngr. totSessionCpu=0:07:19 mem=2833.9M
[02/03 14:08:16    438s] ### Creating LA Mngr, finished. totSessionCpu=0:07:19 mem=2833.9M
[02/03 14:08:16    438s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] (I)      ============================ Layers =============================
[02/03 14:08:16    438s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:16    438s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:16    438s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:16    438s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:16    438s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:16    438s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:16    438s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:16    438s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:16    438s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:16    438s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:16    438s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:16    438s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:16    438s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:16    438s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:16    438s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:16    438s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:16    438s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:16    438s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:16    438s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:16    438s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:16    438s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:16    438s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:16    438s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:16    438s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:16    438s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:16    438s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:16    438s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:16    438s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:16    438s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:16    438s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:16    438s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:16    438s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:16    438s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:16    438s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:16    438s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:16    438s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:16    438s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:16    438s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:16    438s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:16    438s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:16    438s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:16    438s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:16    438s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:16    438s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:16    438s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:16    438s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:16    438s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:16    438s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:16    438s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:16    438s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:16    438s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:16    438s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:16    438s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:16    438s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:16    438s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:16    438s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:16    438s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:16    438s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:16    438s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:16    438s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:16    438s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:16    438s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:16    438s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:16    438s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:16    438s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:16    438s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:16    438s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:16    438s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:16    438s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:16    438s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:16    438s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:16    438s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:16    438s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:16    438s] (I)      Started Import and model ( Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] (I)      Default pattern map key = counter_default.
[02/03 14:08:16    438s] (I)      == Non-default Options ==
[02/03 14:08:16    438s] (I)      Maximum routing layer                              : 4
[02/03 14:08:16    438s] (I)      Number of threads                                  : 4
[02/03 14:08:16    438s] (I)      Method to set GCell size                           : row
[02/03 14:08:16    438s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:08:16    438s] (I)      Use row-based GCell size
[02/03 14:08:16    438s] (I)      Use row-based GCell align
[02/03 14:08:16    438s] (I)      layer 0 area = 202000
[02/03 14:08:16    438s] (I)      layer 1 area = 202000
[02/03 14:08:16    438s] (I)      layer 2 area = 202000
[02/03 14:08:16    438s] (I)      layer 3 area = 202000
[02/03 14:08:16    438s] (I)      GCell unit size   : 4480
[02/03 14:08:16    438s] (I)      GCell multiplier  : 1
[02/03 14:08:16    438s] (I)      GCell row height  : 4480
[02/03 14:08:16    438s] (I)      Actual row height : 4480
[02/03 14:08:16    438s] (I)      GCell align ref   : 10080 10080
[02/03 14:08:16    438s] [NR-eGR] Track table information for default rule: 
[02/03 14:08:16    438s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:08:16    438s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:08:16    438s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:08:16    438s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:08:16    438s] [NR-eGR] METTP has single uniform track structure
[02/03 14:08:16    438s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:08:16    438s] (I)      ================= Default via =================
[02/03 14:08:16    438s] (I)      +---+--------------------+--------------------+
[02/03 14:08:16    438s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[02/03 14:08:16    438s] (I)      +---+--------------------+--------------------+
[02/03 14:08:16    438s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[02/03 14:08:16    438s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[02/03 14:08:16    438s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[02/03 14:08:16    438s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[02/03 14:08:16    438s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[02/03 14:08:16    438s] (I)      +---+--------------------+--------------------+
[02/03 14:08:16    438s] [NR-eGR] Read 51 PG shapes
[02/03 14:08:16    438s] [NR-eGR] Read 0 clock shapes
[02/03 14:08:16    438s] [NR-eGR] Read 0 other shapes
[02/03 14:08:16    438s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:08:16    438s] [NR-eGR] #Instance Blockages : 0
[02/03 14:08:16    438s] [NR-eGR] #PG Blockages       : 51
[02/03 14:08:16    438s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:08:16    438s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:08:16    438s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:08:16    438s] [NR-eGR] #Other Blockages    : 0
[02/03 14:08:16    438s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:08:16    438s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 32
[02/03 14:08:16    438s] [NR-eGR] Read 49 nets ( ignored 3 )
[02/03 14:08:16    438s] (I)      early_global_route_priority property id does not exist.
[02/03 14:08:16    438s] (I)      Read Num Blocks=51  Num Prerouted Wires=32  Num CS=0
[02/03 14:08:16    438s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 24
[02/03 14:08:16    438s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 7
[02/03 14:08:16    438s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 1
[02/03 14:08:16    438s] (I)      Number of ignored nets                =      3
[02/03 14:08:16    438s] (I)      Number of connected nets              =      0
[02/03 14:08:16    438s] (I)      Number of fixed nets                  =      3.  Ignored: Yes
[02/03 14:08:16    438s] (I)      Number of clock nets                  =      3.  Ignored: No
[02/03 14:08:16    438s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:08:16    438s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:08:16    438s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:08:16    438s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:08:16    438s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:08:16    438s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:08:16    438s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:08:16    438s] (I)      Ndr track 0 does not exist
[02/03 14:08:16    438s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:08:16    438s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:08:16    438s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:08:16    438s] (I)      Site width          :   560  (dbu)
[02/03 14:08:16    438s] (I)      Row height          :  4480  (dbu)
[02/03 14:08:16    438s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:08:16    438s] (I)      GCell width         :  4480  (dbu)
[02/03 14:08:16    438s] (I)      GCell height        :  4480  (dbu)
[02/03 14:08:16    438s] (I)      Grid                :    17    15     4
[02/03 14:08:16    438s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:08:16    438s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:08:16    438s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:08:16    438s] (I)      Default wire width  :   230   280   280   280
[02/03 14:08:16    438s] (I)      Default wire space  :   230   280   280   280
[02/03 14:08:16    438s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:08:16    438s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:08:16    438s] (I)      First track coord   :   280   280   280   280
[02/03 14:08:16    438s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:08:16    438s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:08:16    438s] (I)      Num of masks        :     1     1     1     1
[02/03 14:08:16    438s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:08:16    438s] (I)      --------------------------------------------------------
[02/03 14:08:16    438s] 
[02/03 14:08:16    438s] [NR-eGR] ============ Routing rule table ============
[02/03 14:08:16    438s] [NR-eGR] Rule id: 0  Nets: 46
[02/03 14:08:16    438s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:08:16    438s] (I)                    Layer    2    3    4 
[02/03 14:08:16    438s] (I)                    Pitch  560  560  560 
[02/03 14:08:16    438s] (I)             #Used tracks    1    1    1 
[02/03 14:08:16    438s] (I)       #Fully used tracks    1    1    1 
[02/03 14:08:16    438s] [NR-eGR] ========================================
[02/03 14:08:16    438s] [NR-eGR] 
[02/03 14:08:16    438s] (I)      =============== Blocked Tracks ===============
[02/03 14:08:16    438s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:16    438s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:08:16    438s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:16    438s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:08:16    438s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:08:16    438s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:08:16    438s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:08:16    438s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:16    438s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] (I)      Reset routing kernel
[02/03 14:08:16    438s] (I)      Started Global Routing ( Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] (I)      totalPins=147  totalGlobalPin=142 (96.60%)
[02/03 14:08:16    438s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:08:16    438s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 4]
[02/03 14:08:16    438s] (I)      
[02/03 14:08:16    438s] (I)      ============  Phase 1a Route ============
[02/03 14:08:16    438s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:16    438s] (I)      
[02/03 14:08:16    438s] (I)      ============  Phase 1b Route ============
[02/03 14:08:16    438s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:16    438s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.049600e+02um
[02/03 14:08:16    438s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:08:16    438s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:08:16    438s] (I)      
[02/03 14:08:16    438s] (I)      ============  Phase 1c Route ============
[02/03 14:08:16    438s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:16    438s] (I)      
[02/03 14:08:16    438s] (I)      ============  Phase 1d Route ============
[02/03 14:08:16    438s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:16    438s] (I)      
[02/03 14:08:16    438s] (I)      ============  Phase 1e Route ============
[02/03 14:08:16    438s] (I)      Usage: 202 = (72 H, 130 V) = (3.65% H, 3.82% V) = (3.226e+02um H, 5.824e+02um V)
[02/03 14:08:16    438s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.049600e+02um
[02/03 14:08:16    438s] (I)      
[02/03 14:08:16    438s] (I)      ============  Phase 1l Route ============
[02/03 14:08:16    438s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:08:16    438s] (I)      Layer  2:       1320       171         0         112        1792    ( 5.88%) 
[02/03 14:08:16    438s] (I)      Layer  3:       1856        99         0           0        1920    ( 0.00%) 
[02/03 14:08:16    438s] (I)      Layer  4:       1834        36         0           0        1904    ( 0.00%) 
[02/03 14:08:16    438s] (I)      Total:          5010       306         0         112        5616    ( 1.96%) 
[02/03 14:08:16    438s] (I)      
[02/03 14:08:16    438s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:08:16    438s] [NR-eGR]                        OverCon            
[02/03 14:08:16    438s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:08:16    438s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:08:16    438s] [NR-eGR] ----------------------------------------------
[02/03 14:08:16    438s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:16    438s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:16    438s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:16    438s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:16    438s] [NR-eGR] ----------------------------------------------
[02/03 14:08:16    438s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:08:16    438s] [NR-eGR] 
[02/03 14:08:16    438s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:08:16    438s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:08:16    438s] (I)      ============= Track Assignment ============
[02/03 14:08:16    438s] (I)      Started Track Assignment (4T) ( Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:08:16    438s] (I)      Run Multi-thread track assignment
[02/03 14:08:16    438s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] (I)      Started Export ( Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:16    438s] [NR-eGR] ----------------------------------
[02/03 14:08:16    438s] [NR-eGR]  MET1    (1H)             1   149 
[02/03 14:08:16    438s] [NR-eGR]  MET2    (2V)           544   201 
[02/03 14:08:16    438s] [NR-eGR]  MET3    (3H)           451    19 
[02/03 14:08:16    438s] [NR-eGR]  MET4    (4V)           180     0 
[02/03 14:08:16    438s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:16    438s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:16    438s] [NR-eGR] ----------------------------------
[02/03 14:08:16    438s] [NR-eGR]          Total         1176   369 
[02/03 14:08:16    438s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:16    438s] [NR-eGR] Total half perimeter of net bounding box: 954um
[02/03 14:08:16    438s] [NR-eGR] Total length: 1176um, number of vias: 369
[02/03 14:08:16    438s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:16    438s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/03 14:08:16    438s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:16    438s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 2833.88 MB )
[02/03 14:08:16    438s] (I)      ====================================== Runtime Summary ======================================
[02/03 14:08:16    438s] (I)       Step                                        %        Start       Finish      Real       CPU 
[02/03 14:08:16    438s] (I)      ---------------------------------------------------------------------------------------------
[02/03 14:08:16    438s] (I)       Early Global Route kernel             100.00%  1375.70 sec  1375.74 sec  0.03 sec  0.05 sec 
[02/03 14:08:16    438s] (I)       +-Import and model                     13.91%  1375.72 sec  1375.72 sec  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | +-Create place DB                     1.15%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Import place data                 0.87%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Read instances and placement    0.13%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Read nets                       0.16%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Create route DB                     8.50%  1375.72 sec  1375.72 sec  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | | +-Import route data (4T)            7.79%  1375.72 sec  1375.72 sec  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.46%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | | +-Read routing blockages        0.01%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | | +-Read instance blockages       0.05%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | | +-Read PG blockages             0.09%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | | +-Read clock blockages          0.05%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | | +-Read other blockages          0.05%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | | +-Read halo blockages           0.01%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | | +-Read boundary cut boxes       0.01%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Read blackboxes                 0.04%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Read prerouted                  0.12%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Read unlegalized nets           0.02%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Read nets                       0.11%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Set up via pillars              0.01%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Initialize 3D grid graph        0.02%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Model blockage capacity         0.50%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | | +-Initialize 3D capacity        0.17%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Read aux data                       0.01%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Others data preparation             0.02%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Create route kernel                 2.78%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       +-Global Routing                       29.96%  1375.72 sec  1375.73 sec  0.01 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | +-Initialization                      0.10%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Net group 1                        28.13%  1375.72 sec  1375.73 sec  0.01 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | | +-Generate topology (4T)            0.79%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Phase 1a                          2.34%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Pattern routing (4T)            1.44%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Add via demand to 2D            0.04%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Phase 1b                          0.12%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Phase 1c                          0.04%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Phase 1d                          0.05%  1375.72 sec  1375.72 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Phase 1e                          0.38%  1375.72 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | | +-Route legalization              0.01%  1375.73 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Phase 1l                         21.83%  1375.73 sec  1375.73 sec  0.01 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | | | +-Layer assignment (4T)          21.30%  1375.73 sec  1375.73 sec  0.01 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | +-Clean cong LA                       0.01%  1375.73 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       +-Export 3D cong map                    0.47%  1375.73 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Export 2D cong map                  0.10%  1375.73 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       +-Extract Global 3D Wires               0.03%  1375.73 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       +-Track Assignment (4T)                 3.49%  1375.73 sec  1375.73 sec  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | +-Initialization                      0.05%  1375.73 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Track Assignment Kernel             2.37%  1375.73 sec  1375.73 sec  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)       | +-Free Memory                         0.01%  1375.73 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       +-Export                                6.32%  1375.73 sec  1375.74 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Export DB wires                     2.30%  1375.73 sec  1375.74 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Export all nets (4T)              0.63%  1375.73 sec  1375.73 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | | +-Set wire vias (4T)                0.83%  1375.73 sec  1375.74 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Report wirelength                   2.53%  1375.74 sec  1375.74 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Update net boxes                    0.18%  1375.74 sec  1375.74 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       | +-Update timing                       0.01%  1375.74 sec  1375.74 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)       +-Postprocess design                    0.95%  1375.74 sec  1375.74 sec  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)      ==================== Summary by functions =====================
[02/03 14:08:16    438s] (I)       Lv  Step                                %      Real       CPU 
[02/03 14:08:16    438s] (I)      ---------------------------------------------------------------
[02/03 14:08:16    438s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.05 sec 
[02/03 14:08:16    438s] (I)        1  Global Routing                 29.96%  0.01 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        1  Import and model               13.91%  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        1  Export                          6.32%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        1  Track Assignment (4T)           3.49%  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        1  Postprocess design              0.95%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        1  Export 3D cong map              0.47%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Net group 1                    28.13%  0.01 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        2  Create route DB                 8.50%  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        2  Create route kernel             2.78%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Report wirelength               2.53%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Track Assignment Kernel         2.37%  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        2  Export DB wires                 2.30%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Create place DB                 1.15%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Update net boxes                0.18%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Initialization                  0.16%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Export 2D cong map              0.10%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Others data preparation         0.02%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Phase 1l                       21.83%  0.01 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        3  Import route data (4T)          7.79%  0.00 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        3  Phase 1a                        2.34%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Import place data               0.87%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Set wire vias (4T)              0.83%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Generate topology (4T)          0.79%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Export all nets (4T)            0.63%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Phase 1e                        0.38%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Phase 1b                        0.12%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Layer assignment (4T)          21.30%  0.01 sec  0.01 sec 
[02/03 14:08:16    438s] (I)        4  Read blockages ( Layer 2-4 )    2.46%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Pattern routing (4T)            1.44%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Model blockage capacity         0.50%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Read nets                       0.27%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Read instances and placement    0.13%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Read prerouted                  0.12%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        5  Initialize 3D capacity          0.17%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        5  Read PG blockages               0.09%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        5  Read instance blockages         0.05%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:16    438s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]     Routing using NR in eGR->NR Step done.
[02/03 14:08:16    438s] Net route status summary:
[02/03 14:08:16    438s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:16    438s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:16    438s] 
[02/03 14:08:16    438s] CCOPT: Done with clock implementation routing.
[02/03 14:08:16    438s] 
[02/03 14:08:16    438s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.5 real=0:00:02.4)
[02/03 14:08:16    438s]   Clock implementation routing done.
[02/03 14:08:16    438s]   Leaving CCOpt scope - extractRC...
[02/03 14:08:16    438s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/03 14:08:16    438s] Extraction called for design 'counter' of instances=46 and nets=51 using extraction engine 'preRoute' .
[02/03 14:08:16    438s] PreRoute RC Extraction called for design counter.
[02/03 14:08:16    438s] RC Extraction called in multi-corner(2) mode.
[02/03 14:08:16    438s] RCMode: PreRoute
[02/03 14:08:16    438s]       RC Corner Indexes            0       1   
[02/03 14:08:16    438s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:08:16    438s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:16    438s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:16    438s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:16    438s] Shrink Factor                : 1.00000
[02/03 14:08:16    438s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 14:08:16    438s] Using capacitance table file ...
[02/03 14:08:16    438s] 
[02/03 14:08:16    438s] Trim Metal Layers:
[02/03 14:08:16    438s] LayerId::1 widthSet size::4
[02/03 14:08:16    438s] LayerId::2 widthSet size::4
[02/03 14:08:16    438s] LayerId::3 widthSet size::4
[02/03 14:08:16    438s] LayerId::4 widthSet size::4
[02/03 14:08:16    438s] LayerId::5 widthSet size::4
[02/03 14:08:16    438s] LayerId::6 widthSet size::2
[02/03 14:08:16    438s] Updating RC grid for preRoute extraction ...
[02/03 14:08:16    438s] eee: pegSigSF::1.070000
[02/03 14:08:16    438s] Initializing multi-corner capacitance tables ... 
[02/03 14:08:16    438s] Initializing multi-corner resistance tables ...
[02/03 14:08:16    438s] eee: l::1 avDens::0.071013 usedTrk::22.724107 availTrk::320.000000 sigTrk::22.724107
[02/03 14:08:16    438s] eee: l::2 avDens::0.062705 usedTrk::20.065625 availTrk::320.000000 sigTrk::20.065625
[02/03 14:08:16    438s] eee: l::3 avDens::0.031484 usedTrk::10.075000 availTrk::320.000000 sigTrk::10.075000
[02/03 14:08:16    438s] eee: l::4 avDens::0.025133 usedTrk::4.021205 availTrk::160.000000 sigTrk::4.021205
[02/03 14:08:16    438s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:16    438s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:16    438s] {RT max_rc 0 4 4 0}
[02/03 14:08:16    438s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.169177 aWlH=0.000000 lMod=0 pMax=0.847800 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:08:16    438s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2833.875M)
[02/03 14:08:16    438s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/03 14:08:16    438s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:08:16    438s] End AAE Lib Interpolated Model. (MEM=2833.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:16    438s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]   Clock DAG stats after routing clock trees:
[02/03 14:08:16    438s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:16    438s]     sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:16    438s]     misc counts      : r=1, pp=0
[02/03 14:08:16    438s]     cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:16    438s]     cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:16    438s]     sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:16    438s]     wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
[02/03 14:08:16    438s]     wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:08:16    438s]     hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:16    438s]   Clock DAG net violations after routing clock trees: none
[02/03 14:08:16    438s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/03 14:08:16    438s]     Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]     Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]   Clock DAG library cell distribution after routing clock trees {count}:
[02/03 14:08:16    438s]      Bufs: BUJI3VX1: 2 
[02/03 14:08:16    438s]   Clock DAG hash after routing clock trees: 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]   CTS services accumulated run-time stats after routing clock trees:
[02/03 14:08:16    438s]     delay calculator: calls=6544, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]     legalizer: calls=134, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]     steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]   Primary reporting skew groups after routing clock trees:
[02/03 14:08:16    438s]     skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    438s]         min path sink: out_reg[6]/C
[02/03 14:08:16    438s]         max path sink: out_reg[0]/C
[02/03 14:08:16    438s]   Skew group summary after routing clock trees:
[02/03 14:08:16    438s]     skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    438s]   CCOpt::Phase::Routing done. (took cpu=0:00:02.5 real=0:00:02.5)
[02/03 14:08:16    438s]   CCOpt::Phase::PostConditioning...
[02/03 14:08:16    438s]   Leaving CCOpt scope - Initializing placement interface...
[02/03 14:08:16    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:2881.6M, EPOCH TIME: 1706987296.375337
[02/03 14:08:16    438s] Processing tracks to init pin-track alignment.
[02/03 14:08:16    438s] z: 2, totalTracks: 1
[02/03 14:08:16    438s] z: 4, totalTracks: 1
[02/03 14:08:16    438s] z: 6, totalTracks: 1
[02/03 14:08:16    438s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:16    438s] All LLGs are deleted
[02/03 14:08:16    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    438s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2881.6M, EPOCH TIME: 1706987296.376266
[02/03 14:08:16    438s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2881.6M, EPOCH TIME: 1706987296.376351
[02/03 14:08:16    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2881.6M, EPOCH TIME: 1706987296.376414
[02/03 14:08:16    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    438s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2881.6M, EPOCH TIME: 1706987296.376612
[02/03 14:08:16    438s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:16    438s] Core basic site is core_ji3v
[02/03 14:08:16    438s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2881.6M, EPOCH TIME: 1706987296.383747
[02/03 14:08:16    438s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:16    438s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:16    438s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2881.6M, EPOCH TIME: 1706987296.384274
[02/03 14:08:16    438s] Fast DP-INIT is on for default
[02/03 14:08:16    438s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:08:16    438s] Atter site array init, number of instance map data is 0.
[02/03 14:08:16    438s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:2881.6M, EPOCH TIME: 1706987296.384549
[02/03 14:08:16    438s] 
[02/03 14:08:16    438s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:16    438s] OPERPROF:     Starting CMU at level 3, MEM:2881.6M, EPOCH TIME: 1706987296.384949
[02/03 14:08:16    438s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2881.6M, EPOCH TIME: 1706987296.386357
[02/03 14:08:16    438s] 
[02/03 14:08:16    438s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:16    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2881.6M, EPOCH TIME: 1706987296.386428
[02/03 14:08:16    438s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2881.6M, EPOCH TIME: 1706987296.386469
[02/03 14:08:16    438s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2881.6M, EPOCH TIME: 1706987296.387238
[02/03 14:08:16    438s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2881.6MB).
[02/03 14:08:16    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2881.6M, EPOCH TIME: 1706987296.387339
[02/03 14:08:16    438s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]   Removing CTS place status from clock tree and sinks.
[02/03 14:08:16    438s]   Removed CTS place status from 2 clock cells (out of 4 ) and 0 clock sinks (out of 0 ).
[02/03 14:08:16    438s]   Legalizer reserving space for clock trees
[02/03 14:08:16    438s]   PostConditioning...
[02/03 14:08:16    438s]     PostConditioning active optimizations:
[02/03 14:08:16    438s]      - DRV fixing with initial upsizing, sizing and buffering
[02/03 14:08:16    438s]      - Skew fixing with sizing
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     Currently running CTS, using active skew data
[02/03 14:08:16    438s]     Reset bufferability constraints...
[02/03 14:08:16    438s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/03 14:08:16    438s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]     PostConditioning Upsizing To Fix DRVs...
[02/03 14:08:16    438s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/03 14:08:16    438s]         delay calculator: calls=6544, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]         legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]         steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:16    438s]       CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Statistics: Fix DRVs (initial upsizing):
[02/03 14:08:16    438s]       ========================================
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Cell changes by Net Type:
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       top                0            0           0            0                    0                0
[02/03 14:08:16    438s]       trunk              0            0           0            0                    0                0
[02/03 14:08:16    438s]       leaf               0            0           0            0                    0                0
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       Total              0            0           0            0                    0                0
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/03 14:08:16    438s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/03 14:08:16    438s]         cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:16    438s]         sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:16    438s]         misc counts      : r=1, pp=0
[02/03 14:08:16    438s]         cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:16    438s]         cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:16    438s]         sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:16    438s]         wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
[02/03 14:08:16    438s]         wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:08:16    438s]         hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:16    438s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[02/03 14:08:16    438s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/03 14:08:16    438s]         Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]         Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[02/03 14:08:16    438s]          Bufs: BUJI3VX1: 2 
[02/03 14:08:16    438s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/03 14:08:16    438s]         delay calculator: calls=6544, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]         legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]         steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/03 14:08:16    438s]         skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674], skew [0.001 vs 0.286]
[02/03 14:08:16    438s]             min path sink: out_reg[6]/C
[02/03 14:08:16    438s]             max path sink: out_reg[0]/C
[02/03 14:08:16    438s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/03 14:08:16    438s]         skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674], skew [0.001 vs 0.286]
[02/03 14:08:16    438s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:16    438s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]     Recomputing CTS skew targets...
[02/03 14:08:16    438s]     Resolving skew group constraints...
[02/03 14:08:16    438s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[02/03 14:08:16    438s]     Resolving skew group constraints done.
[02/03 14:08:16    438s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]     PostConditioning Fixing DRVs...
[02/03 14:08:16    438s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/03 14:08:16    438s]         delay calculator: calls=6544, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]         legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]         steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:16    438s]       CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Statistics: Fix DRVs (cell sizing):
[02/03 14:08:16    438s]       ===================================
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Cell changes by Net Type:
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       top                0            0           0            0                    0                0
[02/03 14:08:16    438s]       trunk              0            0           0            0                    0                0
[02/03 14:08:16    438s]       leaf               0            0           0            0                    0                0
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       Total              0            0           0            0                    0                0
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/03 14:08:16    438s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/03 14:08:16    438s]         cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:16    438s]         sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:16    438s]         misc counts      : r=1, pp=0
[02/03 14:08:16    438s]         cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:16    438s]         cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:16    438s]         sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:16    438s]         wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
[02/03 14:08:16    438s]         wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:08:16    438s]         hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:16    438s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[02/03 14:08:16    438s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/03 14:08:16    438s]         Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]         Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[02/03 14:08:16    438s]          Bufs: BUJI3VX1: 2 
[02/03 14:08:16    438s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/03 14:08:16    438s]         delay calculator: calls=6544, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]         legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]         steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/03 14:08:16    438s]         skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674], skew [0.001 vs 0.286]
[02/03 14:08:16    438s]             min path sink: out_reg[6]/C
[02/03 14:08:16    438s]             max path sink: out_reg[0]/C
[02/03 14:08:16    438s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/03 14:08:16    438s]         skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674], skew [0.001 vs 0.286]
[02/03 14:08:16    438s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:16    438s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]     Buffering to fix DRVs...
[02/03 14:08:16    438s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/03 14:08:16    438s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:08:16    438s]     Inserted 0 buffers and inverters.
[02/03 14:08:16    438s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/03 14:08:16    438s]     CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/03 14:08:16    438s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/03 14:08:16    438s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:16    438s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:16    438s]       misc counts      : r=1, pp=0
[02/03 14:08:16    438s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:16    438s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:16    438s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:16    438s]       wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
[02/03 14:08:16    438s]       wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:08:16    438s]       hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:16    438s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/03 14:08:16    438s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/03 14:08:16    438s]       Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]       Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[02/03 14:08:16    438s]        Bufs: BUJI3VX1: 2 
[02/03 14:08:16    438s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/03 14:08:16    438s]       delay calculator: calls=6544, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]       legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]       steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/03 14:08:16    438s]       skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    438s]           min path sink: out_reg[6]/C
[02/03 14:08:16    438s]           max path sink: out_reg[0]/C
[02/03 14:08:16    438s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/03 14:08:16    438s]       skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    438s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     Slew Diagnostics: After DRV fixing
[02/03 14:08:16    438s]     ==================================
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     Global Causes:
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     -----
[02/03 14:08:16    438s]     Cause
[02/03 14:08:16    438s]     -----
[02/03 14:08:16    438s]       (empty table)
[02/03 14:08:16    438s]     -----
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     Top 5 overslews:
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     ---------------------------------
[02/03 14:08:16    438s]     Overslew    Causes    Driving Pin
[02/03 14:08:16    438s]     ---------------------------------
[02/03 14:08:16    438s]       (empty table)
[02/03 14:08:16    438s]     ---------------------------------
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     -------------------
[02/03 14:08:16    438s]     Cause    Occurences
[02/03 14:08:16    438s]     -------------------
[02/03 14:08:16    438s]       (empty table)
[02/03 14:08:16    438s]     -------------------
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     -------------------
[02/03 14:08:16    438s]     Cause    Occurences
[02/03 14:08:16    438s]     -------------------
[02/03 14:08:16    438s]       (empty table)
[02/03 14:08:16    438s]     -------------------
[02/03 14:08:16    438s]     
[02/03 14:08:16    438s]     PostConditioning Fixing Skew by cell sizing...
[02/03 14:08:16    438s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/03 14:08:16    438s]         delay calculator: calls=6544, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]         legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]         steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]       Path optimization required 0 stage delay updates 
[02/03 14:08:16    438s]       Resized 0 clock insts to decrease delay.
[02/03 14:08:16    438s]       Fixing short paths with downsize only
[02/03 14:08:16    438s]       Path optimization required 0 stage delay updates 
[02/03 14:08:16    438s]       Resized 0 clock insts to increase delay.
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Statistics: Fix Skew (cell sizing):
[02/03 14:08:16    438s]       ===================================
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Cell changes by Net Type:
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       top                0            0           0            0                    0                0
[02/03 14:08:16    438s]       trunk              0            0           0            0                    0                0
[02/03 14:08:16    438s]       leaf               0            0           0            0                    0                0
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       Total              0            0           0            0                    0                0
[02/03 14:08:16    438s]       -------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/03 14:08:16    438s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/03 14:08:16    438s]       
[02/03 14:08:16    438s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/03 14:08:16    438s]         cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:16    438s]         sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:16    438s]         misc counts      : r=1, pp=0
[02/03 14:08:16    438s]         cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:16    438s]         cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:16    438s]         sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:16    438s]         wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
[02/03 14:08:16    438s]         wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:08:16    438s]         hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:16    438s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[02/03 14:08:16    438s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/03 14:08:16    438s]         Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]         Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[02/03 14:08:16    438s]          Bufs: BUJI3VX1: 2 
[02/03 14:08:16    438s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/03 14:08:16    438s]         delay calculator: calls=6544, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]         legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]         steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/03 14:08:16    438s]         skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    438s]             min path sink: out_reg[6]/C
[02/03 14:08:16    438s]             max path sink: out_reg[0]/C
[02/03 14:08:16    438s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/03 14:08:16    438s]         skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    438s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:08:16    438s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]     Reconnecting optimized routes...
[02/03 14:08:16    438s]     Reset timing graph...
[02/03 14:08:16    438s] Ignoring AAE DB Resetting ...
[02/03 14:08:16    438s]     Reset timing graph done.
[02/03 14:08:16    438s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[02/03 14:08:16    438s]     Set dirty flag on 0 instances, 0 nets
[02/03 14:08:16    438s]   PostConditioning done.
[02/03 14:08:16    438s] Net route status summary:
[02/03 14:08:16    438s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:16    438s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:08:16    438s]   Update timing and DAG stats after post-conditioning...
[02/03 14:08:16    438s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:08:16    438s] End AAE Lib Interpolated Model. (MEM=2872.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:16    438s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]   Clock DAG stats after post-conditioning:
[02/03 14:08:16    438s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:16    438s]     sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:16    438s]     misc counts      : r=1, pp=0
[02/03 14:08:16    438s]     cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:16    438s]     cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:16    438s]     sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:16    438s]     wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
[02/03 14:08:16    438s]     wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:08:16    438s]     hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:16    438s]   Clock DAG net violations after post-conditioning: none
[02/03 14:08:16    438s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/03 14:08:16    438s]     Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]     Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    438s]   Clock DAG library cell distribution after post-conditioning {count}:
[02/03 14:08:16    438s]      Bufs: BUJI3VX1: 2 
[02/03 14:08:16    438s]   Clock DAG hash after post-conditioning: 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]   CTS services accumulated run-time stats after post-conditioning:
[02/03 14:08:16    438s]     delay calculator: calls=6547, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]     legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]     steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]   Primary reporting skew groups after post-conditioning:
[02/03 14:08:16    438s]     skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    438s]         min path sink: out_reg[6]/C
[02/03 14:08:16    438s]         max path sink: out_reg[0]/C
[02/03 14:08:16    438s]   Skew group summary after post-conditioning:
[02/03 14:08:16    438s]     skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    438s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s]   Setting CTS place status to fixed for clock tree and sinks.
[02/03 14:08:16    438s]   numClockCells = 4, numClockCellsFixed = 4, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/03 14:08:16    438s]   Post-balance tidy up or trial balance steps...
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG stats at end of CTS:
[02/03 14:08:16    438s]   ==============================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   --------------------------------------------------------
[02/03 14:08:16    438s]   Cell type                 Count    Area      Capacitance
[02/03 14:08:16    438s]   --------------------------------------------------------
[02/03 14:08:16    438s]   Buffers                     2      25.088       0.009
[02/03 14:08:16    438s]   Inverters                   0       0.000       0.000
[02/03 14:08:16    438s]   Integrated Clock Gates      0       0.000       0.000
[02/03 14:08:16    438s]   Discrete Clock Gates        0       0.000       0.000
[02/03 14:08:16    438s]   Clock Logic                 0       0.000       0.000
[02/03 14:08:16    438s]   All                         2      25.088       0.009
[02/03 14:08:16    438s]   --------------------------------------------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG sink counts at end of CTS:
[02/03 14:08:16    438s]   ====================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   -------------------------
[02/03 14:08:16    438s]   Sink type           Count
[02/03 14:08:16    438s]   -------------------------
[02/03 14:08:16    438s]   Regular               8
[02/03 14:08:16    438s]   Enable Latch          0
[02/03 14:08:16    438s]   Load Capacitance      0
[02/03 14:08:16    438s]   Antenna Diode         0
[02/03 14:08:16    438s]   Node Sink             0
[02/03 14:08:16    438s]   Total                 8
[02/03 14:08:16    438s]   -------------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG wire lengths at end of CTS:
[02/03 14:08:16    438s]   =====================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   --------------------
[02/03 14:08:16    438s]   Type     Wire Length
[02/03 14:08:16    438s]   --------------------
[02/03 14:08:16    438s]   Top          0.000
[02/03 14:08:16    438s]   Trunk       80.640
[02/03 14:08:16    438s]   Leaf       100.240
[02/03 14:08:16    438s]   Total      180.880
[02/03 14:08:16    438s]   --------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG hp wire lengths at end of CTS:
[02/03 14:08:16    438s]   ========================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   -----------------------
[02/03 14:08:16    438s]   Type     hp Wire Length
[02/03 14:08:16    438s]   -----------------------
[02/03 14:08:16    438s]   Top           0.000
[02/03 14:08:16    438s]   Trunk        44.800
[02/03 14:08:16    438s]   Leaf         57.960
[02/03 14:08:16    438s]   Total       102.760
[02/03 14:08:16    438s]   -----------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG capacitances at end of CTS:
[02/03 14:08:16    438s]   =====================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   --------------------------------
[02/03 14:08:16    438s]   Type     Gate     Wire     Total
[02/03 14:08:16    438s]   --------------------------------
[02/03 14:08:16    438s]   Top      0.000    0.000    0.000
[02/03 14:08:16    438s]   Trunk    0.009    0.011    0.020
[02/03 14:08:16    438s]   Leaf     0.032    0.016    0.049
[02/03 14:08:16    438s]   Total    0.042    0.028    0.069
[02/03 14:08:16    438s]   --------------------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG sink capacitances at end of CTS:
[02/03 14:08:16    438s]   ==========================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   -----------------------------------------------
[02/03 14:08:16    438s]   Total    Average    Std. Dev.    Min      Max
[02/03 14:08:16    438s]   -----------------------------------------------
[02/03 14:08:16    438s]   0.032     0.004       0.000      0.004    0.004
[02/03 14:08:16    438s]   -----------------------------------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG net violations at end of CTS:
[02/03 14:08:16    438s]   =======================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   None
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/03 14:08:16    438s]   ====================================================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/03 14:08:16    438s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   Trunk       0.622       2       0.086       0.063      0.042    0.131    {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
[02/03 14:08:16    438s]   Leaf        0.622       1       0.434       0.000      0.434    0.434    {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
[02/03 14:08:16    438s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG library cell distribution at end of CTS:
[02/03 14:08:16    438s]   ==================================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   -----------------------------------------
[02/03 14:08:16    438s]   Name        Type      Inst     Inst Area 
[02/03 14:08:16    438s]                         Count    (um^2)
[02/03 14:08:16    438s]   -----------------------------------------
[02/03 14:08:16    438s]   BUJI3VX1    buffer      2        25.088
[02/03 14:08:16    438s]   -----------------------------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Clock DAG hash at end of CTS: 17963193130827520050 3688365056429664094
[02/03 14:08:16    438s]   CTS services accumulated run-time stats at end of CTS:
[02/03 14:08:16    438s]     delay calculator: calls=6547, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    438s]     legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    438s]     steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Primary reporting skew groups summary at end of CTS:
[02/03 14:08:16    438s]   ====================================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/03 14:08:16    438s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   slow_corner:setup.late    CLK/functional_mode    0.673     0.674     0.001       0.286         0.001           0.001           0.674        0.000     100% {0.673, 0.674}
[02/03 14:08:16    438s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Skew group summary at end of CTS:
[02/03 14:08:16    438s]   =================================
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/03 14:08:16    438s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   slow_corner:setup.late    CLK/functional_mode    0.673     0.674     0.001       0.286         0.001           0.001           0.674        0.000     100% {0.673, 0.674}
[02/03 14:08:16    438s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Found a total of 0 clock tree pins with a slew violation.
[02/03 14:08:16    438s]   
[02/03 14:08:16    438s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    438s] Synthesizing clock trees done.
[02/03 14:08:16    438s] Tidy Up And Update Timing...
[02/03 14:08:16    438s] External - Set all clocks to propagated mode...
[02/03 14:08:16    438s] Innovus updating I/O latencies
[02/03 14:08:16    439s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:16    439s] #################################################################################
[02/03 14:08:16    439s] # Design Stage: PreRoute
[02/03 14:08:16    439s] # Design Name: counter
[02/03 14:08:16    439s] # Design Mode: 180nm
[02/03 14:08:16    439s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:16    439s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:16    439s] # Signoff Settings: SI Off 
[02/03 14:08:16    439s] #################################################################################
[02/03 14:08:16    439s] Topological Sorting (REAL = 0:00:00.0, MEM = 2920.8M, InitMEM = 2920.8M)
[02/03 14:08:16    439s] Start delay calculation (fullDC) (4 T). (MEM=2920.76)
[02/03 14:08:16    439s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[02/03 14:08:16    439s] End AAE Lib Interpolated Model. (MEM=2932.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:16    439s] Total number of fetched objects 49
[02/03 14:08:16    439s] Total number of fetched objects 49
[02/03 14:08:16    439s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:16    439s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:16    439s] End delay calculation. (MEM=3091.14 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:16    439s] End delay calculation (fullDC). (MEM=3091.14 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:16    439s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3091.1M) ***
[02/03 14:08:16    439s] Setting all clocks to propagated mode.
[02/03 14:08:16    439s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.2)
[02/03 14:08:16    439s] Clock DAG stats after update timingGraph:
[02/03 14:08:16    439s]   cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:08:16    439s]   sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:08:16    439s]   misc counts      : r=1, pp=0
[02/03 14:08:16    439s]   cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:08:16    439s]   cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:08:16    439s]   sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:08:16    439s]   wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
[02/03 14:08:16    439s]   wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:08:16    439s]   hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:08:16    439s] Clock DAG net violations after update timingGraph: none
[02/03 14:08:16    439s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/03 14:08:16    439s]   Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    439s]   Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[02/03 14:08:16    439s] Clock DAG library cell distribution after update timingGraph {count}:
[02/03 14:08:16    439s]    Bufs: BUJI3VX1: 2 
[02/03 14:08:16    439s] Clock DAG hash after update timingGraph: 17963193130827520050 3688365056429664094
[02/03 14:08:16    439s] CTS services accumulated run-time stats after update timingGraph:
[02/03 14:08:16    439s]   delay calculator: calls=6547, total_wall_time=0.193s, mean_wall_time=0.030ms
[02/03 14:08:16    439s]   legalizer: calls=136, total_wall_time=0.005s, mean_wall_time=0.036ms
[02/03 14:08:16    439s]   steiner router: calls=6532, total_wall_time=0.037s, mean_wall_time=0.006ms
[02/03 14:08:16    439s] Primary reporting skew groups after update timingGraph:
[02/03 14:08:16    439s]   skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    439s]       min path sink: out_reg[6]/C
[02/03 14:08:16    439s]       max path sink: out_reg[0]/C
[02/03 14:08:16    439s] Skew group summary after update timingGraph:
[02/03 14:08:16    439s]   skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
[02/03 14:08:16    439s] Logging CTS constraint violations...
[02/03 14:08:16    439s]   No violations found.
[02/03 14:08:16    439s] Logging CTS constraint violations done.
[02/03 14:08:16    439s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.2)
[02/03 14:08:16    439s] Runtime done. (took cpu=0:00:04.3 real=0:00:04.2)
[02/03 14:08:16    439s] Runtime Report Coverage % = 99.7
[02/03 14:08:16    439s] Runtime Summary
[02/03 14:08:16    439s] ===============
[02/03 14:08:16    439s] Clock Runtime:  (28%) Core CTS           1.18 (Init 0.86, Construction 0.05, Implementation 0.12, eGRPC 0.03, PostConditioning 0.03, Other 0.09)
[02/03 14:08:16    439s] Clock Runtime:  (62%) CTS services       2.58 (RefinePlace 0.07, EarlyGlobalClock 0.12, NanoRoute 2.32, ExtractRC 0.07, TimingAnalysis 0.00)
[02/03 14:08:16    439s] Clock Runtime:   (9%) Other CTS          0.38 (Init 0.05, CongRepair/EGR-DP 0.09, TimingUpdate 0.24, Other 0.00)
[02/03 14:08:16    439s] Clock Runtime: (100%) Total              4.14
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] Runtime Summary:
[02/03 14:08:16    439s] ================
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    439s] wall  % time  children  called  name
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    439s] 4.15  100.00    4.15      0       
[02/03 14:08:16    439s] 4.15  100.00    4.14      1     Runtime
[02/03 14:08:16    439s] 0.01    0.26    0.01      1     CCOpt::Phase::Initialization
[02/03 14:08:16    439s] 0.01    0.25    0.01      1       Check Prerequisites
[02/03 14:08:16    439s] 0.01    0.25    0.00      1         Leaving CCOpt scope - CheckPlace
[02/03 14:08:16    439s] 0.88   21.31    0.88      1     CCOpt::Phase::PreparingToBalance
[02/03 14:08:16    439s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/03 14:08:16    439s] 0.04    0.98    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/03 14:08:16    439s] 0.03    0.65    0.02      1       Legalization setup
[02/03 14:08:16    439s] 0.02    0.57    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/03 14:08:16    439s] 0.00    0.01    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/03 14:08:16    439s] 0.82   19.65    0.00      1       Validating CTS configuration
[02/03 14:08:16    439s] 0.00    0.00    0.00      1         Checking module port directions
[02/03 14:08:16    439s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[02/03 14:08:16    439s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/03 14:08:16    439s] 0.01    0.33    0.01      1     Preparing To Balance
[02/03 14:08:16    439s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/03 14:08:16    439s] 0.01    0.26    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/03 14:08:16    439s] 0.22    5.31    0.22      1     CCOpt::Phase::Construction
[02/03 14:08:16    439s] 0.20    4.94    0.20      1       Stage::Clustering
[02/03 14:08:16    439s] 0.06    1.56    0.06      1         Clustering
[02/03 14:08:16    439s] 0.00    0.03    0.00      1           Initialize for clustering
[02/03 14:08:16    439s] 0.00    0.01    0.00      1             Computing optimal clock node locations
[02/03 14:08:16    439s] 0.01    0.24    0.00      1           Bottom-up phase
[02/03 14:08:16    439s] 0.05    1.20    0.05      1           Legalizing clock trees
[02/03 14:08:16    439s] 0.04    0.87    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/03 14:08:16    439s] 0.00    0.01    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/03 14:08:16    439s] 0.01    0.26    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/03 14:08:16    439s] 0.00    0.03    0.00      1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[02/03 14:08:16    439s] 0.14    3.37    0.14      1         CongRepair After Initial Clustering
[02/03 14:08:16    439s] 0.12    2.77    0.10      1           Leaving CCOpt scope - Early Global Route
[02/03 14:08:16    439s] 0.05    1.27    0.00      1             Early Global Route - eGR only step
[02/03 14:08:16    439s] 0.05    1.11    0.00      1             Congestion Repair
[02/03 14:08:16    439s] 0.02    0.53    0.00      1           Leaving CCOpt scope - extractRC
[02/03 14:08:16    439s] 0.00    0.02    0.00      1           Clock tree timing engine global stage delay update for slow_corner:setup.late
[02/03 14:08:16    439s] 0.00    0.06    0.00      1       Stage::DRV Fixing
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Fixing clock tree slew time and max cap violations
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/03 14:08:16    439s] 0.01    0.31    0.01      1       Stage::Insertion Delay Reduction
[02/03 14:08:16    439s] 0.00    0.02    0.00      1         Removing unnecessary root buffering
[02/03 14:08:16    439s] 0.00    0.02    0.00      1         Removing unconstrained drivers
[02/03 14:08:16    439s] 0.01    0.16    0.00      1         Reducing insertion delay 1
[02/03 14:08:16    439s] 0.00    0.02    0.00      1         Removing longest path buffering
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Reducing insertion delay 2
[02/03 14:08:16    439s] 0.13    3.22    0.13      1     CCOpt::Phase::Implementation
[02/03 14:08:16    439s] 0.02    0.38    0.02      1       Stage::Reducing Power
[02/03 14:08:16    439s] 0.00    0.02    0.00      1         Improving clock tree routing
[02/03 14:08:16    439s] 0.00    0.04    0.00      1         Reducing clock tree power 1
[02/03 14:08:16    439s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/03 14:08:16    439s] 0.01    0.31    0.00      1         Reducing clock tree power 2
[02/03 14:08:16    439s] 0.05    1.21    0.05      1       Stage::Balancing
[02/03 14:08:16    439s] 0.04    0.96    0.04      1         Approximately balancing fragments step
[02/03 14:08:16    439s] 0.01    0.35    0.00      1           Resolve constraints - Approximately balancing fragments
[02/03 14:08:16    439s] 0.00    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/03 14:08:16    439s] 0.00    0.02    0.00      1           Moving gates to improve sub-tree skew
[02/03 14:08:16    439s] 0.00    0.02    0.00      1           Approximately balancing fragments bottom up
[02/03 14:08:16    439s] 0.02    0.49    0.00      1           Approximately balancing fragments, wire and cell delays
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Improving fragments clock skew
[02/03 14:08:16    439s] 0.01    0.13    0.00      1         Approximately balancing step
[02/03 14:08:16    439s] 0.00    0.06    0.00      1           Resolve constraints - Approximately balancing
[02/03 14:08:16    439s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Fixing clock tree overload
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Approximately balancing paths
[02/03 14:08:16    439s] 0.05    1.26    0.05      1       Stage::Polishing
[02/03 14:08:16    439s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Merging balancing drivers for power
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Improving clock skew
[02/03 14:08:16    439s] 0.02    0.58    0.02      1         Moving gates to reduce wire capacitance
[02/03 14:08:16    439s] 0.00    0.01    0.00      2           Artificially removing short and long paths
[02/03 14:08:16    439s] 0.00    0.11    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/03 14:08:16    439s] 0.00    0.01    0.00      1             Legalizing clock trees
[02/03 14:08:16    439s] 0.01    0.17    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/03 14:08:16    439s] 0.00    0.00    0.00      1             Legalizing clock trees
[02/03 14:08:16    439s] 0.00    0.08    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[02/03 14:08:16    439s] 0.00    0.01    0.00      1             Legalizing clock trees
[02/03 14:08:16    439s] 0.01    0.17    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[02/03 14:08:16    439s] 0.00    0.00    0.00      1             Legalizing clock trees
[02/03 14:08:16    439s] 0.00    0.06    0.00      1         Reducing clock tree power 3
[02/03 14:08:16    439s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[02/03 14:08:16    439s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Improving insertion delay
[02/03 14:08:16    439s] 0.02    0.48    0.02      1         Wire Opt OverFix
[02/03 14:08:16    439s] 0.02    0.39    0.01      1           Wire Reduction extra effort
[02/03 14:08:16    439s] 0.00    0.00    0.00      1             Artificially removing short and long paths
[02/03 14:08:16    439s] 0.00    0.00    0.00      1             Global shorten wires A0
[02/03 14:08:16    439s] 0.01    0.14    0.00      2             Move For Wirelength - core
[02/03 14:08:16    439s] 0.00    0.00    0.00      1             Global shorten wires A1
[02/03 14:08:16    439s] 0.00    0.04    0.00      1             Global shorten wires B
[02/03 14:08:16    439s] 0.00    0.06    0.00      1             Move For Wirelength - branch
[02/03 14:08:16    439s] 0.00    0.03    0.00      1           Optimizing orientation
[02/03 14:08:16    439s] 0.00    0.03    0.00      1             FlipOpt
[02/03 14:08:16    439s] 0.02    0.37    0.01      1       Stage::Updating netlist
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/03 14:08:16    439s] 0.01    0.31    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/03 14:08:16    439s] 0.13    3.08    0.12      1     CCOpt::Phase::eGRPC
[02/03 14:08:16    439s] 0.05    1.24    0.05      1       Leaving CCOpt scope - Routing Tools
[02/03 14:08:16    439s] 0.05    1.23    0.00      1         Early Global Route - eGR only step
[02/03 14:08:16    439s] 0.02    0.53    0.00      1       Leaving CCOpt scope - extractRC
[02/03 14:08:16    439s] 0.01    0.27    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/03 14:08:16    439s] 0.00    0.03    0.00      1       Reset bufferability constraints
[02/03 14:08:16    439s] 0.00    0.03    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[02/03 14:08:16    439s] 0.00    0.04    0.00      1       eGRPC Moving buffers
[02/03 14:08:16    439s] 0.00    0.01    0.00      1         Violation analysis
[02/03 14:08:16    439s] 0.01    0.16    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/03 14:08:16    439s] 0.00    0.00    0.00      1         Artificially removing long paths
[02/03 14:08:16    439s] 0.00    0.08    0.00      1       eGRPC Fixing DRVs
[02/03 14:08:16    439s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[02/03 14:08:16    439s] 0.00    0.00    0.00      1       Violation analysis
[02/03 14:08:16    439s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/03 14:08:16    439s] 0.02    0.55    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/03 14:08:16    439s] 2.48   59.66    2.47      1     CCOpt::Phase::Routing
[02/03 14:08:16    439s] 2.45   59.03    2.41      1       Leaving CCOpt scope - Routing Tools
[02/03 14:08:16    439s] 0.05    1.20    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/03 14:08:16    439s] 2.32   56.02    0.00      1         NanoRoute
[02/03 14:08:16    439s] 0.04    0.96    0.00      1         Route Remaining Unrouted Nets
[02/03 14:08:16    439s] 0.02    0.52    0.00      1       Leaving CCOpt scope - extractRC
[02/03 14:08:16    439s] 0.00    0.06    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[02/03 14:08:16    439s] 0.03    0.67    0.02      1     CCOpt::Phase::PostConditioning
[02/03 14:08:16    439s] 0.01    0.29    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/03 14:08:16    439s] 0.00    0.00    0.00      1       Reset bufferability constraints
[02/03 14:08:16    439s] 0.00    0.04    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/03 14:08:16    439s] 0.00    0.06    0.00      1       Recomputing CTS skew targets
[02/03 14:08:16    439s] 0.00    0.04    0.00      1       PostConditioning Fixing DRVs
[02/03 14:08:16    439s] 0.00    0.05    0.00      1       Buffering to fix DRVs
[02/03 14:08:16    439s] 0.00    0.04    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/03 14:08:16    439s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[02/03 14:08:16    439s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/03 14:08:16    439s] 0.00    0.06    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[02/03 14:08:16    439s] 0.00    0.05    0.00      1     Post-balance tidy up or trial balance steps
[02/03 14:08:16    439s] 0.24    5.87    0.24      1     Tidy Up And Update Timing
[02/03 14:08:16    439s] 0.24    5.83    0.00      1       External - Set all clocks to propagated mode
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------------------------------
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/03 14:08:16    439s] Leaving CCOpt scope - Cleaning up placement interface...
[02/03 14:08:16    439s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3072.0M, EPOCH TIME: 1706987296.657812
[02/03 14:08:16    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[02/03 14:08:16    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2833.0M, EPOCH TIME: 1706987296.661909
[02/03 14:08:16    439s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:08:16    439s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.2/0:00:04.1 (1.0), totSession cpu/real = 0:07:19.1/1:01:04.6 (0.1), mem = 2833.0M
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] =============================================================================================
[02/03 14:08:16    439s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[02/03 14:08:16    439s] =============================================================================================
[02/03 14:08:16    439s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------
[02/03 14:08:16    439s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:16    439s] [ IncrReplace            ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:08:16    439s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.2
[02/03 14:08:16    439s] [ DetailRoute            ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:08:16    439s] [ ExtractRC              ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.3
[02/03 14:08:16    439s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.8
[02/03 14:08:16    439s] [ MISC                   ]          0:00:03.7  (  90.0 % )     0:00:03.7 /  0:00:03.8    1.0
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------
[02/03 14:08:16    439s]  CTS #1 TOTAL                       0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.2    1.0
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] Synthesizing clock trees with CCOpt done.
[02/03 14:08:16    439s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/03 14:08:16    439s] Type 'man IMPSP-9025' for more detail.
[02/03 14:08:16    439s] Set place::cacheFPlanSiteMark to 0
[02/03 14:08:16    439s] All LLGs are deleted
[02/03 14:08:16    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2833.0M, EPOCH TIME: 1706987296.666140
[02/03 14:08:16    439s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2833.0M, EPOCH TIME: 1706987296.666215
[02/03 14:08:16    439s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:08:16    439s] Severity  ID               Count  Summary                                  
[02/03 14:08:16    439s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/03 14:08:16    439s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[02/03 14:08:16    439s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/03 14:08:16    439s] WARNING   IMPPSP-1003         11  Found use of '%s'. This will continue to...
[02/03 14:08:16    439s] *** Message Summary: 15 warning(s), 0 error(s)
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] *** ccopt_design #1 [finish] : cpu/real = 0:00:04.3/0:00:04.2 (1.0), totSession cpu/real = 0:07:19.1/1:01:04.6 (0.1), mem = 2833.0M
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] =============================================================================================
[02/03 14:08:16    439s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[02/03 14:08:16    439s] =============================================================================================
[02/03 14:08:16    439s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------
[02/03 14:08:16    439s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:16    439s] [ IncrReplace            ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:08:16    439s] [ CTS                    ]      1   0:00:03.8  (  90.2 % )     0:00:04.1 /  0:00:04.2    1.0
[02/03 14:08:16    439s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.2
[02/03 14:08:16    439s] [ ExtractRC              ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.3
[02/03 14:08:16    439s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.8
[02/03 14:08:16    439s] [ MISC                   ]          0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.3
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------
[02/03 14:08:16    439s]  ccopt_design #1 TOTAL              0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.3    1.0
[02/03 14:08:16    439s] ---------------------------------------------------------------------------------------------
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] #% End ccopt_design (date=02/03 14:08:16, total cpu=0:00:04.3, real=0:00:04.0, peak res=1997.8M, current mem=1914.5M)
[02/03 14:08:16    439s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[02/03 14:08:16    439s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:08:16    439s] <CMD> optDesign -postCTS
[02/03 14:08:16    439s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1914.5M, totSessionCpu=0:07:19 **
[02/03 14:08:16    439s] *** optDesign #1 [begin] : totSession cpu/real = 0:07:19.1/1:01:04.6 (0.1), mem = 2831.0M
[02/03 14:08:16    439s] Info: 4 threads available for lower-level modules during optimization.
[02/03 14:08:16    439s] GigaOpt running with 4 threads.
[02/03 14:08:16    439s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:19.1/1:01:04.6 (0.1), mem = 2831.0M
[02/03 14:08:16    439s] **INFO: User settings:
[02/03 14:08:16    439s] setDesignMode -process                            180
[02/03 14:08:16    439s] setExtractRCMode -coupling_c_th                   3
[02/03 14:08:16    439s] setExtractRCMode -engine                          preRoute
[02/03 14:08:16    439s] setExtractRCMode -relative_c_th                   0.03
[02/03 14:08:16    439s] setExtractRCMode -total_c_th                      5
[02/03 14:08:16    439s] setUsefulSkewMode -maxAllowedDelay                1
[02/03 14:08:16    439s] setUsefulSkewMode -noBoundary                     false
[02/03 14:08:16    439s] setDelayCalMode -enable_high_fanout               true
[02/03 14:08:16    439s] setDelayCalMode -engine                           aae
[02/03 14:08:16    439s] setDelayCalMode -ignoreNetLoad                    false
[02/03 14:08:16    439s] setDelayCalMode -socv_accuracy_mode               low
[02/03 14:08:16    439s] setOptMode -activeHoldViews                       { fast_functional_mode }
[02/03 14:08:16    439s] setOptMode -activeSetupViews                      { slow_functional_mode }
[02/03 14:08:16    439s] setOptMode -autoSetupViews                        { slow_functional_mode}
[02/03 14:08:16    439s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[02/03 14:08:16    439s] setOptMode -drcMargin                             0
[02/03 14:08:16    439s] setOptMode -fixCap                                true
[02/03 14:08:16    439s] setOptMode -fixDrc                                true
[02/03 14:08:16    439s] setOptMode -fixFanoutLoad                         false
[02/03 14:08:16    439s] setOptMode -fixTran                               true
[02/03 14:08:16    439s] setOptMode -optimizeFF                            true
[02/03 14:08:16    439s] setOptMode -preserveAllSequential                 false
[02/03 14:08:16    439s] setOptMode -setupTargetSlack                      0
[02/03 14:08:16    439s] setAnalysisMode -analysisType                     bcwc
[02/03 14:08:16    439s] setAnalysisMode -checkType                        setup
[02/03 14:08:16    439s] setAnalysisMode -clkSrcPath                       true
[02/03 14:08:16    439s] setAnalysisMode -clockPropagation                 sdcControl
[02/03 14:08:16    439s] setAnalysisMode -usefulSkew                       true
[02/03 14:08:16    439s] setAnalysisMode -virtualIPO                       false
[02/03 14:08:16    439s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[02/03 14:08:16    439s] setRouteMode -earlyGlobalMaxRouteLayer            4
[02/03 14:08:16    439s] setRouteMode -earlyGlobalMinRouteLayer            2
[02/03 14:08:16    439s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/03 14:08:16    439s] Need call spDPlaceInit before registerPrioInstLoc.
[02/03 14:08:16    439s] OPERPROF: Starting DPlace-Init at level 1, MEM:2861.4M, EPOCH TIME: 1706987296.736283
[02/03 14:08:16    439s] Processing tracks to init pin-track alignment.
[02/03 14:08:16    439s] z: 2, totalTracks: 1
[02/03 14:08:16    439s] z: 4, totalTracks: 1
[02/03 14:08:16    439s] z: 6, totalTracks: 1
[02/03 14:08:16    439s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:16    439s] All LLGs are deleted
[02/03 14:08:16    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2861.4M, EPOCH TIME: 1706987296.738104
[02/03 14:08:16    439s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2861.4M, EPOCH TIME: 1706987296.738211
[02/03 14:08:16    439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2861.4M, EPOCH TIME: 1706987296.738292
[02/03 14:08:16    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2861.4M, EPOCH TIME: 1706987296.738492
[02/03 14:08:16    439s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:16    439s] Core basic site is core_ji3v
[02/03 14:08:16    439s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2861.4M, EPOCH TIME: 1706987296.746141
[02/03 14:08:16    439s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:16    439s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:16    439s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2893.4M, EPOCH TIME: 1706987296.747819
[02/03 14:08:16    439s] Fast DP-INIT is on for default
[02/03 14:08:16    439s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:08:16    439s] Atter site array init, number of instance map data is 0.
[02/03 14:08:16    439s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2893.4M, EPOCH TIME: 1706987296.748082
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:16    439s] OPERPROF:     Starting CMU at level 3, MEM:2893.4M, EPOCH TIME: 1706987296.748366
[02/03 14:08:16    439s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2893.4M, EPOCH TIME: 1706987296.749885
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:16    439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2893.4M, EPOCH TIME: 1706987296.749958
[02/03 14:08:16    439s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2893.4M, EPOCH TIME: 1706987296.750000
[02/03 14:08:16    439s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2893.4M, EPOCH TIME: 1706987296.750935
[02/03 14:08:16    439s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2893.4MB).
[02/03 14:08:16    439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:2893.4M, EPOCH TIME: 1706987296.751035
[02/03 14:08:16    439s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2893.4M, EPOCH TIME: 1706987296.751105
[02/03 14:08:16    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:16    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:16    439s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2893.4M, EPOCH TIME: 1706987296.751808
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] Creating Lib Analyzer ...
[02/03 14:08:16    439s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:16    439s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:16    439s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:16    439s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:16    439s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:16    439s] 
[02/03 14:08:16    439s] {RT max_rc 0 4 4 0}
[02/03 14:08:17    439s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:20 mem=2901.4M
[02/03 14:08:17    439s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:20 mem=2901.4M
[02/03 14:08:17    439s] Creating Lib Analyzer, finished. 
[02/03 14:08:17    439s] Effort level <high> specified for reg2reg path_group
[02/03 14:08:17    439s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1976.2M, totSessionCpu=0:07:20 **
[02/03 14:08:17    439s] *** optDesign -postCTS ***
[02/03 14:08:17    439s] DRC Margin: user margin 0.0; extra margin 0.2
[02/03 14:08:17    439s] Hold Target Slack: user slack 0
[02/03 14:08:17    439s] Setup Target Slack: user slack 0; extra slack 0.0
[02/03 14:08:17    439s] setUsefulSkewMode -ecoRoute false
[02/03 14:08:17    439s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2904.4M, EPOCH TIME: 1706987297.342688
[02/03 14:08:17    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:17    439s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2904.4M, EPOCH TIME: 1706987297.350696
[02/03 14:08:17    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:17    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    439s] Multi-VT timing optimization disabled based on library information.
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:17    439s] Deleting Lib Analyzer.
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:17    439s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:17    439s] Summary for sequential cells identification: 
[02/03 14:08:17    439s]   Identified SBFF number: 33
[02/03 14:08:17    439s]   Identified MBFF number: 0
[02/03 14:08:17    439s]   Identified SB Latch number: 0
[02/03 14:08:17    439s]   Identified MB Latch number: 0
[02/03 14:08:17    439s]   Not identified SBFF number: 0
[02/03 14:08:17    439s]   Not identified MBFF number: 0
[02/03 14:08:17    439s]   Not identified SB Latch number: 0
[02/03 14:08:17    439s]   Not identified MB Latch number: 0
[02/03 14:08:17    439s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:17    439s]  Visiting view : slow_functional_mode
[02/03 14:08:17    439s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:17    439s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:17    439s]  Visiting view : fast_functional_mode
[02/03 14:08:17    439s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:17    439s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:17    439s] TLC MultiMap info (StdDelay):
[02/03 14:08:17    439s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:17    439s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:17    439s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:17    439s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:17    439s]  Setting StdDelay to: 91ps
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:17    439s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2904.4M, EPOCH TIME: 1706987297.384867
[02/03 14:08:17    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    439s] All LLGs are deleted
[02/03 14:08:17    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    439s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2904.4M, EPOCH TIME: 1706987297.384956
[02/03 14:08:17    439s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2904.4M, EPOCH TIME: 1706987297.385013
[02/03 14:08:17    439s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:2895.4M, EPOCH TIME: 1706987297.385364
[02/03 14:08:17    439s] Start to check current routing status for nets...
[02/03 14:08:17    439s] All nets are already routed correctly.
[02/03 14:08:17    439s] End to check current routing status for nets (mem=2895.4M)
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] Creating Lib Analyzer ...
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:17    439s] Summary for sequential cells identification: 
[02/03 14:08:17    439s]   Identified SBFF number: 33
[02/03 14:08:17    439s]   Identified MBFF number: 0
[02/03 14:08:17    439s]   Identified SB Latch number: 0
[02/03 14:08:17    439s]   Identified MB Latch number: 0
[02/03 14:08:17    439s]   Not identified SBFF number: 0
[02/03 14:08:17    439s]   Not identified MBFF number: 0
[02/03 14:08:17    439s]   Not identified SB Latch number: 0
[02/03 14:08:17    439s]   Not identified MB Latch number: 0
[02/03 14:08:17    439s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:17    439s]  Visiting view : slow_functional_mode
[02/03 14:08:17    439s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:17    439s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:17    439s]  Visiting view : fast_functional_mode
[02/03 14:08:17    439s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:17    439s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:17    439s] TLC MultiMap info (StdDelay):
[02/03 14:08:17    439s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:17    439s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:17    439s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:17    439s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:17    439s]  Setting StdDelay to: 91ps
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:17    439s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:17    439s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:17    439s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:17    439s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:17    439s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:17    439s] 
[02/03 14:08:17    439s] {RT max_rc 0 4 4 0}
[02/03 14:08:17    440s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:20 mem=2903.4M
[02/03 14:08:17    440s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:20 mem=2903.4M
[02/03 14:08:17    440s] Creating Lib Analyzer, finished. 
[02/03 14:08:17    440s] #optDebug: Start CG creation (mem=2932.1M)
[02/03 14:08:17    440s]  ...initializing CG  maxDriveDist 681.916000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 68.191000 
[02/03 14:08:17    440s] (cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s]  ...processing cgPrt (cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s]  ...processing cgEgp (cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s]  ...processing cgPbk (cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s]  ...processing cgNrb(cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s]  ...processing cgObs (cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s]  ...processing cgCon (cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s]  ...processing cgPdm (cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3008.6M)
[02/03 14:08:17    440s] Compute RC Scale Done ...
[02/03 14:08:17    440s] All LLGs are deleted
[02/03 14:08:17    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    440s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2999.1M, EPOCH TIME: 1706987297.950456
[02/03 14:08:17    440s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2999.1M, EPOCH TIME: 1706987297.950540
[02/03 14:08:17    440s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2999.1M, EPOCH TIME: 1706987297.950605
[02/03 14:08:17    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    440s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2999.1M, EPOCH TIME: 1706987297.950779
[02/03 14:08:17    440s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:17    440s] Core basic site is core_ji3v
[02/03 14:08:17    440s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2999.1M, EPOCH TIME: 1706987297.958103
[02/03 14:08:17    440s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:17    440s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:17    440s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2999.1M, EPOCH TIME: 1706987297.959575
[02/03 14:08:17    440s] Fast DP-INIT is on for default
[02/03 14:08:17    440s] Atter site array init, number of instance map data is 0.
[02/03 14:08:17    440s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2999.1M, EPOCH TIME: 1706987297.959840
[02/03 14:08:17    440s] 
[02/03 14:08:17    440s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:17    440s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2999.1M, EPOCH TIME: 1706987297.960089
[02/03 14:08:17    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:17    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:17    440s] Starting delay calculation for Setup views
[02/03 14:08:17    440s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:17    440s] #################################################################################
[02/03 14:08:17    440s] # Design Stage: PreRoute
[02/03 14:08:17    440s] # Design Name: counter
[02/03 14:08:17    440s] # Design Mode: 180nm
[02/03 14:08:17    440s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:17    440s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:17    440s] # Signoff Settings: SI Off 
[02/03 14:08:17    440s] #################################################################################
[02/03 14:08:17    440s] Topological Sorting (REAL = 0:00:00.0, MEM = 2997.1M, InitMEM = 2997.1M)
[02/03 14:08:17    440s] Calculate delays in BcWc mode...
[02/03 14:08:17    440s] Start delay calculation (fullDC) (4 T). (MEM=2997.08)
[02/03 14:08:18    440s] End AAE Lib Interpolated Model. (MEM=3008.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:18    440s] Total number of fetched objects 49
[02/03 14:08:18    440s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:18    440s] End delay calculation. (MEM=3091.05 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:18    440s] End delay calculation (fullDC). (MEM=3091.05 CPU=0:00:00.0 REAL=0:00:01.0)
[02/03 14:08:18    440s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 3091.1M) ***
[02/03 14:08:18    440s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:07:21 mem=3122.1M)
[02/03 14:08:18    440s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.217  |  0.217  |  1.983  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3123.1M, EPOCH TIME: 1706987298.059593
[02/03 14:08:18    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:18    440s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:3123.1M, EPOCH TIME: 1706987298.067670
[02/03 14:08:18    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:18    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] Density: 41.368%
------------------------------------------------------------------

[02/03 14:08:18    440s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2047.2M, totSessionCpu=0:07:21 **
[02/03 14:08:18    440s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:20.6/1:01:06.0 (0.1), mem = 2973.1M
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s] =============================================================================================
[02/03 14:08:18    440s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[02/03 14:08:18    440s] =============================================================================================
[02/03 14:08:18    440s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:18    440s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    440s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    440s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 14:08:18    440s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    440s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    440s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  76.4 % )     0:00:01.1 /  0:00:01.1    1.0
[02/03 14:08:18    440s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    440s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:08:18    440s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    440s] [ TimingUpdate           ]      1   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:08:18    440s] [ FullDelayCalc          ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:08:18    440s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 14:08:18    440s] [ MISC                   ]          0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:08:18    440s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    440s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 14:08:18    440s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s] ** INFO : this run is activating low effort ccoptDesign flow
[02/03 14:08:18    440s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:08:18    440s] ### Creating PhyDesignMc. totSessionCpu=0:07:21 mem=2973.1M
[02/03 14:08:18    440s] OPERPROF: Starting DPlace-Init at level 1, MEM:2973.1M, EPOCH TIME: 1706987298.071786
[02/03 14:08:18    440s] Processing tracks to init pin-track alignment.
[02/03 14:08:18    440s] z: 2, totalTracks: 1
[02/03 14:08:18    440s] z: 4, totalTracks: 1
[02/03 14:08:18    440s] z: 6, totalTracks: 1
[02/03 14:08:18    440s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:18    440s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2973.1M, EPOCH TIME: 1706987298.072674
[02/03 14:08:18    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:18    440s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2973.1M, EPOCH TIME: 1706987298.080824
[02/03 14:08:18    440s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2973.1M, EPOCH TIME: 1706987298.080879
[02/03 14:08:18    440s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2973.1M, EPOCH TIME: 1706987298.081904
[02/03 14:08:18    440s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2973.1MB).
[02/03 14:08:18    440s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2973.1M, EPOCH TIME: 1706987298.082009
[02/03 14:08:18    440s] InstCnt mismatch: prevInstCnt = 44, ttlInstCnt = 46
[02/03 14:08:18    440s] TotalInstCnt at PhyDesignMc Initialization: 46
[02/03 14:08:18    440s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:21 mem=2973.1M
[02/03 14:08:18    440s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2973.1M, EPOCH TIME: 1706987298.082169
[02/03 14:08:18    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:18    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2973.1M, EPOCH TIME: 1706987298.082681
[02/03 14:08:18    440s] TotalInstCnt at PhyDesignMc Destruction: 46
[02/03 14:08:18    440s] OPTC: m1 20.0 20.0
[02/03 14:08:18    440s] #optDebug: fT-E <X 2 0 0 1>
[02/03 14:08:18    440s] -congRepairInPostCTS false                 # bool, default=false, private
[02/03 14:08:18    440s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 182.0
[02/03 14:08:18    440s] Begin: GigaOpt Route Type Constraints Refinement
[02/03 14:08:18    440s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:20.6/1:01:06.0 (0.1), mem = 2973.1M
[02/03 14:08:18    440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.19
[02/03 14:08:18    440s] ### Creating RouteCongInterface, started
[02/03 14:08:18    440s] {MMLU 3 3 49}
[02/03 14:08:18    440s] ### Creating LA Mngr. totSessionCpu=0:07:21 mem=2973.1M
[02/03 14:08:18    440s] ### Creating LA Mngr, finished. totSessionCpu=0:07:21 mem=2973.1M
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s] #optDebug: {0, 1.000}
[02/03 14:08:18    440s] ### Creating RouteCongInterface, finished
[02/03 14:08:18    440s] Updated routing constraints on 0 nets.
[02/03 14:08:18    440s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.19
[02/03 14:08:18    440s] Bottom Preferred Layer:
[02/03 14:08:18    440s] +-------------+------------+----------+
[02/03 14:08:18    440s] |    Layer    |    CLK     |   Rule   |
[02/03 14:08:18    440s] +-------------+------------+----------+
[02/03 14:08:18    440s] | MET2 (z=2)  |          3 | default  |
[02/03 14:08:18    440s] +-------------+------------+----------+
[02/03 14:08:18    440s] Via Pillar Rule:
[02/03 14:08:18    440s]     None
[02/03 14:08:18    440s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:20.6/1:01:06.0 (0.1), mem = 2974.1M
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s] =============================================================================================
[02/03 14:08:18    440s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.18-s099_1
[02/03 14:08:18    440s] =============================================================================================
[02/03 14:08:18    440s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:18    440s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    440s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  66.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    440s] [ MISC                   ]          0:00:00.0  (  33.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    440s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    440s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    440s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s] End: GigaOpt Route Type Constraints Refinement
[02/03 14:08:18    440s] Deleting Lib Analyzer.
[02/03 14:08:18    440s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:20.6/1:01:06.0 (0.1), mem = 2974.1M
[02/03 14:08:18    440s] Info: 3 nets with fixed/cover wires excluded.
[02/03 14:08:18    440s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:08:18    440s] ### Creating LA Mngr. totSessionCpu=0:07:21 mem=2974.1M
[02/03 14:08:18    440s] ### Creating LA Mngr, finished. totSessionCpu=0:07:21 mem=2974.1M
[02/03 14:08:18    440s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/03 14:08:18    440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.20
[02/03 14:08:18    440s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:08:18    440s] ### Creating PhyDesignMc. totSessionCpu=0:07:21 mem=2974.1M
[02/03 14:08:18    440s] OPERPROF: Starting DPlace-Init at level 1, MEM:2974.1M, EPOCH TIME: 1706987298.118319
[02/03 14:08:18    440s] Processing tracks to init pin-track alignment.
[02/03 14:08:18    440s] z: 2, totalTracks: 1
[02/03 14:08:18    440s] z: 4, totalTracks: 1
[02/03 14:08:18    440s] z: 6, totalTracks: 1
[02/03 14:08:18    440s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:18    440s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2974.1M, EPOCH TIME: 1706987298.119295
[02/03 14:08:18    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:18    440s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2974.1M, EPOCH TIME: 1706987298.127460
[02/03 14:08:18    440s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2974.1M, EPOCH TIME: 1706987298.127515
[02/03 14:08:18    440s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2974.1M, EPOCH TIME: 1706987298.128879
[02/03 14:08:18    440s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2974.1MB).
[02/03 14:08:18    440s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:2974.1M, EPOCH TIME: 1706987298.128982
[02/03 14:08:18    440s] TotalInstCnt at PhyDesignMc Initialization: 46
[02/03 14:08:18    440s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:21 mem=2974.1M
[02/03 14:08:18    440s] ### Creating RouteCongInterface, started
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s] Creating Lib Analyzer ...
[02/03 14:08:18    440s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:18    440s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:18    440s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:18    440s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:18    440s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:18    440s] 
[02/03 14:08:18    440s] {RT max_rc 0 4 4 0}
[02/03 14:08:18    441s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:21 mem=2974.1M
[02/03 14:08:18    441s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:21 mem=2974.1M
[02/03 14:08:18    441s] Creating Lib Analyzer, finished. 
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] #optDebug: {0, 1.000}
[02/03 14:08:18    441s] ### Creating RouteCongInterface, finished
[02/03 14:08:18    441s] ### Creating LA Mngr. totSessionCpu=0:07:21 mem=2974.1M
[02/03 14:08:18    441s] ### Creating LA Mngr, finished. totSessionCpu=0:07:21 mem=2974.1M
[02/03 14:08:18    441s] Usable buffer cells for single buffer setup transform:
[02/03 14:08:18    441s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[02/03 14:08:18    441s] Number of usable buffer cells above: 9
[02/03 14:08:18    441s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3165.2M, EPOCH TIME: 1706987298.785239
[02/03 14:08:18    441s] Found 0 hard placement blockage before merging.
[02/03 14:08:18    441s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3165.2M, EPOCH TIME: 1706987298.785315
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] Netlist preparation processing... 
[02/03 14:08:18    441s] Removed 0 instance
[02/03 14:08:18    441s] *info: Marking 0 isolation instances dont touch
[02/03 14:08:18    441s] *info: Marking 0 level shifter instances dont touch
[02/03 14:08:18    441s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:08:18    441s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3148.8M, EPOCH TIME: 1706987298.789631
[02/03 14:08:18    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46).
[02/03 14:08:18    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2977.8M, EPOCH TIME: 1706987298.790673
[02/03 14:08:18    441s] TotalInstCnt at PhyDesignMc Destruction: 46
[02/03 14:08:18    441s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.20
[02/03 14:08:18    441s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:07:21.3/1:01:06.7 (0.1), mem = 2977.8M
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] =============================================================================================
[02/03 14:08:18    441s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            21.18-s099_1
[02/03 14:08:18    441s] =============================================================================================
[02/03 14:08:18    441s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:18    441s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    441s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  84.3 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:08:18    441s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.6
[02/03 14:08:18    441s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:08:18    441s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ MISC                   ]          0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:08:18    441s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    441s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:08:18    441s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] *** Starting optimizing excluded clock nets MEM= 2977.8M) ***
[02/03 14:08:18    441s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2977.8M) ***
[02/03 14:08:18    441s] *** Starting optimizing excluded clock nets MEM= 2977.8M) ***
[02/03 14:08:18    441s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2977.8M) ***
[02/03 14:08:18    441s] Info: Done creating the CCOpt slew target map.
[02/03 14:08:18    441s] Begin: GigaOpt high fanout net optimization
[02/03 14:08:18    441s] GigaOpt HFN: use maxLocalDensity 1.2
[02/03 14:08:18    441s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/03 14:08:18    441s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:21.3/1:01:06.7 (0.1), mem = 2977.8M
[02/03 14:08:18    441s] Info: 3 nets with fixed/cover wires excluded.
[02/03 14:08:18    441s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:08:18    441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.21
[02/03 14:08:18    441s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:08:18    441s] ### Creating PhyDesignMc. totSessionCpu=0:07:21 mem=2977.8M
[02/03 14:08:18    441s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:08:18    441s] OPERPROF: Starting DPlace-Init at level 1, MEM:2977.8M, EPOCH TIME: 1706987298.795119
[02/03 14:08:18    441s] Processing tracks to init pin-track alignment.
[02/03 14:08:18    441s] z: 2, totalTracks: 1
[02/03 14:08:18    441s] z: 4, totalTracks: 1
[02/03 14:08:18    441s] z: 6, totalTracks: 1
[02/03 14:08:18    441s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:18    441s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2977.8M, EPOCH TIME: 1706987298.796079
[02/03 14:08:18    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:18    441s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2977.8M, EPOCH TIME: 1706987298.803888
[02/03 14:08:18    441s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2977.8M, EPOCH TIME: 1706987298.803943
[02/03 14:08:18    441s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2977.8M, EPOCH TIME: 1706987298.804860
[02/03 14:08:18    441s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2977.8MB).
[02/03 14:08:18    441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2977.8M, EPOCH TIME: 1706987298.804976
[02/03 14:08:18    441s] TotalInstCnt at PhyDesignMc Initialization: 46
[02/03 14:08:18    441s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:21 mem=2977.8M
[02/03 14:08:18    441s] ### Creating RouteCongInterface, started
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] #optDebug: {0, 1.000}
[02/03 14:08:18    441s] ### Creating RouteCongInterface, finished
[02/03 14:08:18    441s] ### Creating LA Mngr. totSessionCpu=0:07:21 mem=2977.8M
[02/03 14:08:18    441s] ### Creating LA Mngr, finished. totSessionCpu=0:07:21 mem=2977.8M
[02/03 14:08:18    441s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 14:08:18    441s] Total-nets :: 49, Stn-nets :: 0, ratio :: 0 %, Total-len 1176.23, Stn-len 0
[02/03 14:08:18    441s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3073.2M, EPOCH TIME: 1706987298.881010
[02/03 14:08:18    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:18    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2978.2M, EPOCH TIME: 1706987298.881635
[02/03 14:08:18    441s] TotalInstCnt at PhyDesignMc Destruction: 46
[02/03 14:08:18    441s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.21
[02/03 14:08:18    441s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:07:21.4/1:01:06.8 (0.1), mem = 2978.2M
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] =============================================================================================
[02/03 14:08:18    441s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.18-s099_1
[02/03 14:08:18    441s] =============================================================================================
[02/03 14:08:18    441s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:18    441s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    441s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:08:18    441s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:18    441s] [ MISC                   ]          0:00:00.1  (  85.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:08:18    441s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    441s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:08:18    441s] ---------------------------------------------------------------------------------------------
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/03 14:08:18    441s] End: GigaOpt high fanout net optimization
[02/03 14:08:18    441s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 14:08:18    441s] Deleting Lib Analyzer.
[02/03 14:08:18    441s] Begin: GigaOpt Global Optimization
[02/03 14:08:18    441s] *info: use new DP (enabled)
[02/03 14:08:18    441s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/03 14:08:18    441s] Info: 3 nets with fixed/cover wires excluded.
[02/03 14:08:18    441s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:08:18    441s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:21.4/1:01:06.8 (0.1), mem = 2978.2M
[02/03 14:08:18    441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.22
[02/03 14:08:18    441s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:08:18    441s] ### Creating PhyDesignMc. totSessionCpu=0:07:21 mem=2978.2M
[02/03 14:08:18    441s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:08:18    441s] OPERPROF: Starting DPlace-Init at level 1, MEM:2978.2M, EPOCH TIME: 1706987298.891313
[02/03 14:08:18    441s] Processing tracks to init pin-track alignment.
[02/03 14:08:18    441s] z: 2, totalTracks: 1
[02/03 14:08:18    441s] z: 4, totalTracks: 1
[02/03 14:08:18    441s] z: 6, totalTracks: 1
[02/03 14:08:18    441s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:18    441s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2978.2M, EPOCH TIME: 1706987298.892255
[02/03 14:08:18    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:18    441s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2978.2M, EPOCH TIME: 1706987298.900276
[02/03 14:08:18    441s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2978.2M, EPOCH TIME: 1706987298.900334
[02/03 14:08:18    441s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2978.2M, EPOCH TIME: 1706987298.901299
[02/03 14:08:18    441s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2978.2MB).
[02/03 14:08:18    441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2978.2M, EPOCH TIME: 1706987298.901412
[02/03 14:08:18    441s] TotalInstCnt at PhyDesignMc Initialization: 46
[02/03 14:08:18    441s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:21 mem=2978.2M
[02/03 14:08:18    441s] ### Creating RouteCongInterface, started
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] Creating Lib Analyzer ...
[02/03 14:08:18    441s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:18    441s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:18    441s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:18    441s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:18    441s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:18    441s] 
[02/03 14:08:18    441s] {RT max_rc 0 4 4 0}
[02/03 14:08:19    441s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:22 mem=2978.2M
[02/03 14:08:19    441s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:22 mem=2978.2M
[02/03 14:08:19    441s] Creating Lib Analyzer, finished. 
[02/03 14:08:19    441s] 
[02/03 14:08:19    441s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:08:19    441s] 
[02/03 14:08:19    441s] #optDebug: {0, 1.000}
[02/03 14:08:19    441s] ### Creating RouteCongInterface, finished
[02/03 14:08:19    441s] ### Creating LA Mngr. totSessionCpu=0:07:22 mem=2978.2M
[02/03 14:08:19    441s] ### Creating LA Mngr, finished. totSessionCpu=0:07:22 mem=2978.2M
[02/03 14:08:19    442s] *info: 3 clock nets excluded
[02/03 14:08:19    442s] *info: 3 nets with fixed/cover wires excluded.
[02/03 14:08:19    442s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3187.3M, EPOCH TIME: 1706987299.589130
[02/03 14:08:19    442s] Found 0 hard placement blockage before merging.
[02/03 14:08:19    442s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3188.3M, EPOCH TIME: 1706987299.589298
[02/03 14:08:19    442s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[02/03 14:08:19    442s] Info: End MT loop @oiCellDelayCachingJob.
[02/03 14:08:19    442s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/03 14:08:19    442s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:08:19    442s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
[02/03 14:08:19    442s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:08:19    442s] |   0.000|   0.000|   41.37%|   0:00:00.0| 3204.3M|slow_functional_mode|       NA| NA           |
[02/03 14:08:19    442s] +--------+--------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3204.3M) ***
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3204.3M) ***
[02/03 14:08:19    442s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:08:19    442s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/03 14:08:19    442s] Total-nets :: 49, Stn-nets :: 0, ratio :: 0 %, Total-len 1176.23, Stn-len 0
[02/03 14:08:19    442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3092.5M, EPOCH TIME: 1706987299.605819
[02/03 14:08:19    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46).
[02/03 14:08:19    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:19    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:19    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:19    442s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2994.5M, EPOCH TIME: 1706987299.607204
[02/03 14:08:19    442s] TotalInstCnt at PhyDesignMc Destruction: 46
[02/03 14:08:19    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.22
[02/03 14:08:19    442s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:07:22.1/1:01:07.5 (0.1), mem = 2994.5M
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s] =============================================================================================
[02/03 14:08:19    442s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.18-s099_1
[02/03 14:08:19    442s] =============================================================================================
[02/03 14:08:19    442s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:19    442s] ---------------------------------------------------------------------------------------------
[02/03 14:08:19    442s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:19    442s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  81.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:08:19    442s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:19    442s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 14:08:19    442s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:19    442s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:08:19    442s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:19    442s] [ TransformInit          ]      1   0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:08:19    442s] [ MISC                   ]          0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    2.1
[02/03 14:08:19    442s] ---------------------------------------------------------------------------------------------
[02/03 14:08:19    442s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:08:19    442s] ---------------------------------------------------------------------------------------------
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s] End: GigaOpt Global Optimization
[02/03 14:08:19    442s] *** Timing Is met
[02/03 14:08:19    442s] *** Check timing (0:00:00.0)
[02/03 14:08:19    442s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 14:08:19    442s] Deleting Lib Analyzer.
[02/03 14:08:19    442s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/03 14:08:19    442s] Info: 3 nets with fixed/cover wires excluded.
[02/03 14:08:19    442s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:08:19    442s] ### Creating LA Mngr. totSessionCpu=0:07:22 mem=2994.5M
[02/03 14:08:19    442s] ### Creating LA Mngr, finished. totSessionCpu=0:07:22 mem=2994.5M
[02/03 14:08:19    442s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/03 14:08:19    442s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2994.5M, EPOCH TIME: 1706987299.613459
[02/03 14:08:19    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:19    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:19    442s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.008, MEM:2994.5M, EPOCH TIME: 1706987299.621667
[02/03 14:08:19    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:19    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:19    442s] **INFO: Flow update: Design timing is met.
[02/03 14:08:19    442s] **INFO: Flow update: Design timing is met.
[02/03 14:08:19    442s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/03 14:08:19    442s] Info: 3 nets with fixed/cover wires excluded.
[02/03 14:08:19    442s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:08:19    442s] ### Creating LA Mngr. totSessionCpu=0:07:22 mem=2990.5M
[02/03 14:08:19    442s] ### Creating LA Mngr, finished. totSessionCpu=0:07:22 mem=2990.5M
[02/03 14:08:19    442s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:08:19    442s] ### Creating PhyDesignMc. totSessionCpu=0:07:22 mem=3165.6M
[02/03 14:08:19    442s] OPERPROF: Starting DPlace-Init at level 1, MEM:3165.6M, EPOCH TIME: 1706987299.656669
[02/03 14:08:19    442s] Processing tracks to init pin-track alignment.
[02/03 14:08:19    442s] z: 2, totalTracks: 1
[02/03 14:08:19    442s] z: 4, totalTracks: 1
[02/03 14:08:19    442s] z: 6, totalTracks: 1
[02/03 14:08:19    442s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:19    442s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3165.6M, EPOCH TIME: 1706987299.657486
[02/03 14:08:19    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:19    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:19    442s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3165.6M, EPOCH TIME: 1706987299.665714
[02/03 14:08:19    442s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3165.6M, EPOCH TIME: 1706987299.665778
[02/03 14:08:19    442s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3197.6M, EPOCH TIME: 1706987299.666864
[02/03 14:08:19    442s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3197.6MB).
[02/03 14:08:19    442s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3197.6M, EPOCH TIME: 1706987299.666971
[02/03 14:08:19    442s] TotalInstCnt at PhyDesignMc Initialization: 46
[02/03 14:08:19    442s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:22 mem=3197.7M
[02/03 14:08:19    442s] Begin: Area Reclaim Optimization
[02/03 14:08:19    442s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:22.2/1:01:07.6 (0.1), mem = 3197.7M
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s] Creating Lib Analyzer ...
[02/03 14:08:19    442s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:19    442s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:19    442s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:19    442s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:19    442s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:19    442s] 
[02/03 14:08:19    442s] {RT max_rc 0 4 4 0}
[02/03 14:08:20    442s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:23 mem=3203.7M
[02/03 14:08:20    442s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:23 mem=3203.7M
[02/03 14:08:20    442s] Creating Lib Analyzer, finished. 
[02/03 14:08:20    442s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.23
[02/03 14:08:20    442s] ### Creating RouteCongInterface, started
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s] #optDebug: {0, 1.000}
[02/03 14:08:20    442s] ### Creating RouteCongInterface, finished
[02/03 14:08:20    442s] ### Creating LA Mngr. totSessionCpu=0:07:23 mem=3203.7M
[02/03 14:08:20    442s] ### Creating LA Mngr, finished. totSessionCpu=0:07:23 mem=3203.7M
[02/03 14:08:20    442s] Usable buffer cells for single buffer setup transform:
[02/03 14:08:20    442s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[02/03 14:08:20    442s] Number of usable buffer cells above: 9
[02/03 14:08:20    442s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3203.7M, EPOCH TIME: 1706987300.325616
[02/03 14:08:20    442s] Found 0 hard placement blockage before merging.
[02/03 14:08:20    442s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3203.7M, EPOCH TIME: 1706987300.325687
[02/03 14:08:20    442s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 41.37
[02/03 14:08:20    442s] +---------+---------+--------+--------+------------+--------+
[02/03 14:08:20    442s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/03 14:08:20    442s] +---------+---------+--------+--------+------------+--------+
[02/03 14:08:20    442s] |   41.37%|        -|   0.100|   0.000|   0:00:00.0| 3203.7M|
[02/03 14:08:20    442s] |   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
[02/03 14:08:20    442s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[02/03 14:08:20    442s] |   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
[02/03 14:08:20    442s] |   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
[02/03 14:08:20    442s] |   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
[02/03 14:08:20    442s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[02/03 14:08:20    442s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[02/03 14:08:20    442s] |   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
[02/03 14:08:20    442s] +---------+---------+--------+--------+------------+--------+
[02/03 14:08:20    442s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 41.37
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/03 14:08:20    442s] --------------------------------------------------------------
[02/03 14:08:20    442s] |                                   | Total     | Sequential |
[02/03 14:08:20    442s] --------------------------------------------------------------
[02/03 14:08:20    442s] | Num insts resized                 |       0  |       0    |
[02/03 14:08:20    442s] | Num insts undone                  |       0  |       0    |
[02/03 14:08:20    442s] | Num insts Downsized               |       0  |       0    |
[02/03 14:08:20    442s] | Num insts Samesized               |       0  |       0    |
[02/03 14:08:20    442s] | Num insts Upsized                 |       0  |       0    |
[02/03 14:08:20    442s] | Num multiple commits+uncommits    |       0  |       -    |
[02/03 14:08:20    442s] --------------------------------------------------------------
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/03 14:08:20    442s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[02/03 14:08:20    442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3203.7M, EPOCH TIME: 1706987300.354670
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3203.7M, EPOCH TIME: 1706987300.355318
[02/03 14:08:20    442s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3203.7M, EPOCH TIME: 1706987300.355758
[02/03 14:08:20    442s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3203.7M, EPOCH TIME: 1706987300.355854
[02/03 14:08:20    442s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3203.7M, EPOCH TIME: 1706987300.356675
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:20    442s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:3203.7M, EPOCH TIME: 1706987300.364575
[02/03 14:08:20    442s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3203.7M, EPOCH TIME: 1706987300.364631
[02/03 14:08:20    442s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3203.7M, EPOCH TIME: 1706987300.365818
[02/03 14:08:20    442s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3203.7M, EPOCH TIME: 1706987300.365902
[02/03 14:08:20    442s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3203.7M, EPOCH TIME: 1706987300.365969
[02/03 14:08:20    442s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:3203.7M, EPOCH TIME: 1706987300.366045
[02/03 14:08:20    442s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:3203.7M, EPOCH TIME: 1706987300.366086
[02/03 14:08:20    442s] TDRefine: refinePlace mode is spiral
[02/03 14:08:20    442s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.12
[02/03 14:08:20    442s] OPERPROF: Starting RefinePlace at level 1, MEM:3203.7M, EPOCH TIME: 1706987300.366153
[02/03 14:08:20    442s] *** Starting refinePlace (0:07:23 mem=3203.7M) ***
[02/03 14:08:20    442s] Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:20    442s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:20    442s] (I)      Default pattern map key = counter_default.
[02/03 14:08:20    442s] (I)      Default pattern map key = counter_default.
[02/03 14:08:20    442s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3203.7M, EPOCH TIME: 1706987300.366776
[02/03 14:08:20    442s] Starting refinePlace ...
[02/03 14:08:20    442s] (I)      Default pattern map key = counter_default.
[02/03 14:08:20    442s] One DDP V2 for no tweak run.
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 14:08:20    442s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:20    442s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:20    442s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 14:08:20    442s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:20    442s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:20    442s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3171.7MB) @(0:07:23 - 0:07:23).
[02/03 14:08:20    442s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:20    442s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3171.7MB
[02/03 14:08:20    442s] Statistics of distance of Instance movement in refine placement:
[02/03 14:08:20    442s]   maximum (X+Y) =         0.00 um
[02/03 14:08:20    442s]   mean    (X+Y) =         0.00 um
[02/03 14:08:20    442s] Summary Report:
[02/03 14:08:20    442s] Instances move: 0 (out of 44 movable)
[02/03 14:08:20    442s] Instances flipped: 0
[02/03 14:08:20    442s] Mean displacement: 0.00 um
[02/03 14:08:20    442s] Max displacement: 0.00 um 
[02/03 14:08:20    442s] Total instances moved : 0
[02/03 14:08:20    442s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.030, MEM:3171.7M, EPOCH TIME: 1706987300.396281
[02/03 14:08:20    442s] Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
[02/03 14:08:20    442s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3171.7MB
[02/03 14:08:20    442s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3171.7MB) @(0:07:23 - 0:07:23).
[02/03 14:08:20    442s] *** Finished refinePlace (0:07:23 mem=3171.7M) ***
[02/03 14:08:20    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.12
[02/03 14:08:20    442s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.030, MEM:3171.7M, EPOCH TIME: 1706987300.396524
[02/03 14:08:20    442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3171.7M, EPOCH TIME: 1706987300.396741
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3171.7M, EPOCH TIME: 1706987300.397328
[02/03 14:08:20    442s] *** maximum move = 0.00 um ***
[02/03 14:08:20    442s] *** Finished re-routing un-routed nets (3171.7M) ***
[02/03 14:08:20    442s] OPERPROF: Starting DPlace-Init at level 1, MEM:3171.7M, EPOCH TIME: 1706987300.398331
[02/03 14:08:20    442s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3171.7M, EPOCH TIME: 1706987300.399246
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:20    442s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3171.7M, EPOCH TIME: 1706987300.407573
[02/03 14:08:20    442s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3171.7M, EPOCH TIME: 1706987300.407626
[02/03 14:08:20    442s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3203.7M, EPOCH TIME: 1706987300.409000
[02/03 14:08:20    442s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3203.7M, EPOCH TIME: 1706987300.409058
[02/03 14:08:20    442s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3203.7M, EPOCH TIME: 1706987300.409115
[02/03 14:08:20    442s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3203.7M, EPOCH TIME: 1706987300.409190
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3203.7M) ***
[02/03 14:08:20    442s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:08:20    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.23
[02/03 14:08:20    442s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.0), totSession cpu/real = 0:07:23.0/1:01:08.3 (0.1), mem = 3203.7M
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s] =============================================================================================
[02/03 14:08:20    442s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.18-s099_1
[02/03 14:08:20    442s] =============================================================================================
[02/03 14:08:20    442s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:20    442s] ---------------------------------------------------------------------------------------------
[02/03 14:08:20    442s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  78.2 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:08:20    442s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:08:20    442s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:08:20    442s] [ OptGetWeight           ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ OptEval                ]     45   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ OptCommit              ]     45   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ RefinePlace            ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.4
[02/03 14:08:20    442s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    442s] [ MISC                   ]          0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:08:20    442s] ---------------------------------------------------------------------------------------------
[02/03 14:08:20    442s]  AreaOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.0
[02/03 14:08:20    442s] ---------------------------------------------------------------------------------------------
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3092.0M, EPOCH TIME: 1706987300.412463
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2997.0M, EPOCH TIME: 1706987300.413310
[02/03 14:08:20    442s] TotalInstCnt at PhyDesignMc Destruction: 46
[02/03 14:08:20    442s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2996.96M, totSessionCpu=0:07:23).
[02/03 14:08:20    442s] postCtsLateCongRepair #1 0
[02/03 14:08:20    442s] postCtsLateCongRepair #1 0
[02/03 14:08:20    442s] postCtsLateCongRepair #1 0
[02/03 14:08:20    442s] postCtsLateCongRepair #1 0
[02/03 14:08:20    442s] Starting local wire reclaim
[02/03 14:08:20    442s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2997.0M, EPOCH TIME: 1706987300.432938
[02/03 14:08:20    442s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2997.0M, EPOCH TIME: 1706987300.432999
[02/03 14:08:20    442s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2997.0M, EPOCH TIME: 1706987300.433070
[02/03 14:08:20    442s] Processing tracks to init pin-track alignment.
[02/03 14:08:20    442s] z: 2, totalTracks: 1
[02/03 14:08:20    442s] z: 4, totalTracks: 1
[02/03 14:08:20    442s] z: 6, totalTracks: 1
[02/03 14:08:20    442s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:20    442s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2997.0M, EPOCH TIME: 1706987300.433807
[02/03 14:08:20    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:20    442s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:2997.0M, EPOCH TIME: 1706987300.441243
[02/03 14:08:20    442s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2997.0M, EPOCH TIME: 1706987300.441295
[02/03 14:08:20    442s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2997.0M, EPOCH TIME: 1706987300.442147
[02/03 14:08:20    442s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2997.0MB).
[02/03 14:08:20    442s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.009, MEM:2997.0M, EPOCH TIME: 1706987300.442247
[02/03 14:08:20    442s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.009, MEM:2997.0M, EPOCH TIME: 1706987300.442286
[02/03 14:08:20    442s] TDRefine: refinePlace mode is spiral
[02/03 14:08:20    442s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.13
[02/03 14:08:20    442s] OPERPROF:   Starting RefinePlace at level 2, MEM:2997.0M, EPOCH TIME: 1706987300.442343
[02/03 14:08:20    442s] *** Starting refinePlace (0:07:23 mem=2997.0M) ***
[02/03 14:08:20    442s] Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
[02/03 14:08:20    442s] 
[02/03 14:08:20    442s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:20    442s] (I)      Default pattern map key = counter_default.
[02/03 14:08:20    442s] (I)      Default pattern map key = counter_default.
[02/03 14:08:20    442s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2997.0M, EPOCH TIME: 1706987300.442880
[02/03 14:08:20    442s] Starting refinePlace ...
[02/03 14:08:20    442s] (I)      Default pattern map key = counter_default.
[02/03 14:08:20    442s] One DDP V2 for no tweak run.
[02/03 14:08:20    442s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2997.0M, EPOCH TIME: 1706987300.443115
[02/03 14:08:20    442s] OPERPROF:         Starting spMPad at level 5, MEM:2997.0M, EPOCH TIME: 1706987300.443273
[02/03 14:08:20    442s] OPERPROF:           Starting spContextMPad at level 6, MEM:2997.0M, EPOCH TIME: 1706987300.443323
[02/03 14:08:20    442s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2997.0M, EPOCH TIME: 1706987300.443363
[02/03 14:08:20    442s] MP Top (44): mp=1.050. U=0.407.
[02/03 14:08:20    442s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2997.0M, EPOCH TIME: 1706987300.443441
[02/03 14:08:20    442s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2997.0M, EPOCH TIME: 1706987300.443502
[02/03 14:08:20    442s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2997.0M, EPOCH TIME: 1706987300.443542
[02/03 14:08:20    442s] OPERPROF:             Starting InitSKP at level 7, MEM:2997.0M, EPOCH TIME: 1706987300.443696
[02/03 14:08:20    442s] no activity file in design. spp won't run.
[02/03 14:08:20    442s] no activity file in design. spp won't run.
[02/03 14:08:20    443s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[02/03 14:08:20    443s] OPERPROF:             Finished InitSKP at level 7, CPU:0.200, REAL:0.170, MEM:3029.0M, EPOCH TIME: 1706987300.614118
[02/03 14:08:20    443s] Wait...
[02/03 14:08:20    443s] Timing cost in AAE based: 15.2927988604617440
[02/03 14:08:20    443s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.200, REAL:0.173, MEM:3045.0M, EPOCH TIME: 1706987300.616266
[02/03 14:08:20    443s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.200, REAL:0.173, MEM:3045.0M, EPOCH TIME: 1706987300.616375
[02/03 14:08:20    443s] SKP cleared!
[02/03 14:08:20    443s] AAE Timing clean up.
[02/03 14:08:20    443s] Tweakage: fix icg 1, fix clk 0.
[02/03 14:08:20    443s] Tweakage: density cost 1, scale 0.4.
[02/03 14:08:20    443s] Tweakage: activity cost 0, scale 1.0.
[02/03 14:08:20    443s] Tweakage: timing cost on, scale 1.0.
[02/03 14:08:20    443s] OPERPROF:         Starting CoreOperation at level 5, MEM:3045.0M, EPOCH TIME: 1706987300.617625
[02/03 14:08:20    443s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3045.0M, EPOCH TIME: 1706987300.617725
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 2 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 2 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage swap 0 pairs.
[02/03 14:08:20    443s] Tweakage move 0 insts.
[02/03 14:08:20    443s] Tweakage move 0 insts.
[02/03 14:08:20    443s] Tweakage move 0 insts.
[02/03 14:08:20    443s] Tweakage move 4 insts.
[02/03 14:08:20    443s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.010, REAL:0.006, MEM:3061.0M, EPOCH TIME: 1706987300.623679
[02/03 14:08:20    443s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.010, REAL:0.006, MEM:3061.0M, EPOCH TIME: 1706987300.623784
[02/03 14:08:20    443s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.210, REAL:0.181, MEM:2997.0M, EPOCH TIME: 1706987300.624031
[02/03 14:08:20    443s] Move report: Congestion aware Tweak moves 9 insts, mean move: 4.36 um, max move: 9.52 um 
[02/03 14:08:20    443s] 	Max move on inst (g220__9945): (47.04, 32.48) --> (42.00, 28.00)
[02/03 14:08:20    443s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:00.0, mem=2997.0mb) @(0:07:23 - 0:07:23).
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 14:08:20    443s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:20    443s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:20    443s] Move report: legalization moves 3 insts, mean move: 1.68 um, max move: 3.36 um spiral
[02/03 14:08:20    443s] 	Max move on inst (g207__6131): (35.84, 28.00) --> (32.48, 28.00)
[02/03 14:08:20    443s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:20    443s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:20    443s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2965.0MB) @(0:07:23 - 0:07:23).
[02/03 14:08:20    443s] Move report: Detail placement moves 7 insts, mean move: 4.88 um, max move: 9.52 um 
[02/03 14:08:20    443s] 	Max move on inst (g220__9945): (47.04, 32.48) --> (42.00, 28.00)
[02/03 14:08:20    443s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2965.0MB
[02/03 14:08:20    443s] Statistics of distance of Instance movement in refine placement:
[02/03 14:08:20    443s]   maximum (X+Y) =         9.52 um
[02/03 14:08:20    443s]   inst (g220__9945) with max move: (47.04, 32.48) -> (42, 28)
[02/03 14:08:20    443s]   mean    (X+Y) =         4.88 um
[02/03 14:08:20    443s] Summary Report:
[02/03 14:08:20    443s] Instances move: 7 (out of 44 movable)
[02/03 14:08:20    443s] Instances flipped: 0
[02/03 14:08:20    443s] Mean displacement: 4.88 um
[02/03 14:08:20    443s] Max displacement: 9.52 um (Instance: g220__9945) (47.04, 32.48) -> (42, 28)
[02/03 14:08:20    443s] 	Length: 10 sites, height: 1 rows, site name: core_ji3v, cell type: EN2JI3VX0
[02/03 14:08:20    443s] Total instances moved : 7
[02/03 14:08:20    443s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.210, REAL:0.186, MEM:2965.0M, EPOCH TIME: 1706987300.629170
[02/03 14:08:20    443s] Total net bbox length = 9.380e+02 (3.729e+02 5.651e+02) (ext = 2.750e+02)
[02/03 14:08:20    443s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2965.0MB
[02/03 14:08:20    443s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2965.0MB) @(0:07:23 - 0:07:23).
[02/03 14:08:20    443s] *** Finished refinePlace (0:07:23 mem=2965.0M) ***
[02/03 14:08:20    443s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.13
[02/03 14:08:20    443s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.210, REAL:0.187, MEM:2965.0M, EPOCH TIME: 1706987300.629403
[02/03 14:08:20    443s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2965.0M, EPOCH TIME: 1706987300.629449
[02/03 14:08:20    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46).
[02/03 14:08:20    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:2965.0M, EPOCH TIME: 1706987300.630036
[02/03 14:08:20    443s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.220, REAL:0.197, MEM:2965.0M, EPOCH TIME: 1706987300.630086
[02/03 14:08:20    443s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:20    443s] #################################################################################
[02/03 14:08:20    443s] # Design Stage: PreRoute
[02/03 14:08:20    443s] # Design Name: counter
[02/03 14:08:20    443s] # Design Mode: 180nm
[02/03 14:08:20    443s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:20    443s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:20    443s] # Signoff Settings: SI Off 
[02/03 14:08:20    443s] #################################################################################
[02/03 14:08:20    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 2961.4M, InitMEM = 2961.4M)
[02/03 14:08:20    443s] Calculate delays in BcWc mode...
[02/03 14:08:20    443s] Start delay calculation (fullDC) (4 T). (MEM=2961.44)
[02/03 14:08:20    443s] End AAE Lib Interpolated Model. (MEM=2972.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:20    443s] Total number of fetched objects 49
[02/03 14:08:20    443s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:20    443s] End delay calculation. (MEM=3136.66 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:20    443s] End delay calculation (fullDC). (MEM=3136.66 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:20    443s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3136.7M) ***
[02/03 14:08:20    443s] eGR doReRoute: optGuide
[02/03 14:08:20    443s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3167.7M, EPOCH TIME: 1706987300.762104
[02/03 14:08:20    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] All LLGs are deleted
[02/03 14:08:20    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3167.7M, EPOCH TIME: 1706987300.762187
[02/03 14:08:20    443s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3167.7M, EPOCH TIME: 1706987300.762241
[02/03 14:08:20    443s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2999.7M, EPOCH TIME: 1706987300.762940
[02/03 14:08:20    443s] {MMLU 0 3 49}
[02/03 14:08:20    443s] ### Creating LA Mngr. totSessionCpu=0:07:23 mem=2999.7M
[02/03 14:08:20    443s] ### Creating LA Mngr, finished. totSessionCpu=0:07:23 mem=2999.7M
[02/03 14:08:20    443s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2999.66 MB )
[02/03 14:08:20    443s] (I)      ============================ Layers =============================
[02/03 14:08:20    443s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:20    443s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:20    443s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:20    443s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:20    443s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:20    443s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:20    443s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:20    443s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:20    443s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:20    443s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:20    443s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:20    443s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:20    443s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:20    443s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:20    443s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:20    443s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:20    443s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:20    443s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:20    443s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:20    443s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:20    443s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:20    443s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:20    443s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:20    443s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:20    443s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:20    443s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:20    443s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:20    443s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:20    443s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:20    443s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:20    443s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:20    443s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:20    443s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:20    443s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:20    443s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:20    443s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:20    443s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:20    443s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:20    443s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:20    443s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:20    443s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:20    443s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:20    443s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:20    443s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:20    443s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:20    443s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:20    443s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:20    443s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:20    443s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:20    443s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:20    443s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:20    443s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:20    443s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:20    443s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:20    443s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:20    443s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:20    443s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:20    443s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:20    443s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:20    443s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:20    443s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:20    443s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:20    443s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:20    443s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:20    443s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:20    443s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:20    443s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:20    443s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:20    443s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:20    443s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:20    443s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:20    443s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:20    443s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:20    443s] (I)      Started Import and model ( Curr Mem: 2999.66 MB )
[02/03 14:08:20    443s] (I)      Default pattern map key = counter_default.
[02/03 14:08:20    443s] (I)      == Non-default Options ==
[02/03 14:08:20    443s] (I)      Maximum routing layer                              : 4
[02/03 14:08:20    443s] (I)      Number of threads                                  : 4
[02/03 14:08:20    443s] (I)      Method to set GCell size                           : row
[02/03 14:08:20    443s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:08:20    443s] (I)      Use row-based GCell size
[02/03 14:08:20    443s] (I)      Use row-based GCell align
[02/03 14:08:20    443s] (I)      layer 0 area = 202000
[02/03 14:08:20    443s] (I)      layer 1 area = 202000
[02/03 14:08:20    443s] (I)      layer 2 area = 202000
[02/03 14:08:20    443s] (I)      layer 3 area = 202000
[02/03 14:08:20    443s] (I)      GCell unit size   : 4480
[02/03 14:08:20    443s] (I)      GCell multiplier  : 1
[02/03 14:08:20    443s] (I)      GCell row height  : 4480
[02/03 14:08:20    443s] (I)      Actual row height : 4480
[02/03 14:08:20    443s] (I)      GCell align ref   : 10080 10080
[02/03 14:08:20    443s] [NR-eGR] Track table information for default rule: 
[02/03 14:08:20    443s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:08:20    443s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:08:20    443s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:08:20    443s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:08:20    443s] [NR-eGR] METTP has single uniform track structure
[02/03 14:08:20    443s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:08:20    443s] (I)      ================= Default via =================
[02/03 14:08:20    443s] (I)      +---+--------------------+--------------------+
[02/03 14:08:20    443s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[02/03 14:08:20    443s] (I)      +---+--------------------+--------------------+
[02/03 14:08:20    443s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[02/03 14:08:20    443s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[02/03 14:08:20    443s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[02/03 14:08:20    443s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[02/03 14:08:20    443s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[02/03 14:08:20    443s] (I)      +---+--------------------+--------------------+
[02/03 14:08:20    443s] [NR-eGR] Read 51 PG shapes
[02/03 14:08:20    443s] [NR-eGR] Read 0 clock shapes
[02/03 14:08:20    443s] [NR-eGR] Read 0 other shapes
[02/03 14:08:20    443s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:08:20    443s] [NR-eGR] #Instance Blockages : 0
[02/03 14:08:20    443s] [NR-eGR] #PG Blockages       : 51
[02/03 14:08:20    443s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:08:20    443s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:08:20    443s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:08:20    443s] [NR-eGR] #Other Blockages    : 0
[02/03 14:08:20    443s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:08:20    443s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 32
[02/03 14:08:20    443s] [NR-eGR] Read 49 nets ( ignored 3 )
[02/03 14:08:20    443s] (I)      early_global_route_priority property id does not exist.
[02/03 14:08:20    443s] (I)      Read Num Blocks=51  Num Prerouted Wires=32  Num CS=0
[02/03 14:08:20    443s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 24
[02/03 14:08:20    443s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 7
[02/03 14:08:20    443s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 1
[02/03 14:08:20    443s] (I)      Number of ignored nets                =      3
[02/03 14:08:20    443s] (I)      Number of connected nets              =      0
[02/03 14:08:20    443s] (I)      Number of fixed nets                  =      3.  Ignored: Yes
[02/03 14:08:20    443s] (I)      Number of clock nets                  =      3.  Ignored: No
[02/03 14:08:20    443s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:08:20    443s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:08:20    443s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:08:20    443s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:08:20    443s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:08:20    443s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:08:20    443s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:08:20    443s] (I)      Ndr track 0 does not exist
[02/03 14:08:20    443s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:08:20    443s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:08:20    443s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:08:20    443s] (I)      Site width          :   560  (dbu)
[02/03 14:08:20    443s] (I)      Row height          :  4480  (dbu)
[02/03 14:08:20    443s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:08:20    443s] (I)      GCell width         :  4480  (dbu)
[02/03 14:08:20    443s] (I)      GCell height        :  4480  (dbu)
[02/03 14:08:20    443s] (I)      Grid                :    17    15     4
[02/03 14:08:20    443s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:08:20    443s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:08:20    443s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:08:20    443s] (I)      Default wire width  :   230   280   280   280
[02/03 14:08:20    443s] (I)      Default wire space  :   230   280   280   280
[02/03 14:08:20    443s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:08:20    443s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:08:20    443s] (I)      First track coord   :   280   280   280   280
[02/03 14:08:20    443s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:08:20    443s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:08:20    443s] (I)      Num of masks        :     1     1     1     1
[02/03 14:08:20    443s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:08:20    443s] (I)      --------------------------------------------------------
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] [NR-eGR] ============ Routing rule table ============
[02/03 14:08:20    443s] [NR-eGR] Rule id: 0  Nets: 46
[02/03 14:08:20    443s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:08:20    443s] (I)                    Layer    2    3    4 
[02/03 14:08:20    443s] (I)                    Pitch  560  560  560 
[02/03 14:08:20    443s] (I)             #Used tracks    1    1    1 
[02/03 14:08:20    443s] (I)       #Fully used tracks    1    1    1 
[02/03 14:08:20    443s] [NR-eGR] ========================================
[02/03 14:08:20    443s] [NR-eGR] 
[02/03 14:08:20    443s] (I)      =============== Blocked Tracks ===============
[02/03 14:08:20    443s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:20    443s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:08:20    443s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:20    443s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:08:20    443s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:08:20    443s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:08:20    443s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:08:20    443s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:20    443s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2999.66 MB )
[02/03 14:08:20    443s] (I)      Reset routing kernel
[02/03 14:08:20    443s] (I)      Started Global Routing ( Curr Mem: 2999.66 MB )
[02/03 14:08:20    443s] (I)      totalPins=147  totalGlobalPin=140 (95.24%)
[02/03 14:08:20    443s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:08:20    443s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 4]
[02/03 14:08:20    443s] (I)      
[02/03 14:08:20    443s] (I)      ============  Phase 1a Route ============
[02/03 14:08:20    443s] (I)      Usage: 196 = (72 H, 124 V) = (3.65% H, 3.64% V) = (3.226e+02um H, 5.555e+02um V)
[02/03 14:08:20    443s] (I)      
[02/03 14:08:20    443s] (I)      ============  Phase 1b Route ============
[02/03 14:08:20    443s] (I)      Usage: 196 = (72 H, 124 V) = (3.65% H, 3.64% V) = (3.226e+02um H, 5.555e+02um V)
[02/03 14:08:20    443s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.780800e+02um
[02/03 14:08:20    443s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:08:20    443s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:08:20    443s] (I)      
[02/03 14:08:20    443s] (I)      ============  Phase 1c Route ============
[02/03 14:08:20    443s] (I)      Usage: 196 = (72 H, 124 V) = (3.65% H, 3.64% V) = (3.226e+02um H, 5.555e+02um V)
[02/03 14:08:20    443s] (I)      
[02/03 14:08:20    443s] (I)      ============  Phase 1d Route ============
[02/03 14:08:20    443s] (I)      Usage: 196 = (72 H, 124 V) = (3.65% H, 3.64% V) = (3.226e+02um H, 5.555e+02um V)
[02/03 14:08:20    443s] (I)      
[02/03 14:08:20    443s] (I)      ============  Phase 1e Route ============
[02/03 14:08:20    443s] (I)      Usage: 196 = (72 H, 124 V) = (3.65% H, 3.64% V) = (3.226e+02um H, 5.555e+02um V)
[02/03 14:08:20    443s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.780800e+02um
[02/03 14:08:20    443s] (I)      
[02/03 14:08:20    443s] (I)      ============  Phase 1l Route ============
[02/03 14:08:20    443s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:08:20    443s] (I)      Layer  2:       1320       160         0         112        1792    ( 5.88%) 
[02/03 14:08:20    443s] (I)      Layer  3:       1856       103         0           0        1920    ( 0.00%) 
[02/03 14:08:20    443s] (I)      Layer  4:       1834        44         0           0        1904    ( 0.00%) 
[02/03 14:08:20    443s] (I)      Total:          5010       307         0         112        5616    ( 1.96%) 
[02/03 14:08:20    443s] (I)      
[02/03 14:08:20    443s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:08:20    443s] [NR-eGR]                        OverCon            
[02/03 14:08:20    443s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:08:20    443s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:08:20    443s] [NR-eGR] ----------------------------------------------
[02/03 14:08:20    443s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:20    443s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:20    443s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:20    443s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:20    443s] [NR-eGR] ----------------------------------------------
[02/03 14:08:20    443s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:08:20    443s] [NR-eGR] 
[02/03 14:08:20    443s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3000.67 MB )
[02/03 14:08:20    443s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:08:20    443s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:08:20    443s] (I)      ============= Track Assignment ============
[02/03 14:08:20    443s] (I)      Started Track Assignment (4T) ( Curr Mem: 3000.67 MB )
[02/03 14:08:20    443s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[02/03 14:08:20    443s] (I)      Run Multi-thread track assignment
[02/03 14:08:20    443s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3000.67 MB )
[02/03 14:08:20    443s] (I)      Started Export ( Curr Mem: 3000.67 MB )
[02/03 14:08:20    443s] [NR-eGR]                 Length (um)  Vias 
[02/03 14:08:20    443s] [NR-eGR] ----------------------------------
[02/03 14:08:20    443s] [NR-eGR]  MET1    (1H)             1   149 
[02/03 14:08:20    443s] [NR-eGR]  MET2    (2V)           471   194 
[02/03 14:08:20    443s] [NR-eGR]  MET3    (3H)           453    33 
[02/03 14:08:20    443s] [NR-eGR]  MET4    (4V)           219     0 
[02/03 14:08:20    443s] [NR-eGR]  METTP   (5H)             0     0 
[02/03 14:08:20    443s] [NR-eGR]  METTPL  (6V)             0     0 
[02/03 14:08:20    443s] [NR-eGR] ----------------------------------
[02/03 14:08:20    443s] [NR-eGR]          Total         1143   376 
[02/03 14:08:20    443s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:20    443s] [NR-eGR] Total half perimeter of net bounding box: 938um
[02/03 14:08:20    443s] [NR-eGR] Total length: 1143um, number of vias: 376
[02/03 14:08:20    443s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:20    443s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/03 14:08:20    443s] [NR-eGR] --------------------------------------------------------------------------
[02/03 14:08:20    443s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2991.16 MB )
[02/03 14:08:20    443s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2958.16 MB )
[02/03 14:08:20    443s] (I)      ====================================== Runtime Summary ======================================
[02/03 14:08:20    443s] (I)       Step                                        %        Start       Finish      Real       CPU 
[02/03 14:08:20    443s] (I)      ---------------------------------------------------------------------------------------------
[02/03 14:08:20    443s] (I)       Early Global Route kernel             100.00%  1380.16 sec  1380.22 sec  0.06 sec  0.07 sec 
[02/03 14:08:20    443s] (I)       +-Import and model                      8.12%  1380.17 sec  1380.18 sec  0.00 sec  0.01 sec 
[02/03 14:08:20    443s] (I)       | +-Create place DB                     0.71%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Import place data                 0.55%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Read instances and placement    0.14%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Read nets                       0.09%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Create route DB                     4.95%  1380.17 sec  1380.18 sec  0.00 sec  0.01 sec 
[02/03 14:08:20    443s] (I)       | | +-Import route data (4T)            4.52%  1380.17 sec  1380.18 sec  0.00 sec  0.01 sec 
[02/03 14:08:20    443s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.40%  1380.17 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | | +-Read routing blockages        0.01%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | | +-Read instance blockages       0.03%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | | +-Read PG blockages             0.05%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | | +-Read clock blockages          0.03%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | | +-Read other blockages          0.03%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | | +-Read halo blockages           0.01%  1380.17 sec  1380.17 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | | +-Read boundary cut boxes       0.00%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Read blackboxes                 0.02%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Read prerouted                  0.09%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Read unlegalized nets           0.01%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Read nets                       0.06%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Set up via pillars              0.01%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Initialize 3D grid graph        0.02%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Model blockage capacity         0.30%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | | +-Initialize 3D capacity        0.11%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Read aux data                       0.01%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Others data preparation             0.01%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Create route kernel                 1.58%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       +-Global Routing                       19.39%  1380.18 sec  1380.19 sec  0.01 sec  0.02 sec 
[02/03 14:08:20    443s] (I)       | +-Initialization                      0.06%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Net group 1                        18.09%  1380.18 sec  1380.19 sec  0.01 sec  0.02 sec 
[02/03 14:08:20    443s] (I)       | | +-Generate topology (4T)            1.57%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Phase 1a                          1.61%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Pattern routing (4T)            1.08%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Add via demand to 2D            0.03%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Phase 1b                          0.07%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Phase 1c                          0.02%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Phase 1d                          0.03%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Phase 1e                          0.22%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | | +-Route legalization              0.01%  1380.18 sec  1380.18 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Phase 1l                         13.00%  1380.18 sec  1380.19 sec  0.01 sec  0.02 sec 
[02/03 14:08:20    443s] (I)       | | | +-Layer assignment (4T)          12.68%  1380.18 sec  1380.19 sec  0.01 sec  0.02 sec 
[02/03 14:08:20    443s] (I)       | +-Clean cong LA                       0.00%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       +-Export 3D cong map                    0.28%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Export 2D cong map                  0.06%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       +-Extract Global 3D Wires               0.02%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       +-Track Assignment (4T)                 2.85%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Initialization                      0.04%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Track Assignment Kernel             2.16%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Free Memory                         0.01%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       +-Export                               36.22%  1380.19 sec  1380.21 sec  0.02 sec  0.02 sec 
[02/03 14:08:20    443s] (I)       | +-Export DB wires                     1.32%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Export all nets (4T)              0.45%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | | +-Set wire vias (4T)                0.26%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Report wirelength                   1.44%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Update net boxes                    0.12%  1380.19 sec  1380.19 sec  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)       | +-Update timing                      32.61%  1380.19 sec  1380.21 sec  0.02 sec  0.02 sec 
[02/03 14:08:20    443s] (I)       +-Postprocess design                    6.54%  1380.21 sec  1380.21 sec  0.00 sec  0.01 sec 
[02/03 14:08:20    443s] (I)      ==================== Summary by functions =====================
[02/03 14:08:20    443s] (I)       Lv  Step                                %      Real       CPU 
[02/03 14:08:20    443s] (I)      ---------------------------------------------------------------
[02/03 14:08:20    443s] (I)        0  Early Global Route kernel     100.00%  0.06 sec  0.07 sec 
[02/03 14:08:20    443s] (I)        1  Export                         36.22%  0.02 sec  0.02 sec 
[02/03 14:08:20    443s] (I)        1  Global Routing                 19.39%  0.01 sec  0.02 sec 
[02/03 14:08:20    443s] (I)        1  Import and model                8.12%  0.00 sec  0.01 sec 
[02/03 14:08:20    443s] (I)        1  Postprocess design              6.54%  0.00 sec  0.01 sec 
[02/03 14:08:20    443s] (I)        1  Track Assignment (4T)           2.85%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        1  Export 3D cong map              0.28%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        1  Extract Global 3D Wires         0.02%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Update timing                  32.61%  0.02 sec  0.02 sec 
[02/03 14:08:20    443s] (I)        2  Net group 1                    18.09%  0.01 sec  0.02 sec 
[02/03 14:08:20    443s] (I)        2  Create route DB                 4.95%  0.00 sec  0.01 sec 
[02/03 14:08:20    443s] (I)        2  Track Assignment Kernel         2.16%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Create route kernel             1.58%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Report wirelength               1.44%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Export DB wires                 1.32%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Create place DB                 0.71%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Update net boxes                0.12%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Initialization                  0.10%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Export 2D cong map              0.06%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Others data preparation         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Phase 1l                       13.00%  0.01 sec  0.02 sec 
[02/03 14:08:20    443s] (I)        3  Import route data (4T)          4.52%  0.00 sec  0.01 sec 
[02/03 14:08:20    443s] (I)        3  Phase 1a                        1.61%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Generate topology (4T)          1.57%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Import place data               0.55%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Export all nets (4T)            0.45%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Set wire vias (4T)              0.26%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Phase 1e                        0.22%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Layer assignment (4T)          12.68%  0.01 sec  0.02 sec 
[02/03 14:08:20    443s] (I)        4  Read blockages ( Layer 2-4 )    1.40%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Pattern routing (4T)            1.08%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Model blockage capacity         0.30%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Read nets                       0.15%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Read instances and placement    0.14%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Read prerouted                  0.09%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Add via demand to 2D            0.03%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        5  Initialize 3D capacity          0.11%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        5  Read PG blockages               0.05%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        5  Read instance blockages         0.03%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[02/03 14:08:20    443s] Extraction called for design 'counter' of instances=46 and nets=51 using extraction engine 'preRoute' .
[02/03 14:08:20    443s] PreRoute RC Extraction called for design counter.
[02/03 14:08:20    443s] RC Extraction called in multi-corner(2) mode.
[02/03 14:08:20    443s] RCMode: PreRoute
[02/03 14:08:20    443s]       RC Corner Indexes            0       1   
[02/03 14:08:20    443s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:08:20    443s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:20    443s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:20    443s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:20    443s] Shrink Factor                : 1.00000
[02/03 14:08:20    443s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 14:08:20    443s] Using capacitance table file ...
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] Trim Metal Layers:
[02/03 14:08:20    443s] LayerId::1 widthSet size::4
[02/03 14:08:20    443s] LayerId::2 widthSet size::4
[02/03 14:08:20    443s] LayerId::3 widthSet size::4
[02/03 14:08:20    443s] LayerId::4 widthSet size::4
[02/03 14:08:20    443s] LayerId::5 widthSet size::4
[02/03 14:08:20    443s] LayerId::6 widthSet size::2
[02/03 14:08:20    443s] Updating RC grid for preRoute extraction ...
[02/03 14:08:20    443s] eee: pegSigSF::1.070000
[02/03 14:08:20    443s] Initializing multi-corner capacitance tables ... 
[02/03 14:08:20    443s] Initializing multi-corner resistance tables ...
[02/03 14:08:20    443s] eee: l::1 avDens::0.071013 usedTrk::22.724107 availTrk::320.000000 sigTrk::22.724107
[02/03 14:08:20    443s] eee: l::2 avDens::0.057581 usedTrk::18.425892 availTrk::320.000000 sigTrk::18.425892
[02/03 14:08:20    443s] eee: l::3 avDens::0.031602 usedTrk::10.112500 availTrk::320.000000 sigTrk::10.112500
[02/03 14:08:20    443s] eee: l::4 avDens::0.030562 usedTrk::4.889956 availTrk::160.000000 sigTrk::4.889956
[02/03 14:08:20    443s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:20    443s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:20    443s] {RT max_rc 0 4 4 0}
[02/03 14:08:20    443s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.215389 aWlH=0.000000 lMod=0 pMax=0.858900 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:08:20    443s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2958.156M)
[02/03 14:08:20    443s] Compute RC Scale Done ...
[02/03 14:08:20    443s] OPERPROF: Starting HotSpotCal at level 1, MEM:2977.2M, EPOCH TIME: 1706987300.848590
[02/03 14:08:20    443s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:20    443s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 14:08:20    443s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:20    443s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 14:08:20    443s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:20    443s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:08:20    443s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:08:20    443s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2977.2M, EPOCH TIME: 1706987300.850460
[02/03 14:08:20    443s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[02/03 14:08:20    443s] Begin: GigaOpt Route Type Constraints Refinement
[02/03 14:08:20    443s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:23.4/1:01:08.8 (0.1), mem = 2977.2M
[02/03 14:08:20    443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.24
[02/03 14:08:20    443s] ### Creating RouteCongInterface, started
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] #optDebug: {0, 1.000}
[02/03 14:08:20    443s] ### Creating RouteCongInterface, finished
[02/03 14:08:20    443s] Updated routing constraints on 0 nets.
[02/03 14:08:20    443s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.24
[02/03 14:08:20    443s] Bottom Preferred Layer:
[02/03 14:08:20    443s] +-------------+------------+----------+
[02/03 14:08:20    443s] |    Layer    |    CLK     |   Rule   |
[02/03 14:08:20    443s] +-------------+------------+----------+
[02/03 14:08:20    443s] | MET2 (z=2)  |          3 | default  |
[02/03 14:08:20    443s] +-------------+------------+----------+
[02/03 14:08:20    443s] Via Pillar Rule:
[02/03 14:08:20    443s]     None
[02/03 14:08:20    443s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.4), totSession cpu/real = 0:07:23.4/1:01:08.8 (0.1), mem = 2977.2M
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] =============================================================================================
[02/03 14:08:20    443s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.18-s099_1
[02/03 14:08:20    443s] =============================================================================================
[02/03 14:08:20    443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:20    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:20    443s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  25.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    443s] [ MISC                   ]          0:00:00.0  (  75.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:20    443s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:20    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] End: GigaOpt Route Type Constraints Refinement
[02/03 14:08:20    443s] skip EGR on cluster skew clock nets.
[02/03 14:08:20    443s] OPTC: user 20.0
[02/03 14:08:20    443s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:20    443s] #################################################################################
[02/03 14:08:20    443s] # Design Stage: PreRoute
[02/03 14:08:20    443s] # Design Name: counter
[02/03 14:08:20    443s] # Design Mode: 180nm
[02/03 14:08:20    443s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:20    443s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:20    443s] # Signoff Settings: SI Off 
[02/03 14:08:20    443s] #################################################################################
[02/03 14:08:20    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 2984.8M, InitMEM = 2984.8M)
[02/03 14:08:20    443s] Calculate delays in BcWc mode...
[02/03 14:08:20    443s] Start delay calculation (fullDC) (4 T). (MEM=2985.79)
[02/03 14:08:20    443s] End AAE Lib Interpolated Model. (MEM=2997.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:20    443s] Total number of fetched objects 49
[02/03 14:08:20    443s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:20    443s] End delay calculation. (MEM=3136.99 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:20    443s] End delay calculation (fullDC). (MEM=3136.99 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:20    443s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3137.0M) ***
[02/03 14:08:20    443s] Begin: GigaOpt postEco DRV Optimization
[02/03 14:08:20    443s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/03 14:08:20    443s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:23.6/1:01:08.9 (0.1), mem = 3168.0M
[02/03 14:08:20    443s] Info: 3 nets with fixed/cover wires excluded.
[02/03 14:08:20    443s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:08:20    443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.25
[02/03 14:08:20    443s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:08:20    443s] ### Creating PhyDesignMc. totSessionCpu=0:07:24 mem=3168.0M
[02/03 14:08:20    443s] OPERPROF: Starting DPlace-Init at level 1, MEM:3168.0M, EPOCH TIME: 1706987300.969593
[02/03 14:08:20    443s] Processing tracks to init pin-track alignment.
[02/03 14:08:20    443s] z: 2, totalTracks: 1
[02/03 14:08:20    443s] z: 4, totalTracks: 1
[02/03 14:08:20    443s] z: 6, totalTracks: 1
[02/03 14:08:20    443s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:20    443s] All LLGs are deleted
[02/03 14:08:20    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3168.0M, EPOCH TIME: 1706987300.971333
[02/03 14:08:20    443s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3168.0M, EPOCH TIME: 1706987300.971415
[02/03 14:08:20    443s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3168.0M, EPOCH TIME: 1706987300.971481
[02/03 14:08:20    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:20    443s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3168.0M, EPOCH TIME: 1706987300.971655
[02/03 14:08:20    443s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:20    443s] Core basic site is core_ji3v
[02/03 14:08:20    443s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3168.0M, EPOCH TIME: 1706987300.979524
[02/03 14:08:20    443s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:20    443s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:20    443s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3169.0M, EPOCH TIME: 1706987300.980714
[02/03 14:08:20    443s] Fast DP-INIT is on for default
[02/03 14:08:20    443s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:08:20    443s] Atter site array init, number of instance map data is 0.
[02/03 14:08:20    443s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3169.0M, EPOCH TIME: 1706987300.981039
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:20    443s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3169.0M, EPOCH TIME: 1706987300.981486
[02/03 14:08:20    443s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3169.0M, EPOCH TIME: 1706987300.981534
[02/03 14:08:20    443s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3169.0M, EPOCH TIME: 1706987300.982651
[02/03 14:08:20    443s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3169.0MB).
[02/03 14:08:20    443s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:3169.0M, EPOCH TIME: 1706987300.982751
[02/03 14:08:20    443s] TotalInstCnt at PhyDesignMc Initialization: 46
[02/03 14:08:20    443s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:24 mem=3169.0M
[02/03 14:08:20    443s] ### Creating RouteCongInterface, started
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[02/03 14:08:20    443s] 
[02/03 14:08:20    443s] #optDebug: {0, 1.000}
[02/03 14:08:20    443s] ### Creating RouteCongInterface, finished
[02/03 14:08:20    443s] ### Creating LA Mngr. totSessionCpu=0:07:24 mem=3169.0M
[02/03 14:08:20    443s] ### Creating LA Mngr, finished. totSessionCpu=0:07:24 mem=3169.0M
[02/03 14:08:21    443s] [GPS-DRV] Optimizer parameters ============================= 
[02/03 14:08:21    443s] [GPS-DRV] maxDensity (design): 0.95
[02/03 14:08:21    443s] [GPS-DRV] maxLocalDensity: 0.98
[02/03 14:08:21    443s] [GPS-DRV] MaxBufDistForPlaceBlk: 686 Microns
[02/03 14:08:21    443s] [GPS-DRV] All active and enabled setup views
[02/03 14:08:21    443s] [GPS-DRV]     slow_functional_mode
[02/03 14:08:21    443s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/03 14:08:21    443s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/03 14:08:21    443s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/03 14:08:21    443s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/03 14:08:21    443s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[02/03 14:08:21    443s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3264.7M, EPOCH TIME: 1706987301.057408
[02/03 14:08:21    443s] Found 0 hard placement blockage before merging.
[02/03 14:08:21    443s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3264.7M, EPOCH TIME: 1706987301.057490
[02/03 14:08:21    443s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:08:21    443s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/03 14:08:21    443s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:08:21    443s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/03 14:08:21    443s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:08:21    443s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 14:08:21    443s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0| 41.37%|          |         |
[02/03 14:08:21    443s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 14:08:21    443s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0| 41.37%| 0:00:00.0|  3280.7M|
[02/03 14:08:21    443s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:08:21    443s] 
[02/03 14:08:21    443s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3280.7M) ***
[02/03 14:08:21    443s] 
[02/03 14:08:21    443s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:08:21    443s] Total-nets :: 49, Stn-nets :: 0, ratio :: 0 %, Total-len 1143.37, Stn-len 0
[02/03 14:08:21    443s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3169.0M, EPOCH TIME: 1706987301.061858
[02/03 14:08:21    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46).
[02/03 14:08:21    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:21    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:21    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:21    443s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3010.0M, EPOCH TIME: 1706987301.062748
[02/03 14:08:21    443s] TotalInstCnt at PhyDesignMc Destruction: 46
[02/03 14:08:21    443s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.25
[02/03 14:08:21    443s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:07:23.6/1:01:09.0 (0.1), mem = 3010.0M
[02/03 14:08:21    443s] 
[02/03 14:08:21    443s] =============================================================================================
[02/03 14:08:21    443s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.18-s099_1
[02/03 14:08:21    443s] =============================================================================================
[02/03 14:08:21    443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:21    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:21    443s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:21    443s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:21    443s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  15.8 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:08:21    443s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:21    443s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:21    443s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:21    443s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:21    443s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:21    443s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:21    443s] [ MISC                   ]          0:00:00.1  (  80.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:08:21    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:21    443s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:08:21    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:21    443s] 
[02/03 14:08:21    443s] End: GigaOpt postEco DRV Optimization
[02/03 14:08:21    443s] **INFO: Flow update: Design timing is met.
[02/03 14:08:21    443s] **INFO: Skipping refine place as no non-legal commits were detected
[02/03 14:08:21    443s] **INFO: Flow update: Design timing is met.
[02/03 14:08:21    443s] **INFO: Flow update: Design timing is met.
[02/03 14:08:21    443s] **INFO: Flow update: Design timing is met.
[02/03 14:08:21    443s] #optDebug: fT-D <X 1 0 0 0>
[02/03 14:08:21    443s] Register exp ratio and priority group on 0 nets on 49 nets : 
[02/03 14:08:21    443s] 
[02/03 14:08:21    443s] Active setup views:
[02/03 14:08:21    443s]  slow_functional_mode
[02/03 14:08:21    443s]   Dominating endpoints: 0
[02/03 14:08:21    443s]   Dominating TNS: -0.000
[02/03 14:08:21    443s] 
[02/03 14:08:21    443s] Extraction called for design 'counter' of instances=46 and nets=51 using extraction engine 'preRoute' .
[02/03 14:08:21    443s] PreRoute RC Extraction called for design counter.
[02/03 14:08:21    443s] RC Extraction called in multi-corner(2) mode.
[02/03 14:08:21    443s] RCMode: PreRoute
[02/03 14:08:21    443s]       RC Corner Indexes            0       1   
[02/03 14:08:21    443s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:08:21    443s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:21    443s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:21    443s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:08:21    443s] Shrink Factor                : 1.00000
[02/03 14:08:21    443s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 14:08:21    443s] Using capacitance table file ...
[02/03 14:08:21    443s] 
[02/03 14:08:21    443s] Trim Metal Layers:
[02/03 14:08:21    443s] LayerId::1 widthSet size::4
[02/03 14:08:21    443s] LayerId::2 widthSet size::4
[02/03 14:08:21    443s] LayerId::3 widthSet size::4
[02/03 14:08:21    443s] LayerId::4 widthSet size::4
[02/03 14:08:21    443s] LayerId::5 widthSet size::4
[02/03 14:08:21    443s] LayerId::6 widthSet size::2
[02/03 14:08:21    443s] Updating RC grid for preRoute extraction ...
[02/03 14:08:21    443s] eee: pegSigSF::1.070000
[02/03 14:08:21    443s] Initializing multi-corner capacitance tables ... 
[02/03 14:08:21    443s] Initializing multi-corner resistance tables ...
[02/03 14:08:21    443s] eee: l::1 avDens::0.071013 usedTrk::22.724107 availTrk::320.000000 sigTrk::22.724107
[02/03 14:08:21    443s] eee: l::2 avDens::0.057581 usedTrk::18.425892 availTrk::320.000000 sigTrk::18.425892
[02/03 14:08:21    443s] eee: l::3 avDens::0.031602 usedTrk::10.112500 availTrk::320.000000 sigTrk::10.112500
[02/03 14:08:21    443s] eee: l::4 avDens::0.030562 usedTrk::4.889956 availTrk::160.000000 sigTrk::4.889956
[02/03 14:08:21    443s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:21    443s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:08:21    443s] {RT max_rc 0 4 4 0}
[02/03 14:08:21    443s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.215389 aWlH=0.000000 lMod=0 pMax=0.858900 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:08:21    443s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2973.875M)
[02/03 14:08:21    443s] Starting delay calculation for Setup views
[02/03 14:08:21    443s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:21    443s] #################################################################################
[02/03 14:08:21    443s] # Design Stage: PreRoute
[02/03 14:08:21    443s] # Design Name: counter
[02/03 14:08:21    443s] # Design Mode: 180nm
[02/03 14:08:21    443s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:21    443s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:21    443s] # Signoff Settings: SI Off 
[02/03 14:08:21    443s] #################################################################################
[02/03 14:08:21    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 2997.0M, InitMEM = 2997.0M)
[02/03 14:08:21    443s] Calculate delays in BcWc mode...
[02/03 14:08:21    443s] Start delay calculation (fullDC) (4 T). (MEM=2996.98)
[02/03 14:08:21    443s] End AAE Lib Interpolated Model. (MEM=3008.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:21    443s] Total number of fetched objects 49
[02/03 14:08:21    443s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:21    443s] End delay calculation. (MEM=3148.19 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:21    443s] End delay calculation (fullDC). (MEM=3148.19 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:21    443s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3148.2M) ***
[02/03 14:08:21    443s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:24 mem=3179.2M)
[02/03 14:08:21    443s] OPTC: user 20.0
[02/03 14:08:21    443s] Reported timing to dir ./timingReports
[02/03 14:08:21    443s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2071.9M, totSessionCpu=0:07:24 **
[02/03 14:08:21    443s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3021.2M, EPOCH TIME: 1706987301.236366
[02/03 14:08:21    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:21    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:21    443s] 
[02/03 14:08:21    443s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:21    443s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3021.2M, EPOCH TIME: 1706987301.244671
[02/03 14:08:21    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:21    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.274  |  0.274  |  1.984  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3027.5M, EPOCH TIME: 1706987302.074311
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:22    443s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:3027.5M, EPOCH TIME: 1706987302.087391
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] Density: 41.368%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 14:08:22    443s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3027.5M, EPOCH TIME: 1706987302.088574
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:22    443s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3027.5M, EPOCH TIME: 1706987302.096081
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2073.9M, totSessionCpu=0:07:24 **
[02/03 14:08:22    443s] *** Finished optDesign ***
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.3 real=0:00:07.0)
[02/03 14:08:22    443s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[02/03 14:08:22    443s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[02/03 14:08:22    443s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/03 14:08:22    443s] Deleting Lib Analyzer.
[02/03 14:08:22    443s] Info: Destroy the CCOpt slew target map.
[02/03 14:08:22    443s] clean pInstBBox. size 0
[02/03 14:08:22    443s] All LLGs are deleted
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3027.5M, EPOCH TIME: 1706987302.125577
[02/03 14:08:22    443s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3027.5M, EPOCH TIME: 1706987302.125758
[02/03 14:08:22    443s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:08:22    443s] *** optDesign #1 [finish] : cpu/real = 0:00:04.8/0:00:05.4 (0.9), totSession cpu/real = 0:07:23.9/1:01:10.0 (0.1), mem = 3027.5M
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] =============================================================================================
[02/03 14:08:22    443s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[02/03 14:08:22    443s] =============================================================================================
[02/03 14:08:22    443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:22    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:22    443s] [ InitOpt                ]      1   0:00:01.3  (  23.2 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 14:08:22    443s] [ GlobalOpt              ]      1   0:00:00.7  (  13.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:08:22    443s] [ DrvOpt                 ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:08:22    443s] [ SimplifyNetlist        ]      1   0:00:00.7  (  12.6 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:08:22    443s] [ AreaOpt                ]      1   0:00:00.7  (  12.6 % )     0:00:00.7 /  0:00:00.8    1.0
[02/03 14:08:22    443s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:22    443s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.1 % )     0:00:01.0 /  0:00:00.2    0.2
[02/03 14:08:22    443s] [ DrvReport              ]      2   0:00:00.8  (  14.4 % )     0:00:00.8 /  0:00:00.0    0.0
[02/03 14:08:22    443s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:22    443s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:22    443s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:22    443s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[02/03 14:08:22    443s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:22    443s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:22    443s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:22    443s] [ RefinePlace            ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.4
[02/03 14:08:22    443s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:08:22    443s] [ ExtractRC              ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.1
[02/03 14:08:22    443s] [ TimingUpdate           ]     24   0:00:00.1  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.1
[02/03 14:08:22    443s] [ FullDelayCalc          ]      4   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.3    1.1
[02/03 14:08:22    443s] [ TimingReport           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:08:22    443s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 14:08:22    443s] [ MISC                   ]          0:00:00.5  (   8.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 14:08:22    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:22    443s]  optDesign #1 TOTAL                 0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:04.8    0.9
[02/03 14:08:22    443s] ---------------------------------------------------------------------------------------------
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:22    443s] <CMD> optDesign -postCTS -hold
[02/03 14:08:22    443s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2027.5M, totSessionCpu=0:07:24 **
[02/03 14:08:22    443s] *** optDesign #2 [begin] : totSession cpu/real = 0:07:23.9/1:01:10.0 (0.1), mem = 2989.5M
[02/03 14:08:22    443s] Info: 4 threads available for lower-level modules during optimization.
[02/03 14:08:22    443s] GigaOpt running with 4 threads.
[02/03 14:08:22    443s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:07:23.9/1:01:10.0 (0.1), mem = 2989.5M
[02/03 14:08:22    443s] **INFO: User settings:
[02/03 14:08:22    443s] setDesignMode -process                            180
[02/03 14:08:22    443s] setExtractRCMode -coupling_c_th                   3
[02/03 14:08:22    443s] setExtractRCMode -engine                          preRoute
[02/03 14:08:22    443s] setExtractRCMode -relative_c_th                   0.03
[02/03 14:08:22    443s] setExtractRCMode -total_c_th                      5
[02/03 14:08:22    443s] setUsefulSkewMode -ecoRoute                       false
[02/03 14:08:22    443s] setUsefulSkewMode -maxAllowedDelay                1
[02/03 14:08:22    443s] setUsefulSkewMode -noBoundary                     false
[02/03 14:08:22    443s] setDelayCalMode -enable_high_fanout               true
[02/03 14:08:22    443s] setDelayCalMode -engine                           aae
[02/03 14:08:22    443s] setDelayCalMode -ignoreNetLoad                    false
[02/03 14:08:22    443s] setDelayCalMode -socv_accuracy_mode               low
[02/03 14:08:22    443s] setOptMode -activeSetupViews                      { slow_functional_mode }
[02/03 14:08:22    443s] setOptMode -autoSetupViews                        { slow_functional_mode}
[02/03 14:08:22    443s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[02/03 14:08:22    443s] setOptMode -drcMargin                             0
[02/03 14:08:22    443s] setOptMode -fixCap                                true
[02/03 14:08:22    443s] setOptMode -fixDrc                                true
[02/03 14:08:22    443s] setOptMode -fixFanoutLoad                         false
[02/03 14:08:22    443s] setOptMode -fixTran                               true
[02/03 14:08:22    443s] setOptMode -optimizeFF                            true
[02/03 14:08:22    443s] setOptMode -preserveAllSequential                 false
[02/03 14:08:22    443s] setOptMode -setupTargetSlack                      0
[02/03 14:08:22    443s] setAnalysisMode -analysisType                     bcwc
[02/03 14:08:22    443s] setAnalysisMode -checkType                        setup
[02/03 14:08:22    443s] setAnalysisMode -clkSrcPath                       true
[02/03 14:08:22    443s] setAnalysisMode -clockPropagation                 sdcControl
[02/03 14:08:22    443s] setAnalysisMode -usefulSkew                       true
[02/03 14:08:22    443s] setAnalysisMode -virtualIPO                       false
[02/03 14:08:22    443s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[02/03 14:08:22    443s] setRouteMode -earlyGlobalMaxRouteLayer            4
[02/03 14:08:22    443s] setRouteMode -earlyGlobalMinRouteLayer            2
[02/03 14:08:22    443s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/03 14:08:22    443s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:22    443s] Summary for sequential cells identification: 
[02/03 14:08:22    443s]   Identified SBFF number: 33
[02/03 14:08:22    443s]   Identified MBFF number: 0
[02/03 14:08:22    443s]   Identified SB Latch number: 0
[02/03 14:08:22    443s]   Identified MB Latch number: 0
[02/03 14:08:22    443s]   Not identified SBFF number: 0
[02/03 14:08:22    443s]   Not identified MBFF number: 0
[02/03 14:08:22    443s]   Not identified SB Latch number: 0
[02/03 14:08:22    443s]   Not identified MB Latch number: 0
[02/03 14:08:22    443s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:22    443s]  Visiting view : slow_functional_mode
[02/03 14:08:22    443s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:22    443s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:22    443s]  Visiting view : fast_functional_mode
[02/03 14:08:22    443s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:22    443s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:22    443s] TLC MultiMap info (StdDelay):
[02/03 14:08:22    443s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:22    443s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:22    443s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:22    443s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:22    443s]  Setting StdDelay to: 91ps
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:22    443s] Need call spDPlaceInit before registerPrioInstLoc.
[02/03 14:08:22    443s] OPERPROF: Starting DPlace-Init at level 1, MEM:2991.5M, EPOCH TIME: 1706987302.162072
[02/03 14:08:22    443s] Processing tracks to init pin-track alignment.
[02/03 14:08:22    443s] z: 2, totalTracks: 1
[02/03 14:08:22    443s] z: 4, totalTracks: 1
[02/03 14:08:22    443s] z: 6, totalTracks: 1
[02/03 14:08:22    443s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:22    443s] All LLGs are deleted
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2991.5M, EPOCH TIME: 1706987302.163928
[02/03 14:08:22    443s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2991.5M, EPOCH TIME: 1706987302.164012
[02/03 14:08:22    443s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2991.5M, EPOCH TIME: 1706987302.164081
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2991.5M, EPOCH TIME: 1706987302.164251
[02/03 14:08:22    443s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:22    443s] Core basic site is core_ji3v
[02/03 14:08:22    443s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2991.5M, EPOCH TIME: 1706987302.171784
[02/03 14:08:22    443s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:22    443s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:22    443s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2991.5M, EPOCH TIME: 1706987302.173299
[02/03 14:08:22    443s] Fast DP-INIT is on for default
[02/03 14:08:22    443s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:08:22    443s] Atter site array init, number of instance map data is 0.
[02/03 14:08:22    443s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2991.5M, EPOCH TIME: 1706987302.173558
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:22    443s] OPERPROF:     Starting CMU at level 3, MEM:2991.5M, EPOCH TIME: 1706987302.173877
[02/03 14:08:22    443s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2991.5M, EPOCH TIME: 1706987302.175006
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:08:22    443s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2991.5M, EPOCH TIME: 1706987302.175077
[02/03 14:08:22    443s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2991.5M, EPOCH TIME: 1706987302.175118
[02/03 14:08:22    443s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2991.5M, EPOCH TIME: 1706987302.175918
[02/03 14:08:22    443s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2991.5MB).
[02/03 14:08:22    443s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2991.5M, EPOCH TIME: 1706987302.176034
[02/03 14:08:22    443s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2991.5M, EPOCH TIME: 1706987302.176100
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    443s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:2989.5M, EPOCH TIME: 1706987302.176830
[02/03 14:08:22    443s] 
[02/03 14:08:22    443s] Creating Lib Analyzer ...
[02/03 14:08:22    444s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:22    444s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:22    444s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:22    444s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:22    444s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] {RT max_rc 0 4 4 0}
[02/03 14:08:22    444s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:25 mem=2997.5M
[02/03 14:08:22    444s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:25 mem=2997.5M
[02/03 14:08:22    444s] Creating Lib Analyzer, finished. 
[02/03 14:08:22    444s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2034.7M, totSessionCpu=0:07:25 **
[02/03 14:08:22    444s] *** optDesign -postCTS ***
[02/03 14:08:22    444s] DRC Margin: user margin 0.0
[02/03 14:08:22    444s] Hold Target Slack: user slack 0
[02/03 14:08:22    444s] Setup Target Slack: user slack 0;
[02/03 14:08:22    444s] setUsefulSkewMode -ecoRoute false
[02/03 14:08:22    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2997.5M, EPOCH TIME: 1706987302.764342
[02/03 14:08:22    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:22    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2997.5M, EPOCH TIME: 1706987302.772323
[02/03 14:08:22    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:22    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:22    444s] Deleting Lib Analyzer.
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:22    444s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:22    444s] Summary for sequential cells identification: 
[02/03 14:08:22    444s]   Identified SBFF number: 33
[02/03 14:08:22    444s]   Identified MBFF number: 0
[02/03 14:08:22    444s]   Identified SB Latch number: 0
[02/03 14:08:22    444s]   Identified MB Latch number: 0
[02/03 14:08:22    444s]   Not identified SBFF number: 0
[02/03 14:08:22    444s]   Not identified MBFF number: 0
[02/03 14:08:22    444s]   Not identified SB Latch number: 0
[02/03 14:08:22    444s]   Not identified MB Latch number: 0
[02/03 14:08:22    444s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:22    444s]  Visiting view : slow_functional_mode
[02/03 14:08:22    444s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:22    444s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:22    444s]  Visiting view : fast_functional_mode
[02/03 14:08:22    444s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:22    444s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:22    444s] TLC MultiMap info (StdDelay):
[02/03 14:08:22    444s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:22    444s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:22    444s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:22    444s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:22    444s]  Setting StdDelay to: 91ps
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:22    444s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2997.5M, EPOCH TIME: 1706987302.790899
[02/03 14:08:22    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    444s] All LLGs are deleted
[02/03 14:08:22    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:22    444s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2997.5M, EPOCH TIME: 1706987302.790977
[02/03 14:08:22    444s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2997.5M, EPOCH TIME: 1706987302.791024
[02/03 14:08:22    444s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2989.5M, EPOCH TIME: 1706987302.791399
[02/03 14:08:22    444s] Start to check current routing status for nets...
[02/03 14:08:22    444s] All nets are already routed correctly.
[02/03 14:08:22    444s] End to check current routing status for nets (mem=2989.5M)
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] Creating Lib Analyzer ...
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:22    444s] Summary for sequential cells identification: 
[02/03 14:08:22    444s]   Identified SBFF number: 33
[02/03 14:08:22    444s]   Identified MBFF number: 0
[02/03 14:08:22    444s]   Identified SB Latch number: 0
[02/03 14:08:22    444s]   Identified MB Latch number: 0
[02/03 14:08:22    444s]   Not identified SBFF number: 0
[02/03 14:08:22    444s]   Not identified MBFF number: 0
[02/03 14:08:22    444s]   Not identified SB Latch number: 0
[02/03 14:08:22    444s]   Not identified MB Latch number: 0
[02/03 14:08:22    444s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:22    444s]  Visiting view : slow_functional_mode
[02/03 14:08:22    444s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:22    444s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:22    444s]  Visiting view : fast_functional_mode
[02/03 14:08:22    444s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:22    444s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:22    444s] TLC MultiMap info (StdDelay):
[02/03 14:08:22    444s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:22    444s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:22    444s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:22    444s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:22    444s]  Setting StdDelay to: 91ps
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:22    444s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:22    444s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:22    444s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:22    444s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:22    444s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:22    444s] 
[02/03 14:08:22    444s] {RT max_rc 0 4 4 0}
[02/03 14:08:23    445s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:25 mem=2997.5M
[02/03 14:08:23    445s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:25 mem=2997.5M
[02/03 14:08:23    445s] Creating Lib Analyzer, finished. 
[02/03 14:08:23    445s] #optDebug: Start CG creation (mem=3026.1M)
[02/03 14:08:23    445s]  ...initializing CG  maxDriveDist 681.916000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 68.191000 
[02/03 14:08:23    445s] (cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s]  ...processing cgPrt (cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s]  ...processing cgEgp (cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s]  ...processing cgPbk (cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s]  ...processing cgNrb(cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s]  ...processing cgObs (cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s]  ...processing cgCon (cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s]  ...processing cgPdm (cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3096.4M)
[02/03 14:08:23    445s] Compute RC Scale Done ...
[02/03 14:08:23    445s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:25.2/1:01:11.3 (0.1), mem = 3086.9M
[02/03 14:08:23    445s] 
[02/03 14:08:23    445s] =============================================================================================
[02/03 14:08:23    445s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.18-s099_1
[02/03 14:08:23    445s] =============================================================================================
[02/03 14:08:23    445s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:23    445s] ---------------------------------------------------------------------------------------------
[02/03 14:08:23    445s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:23    445s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  90.2 % )     0:00:01.2 /  0:00:01.2    1.0
[02/03 14:08:23    445s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:23    445s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:08:23    445s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:23    445s] [ MISC                   ]          0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:08:23    445s] ---------------------------------------------------------------------------------------------
[02/03 14:08:23    445s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/03 14:08:23    445s] ---------------------------------------------------------------------------------------------
[02/03 14:08:23    445s] 
[02/03 14:08:23    445s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:08:23    445s] ### Creating PhyDesignMc. totSessionCpu=0:07:25 mem=3086.9M
[02/03 14:08:23    445s] OPERPROF: Starting DPlace-Init at level 1, MEM:3086.9M, EPOCH TIME: 1706987303.410289
[02/03 14:08:23    445s] Processing tracks to init pin-track alignment.
[02/03 14:08:23    445s] z: 2, totalTracks: 1
[02/03 14:08:23    445s] z: 4, totalTracks: 1
[02/03 14:08:23    445s] z: 6, totalTracks: 1
[02/03 14:08:23    445s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:23    445s] All LLGs are deleted
[02/03 14:08:23    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:23    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:23    445s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3086.9M, EPOCH TIME: 1706987303.411334
[02/03 14:08:23    445s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3086.9M, EPOCH TIME: 1706987303.411413
[02/03 14:08:23    445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3086.9M, EPOCH TIME: 1706987303.411476
[02/03 14:08:23    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:23    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:23    445s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3086.9M, EPOCH TIME: 1706987303.411677
[02/03 14:08:23    445s] Max number of tech site patterns supported in site array is 256.
[02/03 14:08:23    445s] Core basic site is core_ji3v
[02/03 14:08:23    445s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3086.9M, EPOCH TIME: 1706987303.418908
[02/03 14:08:23    445s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:08:23    445s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:08:23    445s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3086.9M, EPOCH TIME: 1706987303.420119
[02/03 14:08:23    445s] Fast DP-INIT is on for default
[02/03 14:08:23    445s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:08:23    445s] Atter site array init, number of instance map data is 0.
[02/03 14:08:23    445s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:3086.9M, EPOCH TIME: 1706987303.420343
[02/03 14:08:23    445s] 
[02/03 14:08:23    445s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:23    445s] 
[02/03 14:08:23    445s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:23    445s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3086.9M, EPOCH TIME: 1706987303.420605
[02/03 14:08:23    445s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3086.9M, EPOCH TIME: 1706987303.420652
[02/03 14:08:23    445s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3086.9M, EPOCH TIME: 1706987303.421649
[02/03 14:08:23    445s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3086.9MB).
[02/03 14:08:23    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3086.9M, EPOCH TIME: 1706987303.421748
[02/03 14:08:23    445s] TotalInstCnt at PhyDesignMc Initialization: 46
[02/03 14:08:23    445s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:25 mem=3086.9M
[02/03 14:08:23    445s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3086.9M, EPOCH TIME: 1706987303.421922
[02/03 14:08:23    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:23    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:23    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:23    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:23    445s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3028.9M, EPOCH TIME: 1706987303.422483
[02/03 14:08:23    445s] TotalInstCnt at PhyDesignMc Destruction: 46
[02/03 14:08:23    445s] GigaOpt Hold Optimizer is used
[02/03 14:08:23    445s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 4 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/03 14:08:23    445s] Deleting Lib Analyzer.
[02/03 14:08:23    445s] End AAE Lib Interpolated Model. (MEM=3028.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:23    445s] 
[02/03 14:08:23    445s] Creating Lib Analyzer ...
[02/03 14:08:23    445s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:23    445s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:23    445s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:23    445s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:23    445s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:23    445s] 
[02/03 14:08:23    445s] {RT max_rc 0 4 4 0}
[02/03 14:08:24    445s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:26 mem=3028.9M
[02/03 14:08:24    445s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:26 mem=3028.9M
[02/03 14:08:24    445s] Creating Lib Analyzer, finished. 
[02/03 14:08:24    445s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:26 mem=3028.9M ***
[02/03 14:08:24    445s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:07:25.8/1:01:11.9 (0.1), mem = 3028.9M
[02/03 14:08:24    445s] Effort level <high> specified for reg2reg path_group
[02/03 14:08:24    445s] Saving timing graph ...
[02/03 14:08:24    445s] TG backup dir: /home/saul/projects/mytests/test_mix/innovus/innovus_temp_606_phoenix_saul_yChKKS/opt_timing_graph_g1RpXc
[02/03 14:08:24    445s] Disk Usage:
[02/03 14:08:24    445s] Filesystem              1K-blocks      Used Available Use% Mounted on
[02/03 14:08:24    445s] /dev/mapper/centos-home 357512644 127160044 230352600  36% /home
[02/03 14:08:24    446s] Done save timing graph
[02/03 14:08:24    446s] Disk Usage:
[02/03 14:08:24    446s] Filesystem              1K-blocks      Used Available Use% Mounted on
[02/03 14:08:24    446s] /dev/mapper/centos-home 357512644 127162868 230349776  36% /home
[02/03 14:08:24    446s] OPTC: user 20.0
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:24    446s] Deleting Lib Analyzer.
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:24    446s] Starting delay calculation for Hold views
[02/03 14:08:24    446s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:24    446s] #################################################################################
[02/03 14:08:24    446s] # Design Stage: PreRoute
[02/03 14:08:24    446s] # Design Name: counter
[02/03 14:08:24    446s] # Design Mode: 180nm
[02/03 14:08:24    446s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:24    446s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:24    446s] # Signoff Settings: SI Off 
[02/03 14:08:24    446s] #################################################################################
[02/03 14:08:24    446s] Topological Sorting (REAL = 0:00:00.0, MEM = 3172.0M, InitMEM = 3172.0M)
[02/03 14:08:24    446s] Calculate delays in BcWc mode...
[02/03 14:08:24    446s] Start delay calculation (fullDC) (4 T). (MEM=3172.01)
[02/03 14:08:24    446s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:08:24    446s] End AAE Lib Interpolated Model. (MEM=3183.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:24    446s] Total number of fetched objects 49
[02/03 14:08:24    446s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:24    446s] End delay calculation. (MEM=3190.68 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:24    446s] End delay calculation (fullDC). (MEM=3190.68 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:24    446s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3190.7M) ***
[02/03 14:08:24    446s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:26 mem=3221.7M)
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] Active hold views:
[02/03 14:08:24    446s]  fast_functional_mode
[02/03 14:08:24    446s]   Dominating endpoints: 0
[02/03 14:08:24    446s]   Dominating TNS: -0.000
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:07:26 mem=3222.7M ***
[02/03 14:08:24    446s] OPTC: user 20.0
[02/03 14:08:24    446s] Done building hold timer [163 node(s), 234 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:07:26 mem=3222.7M ***
[02/03 14:08:24    446s] Restoring timing graph ...
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[02/03 14:08:24    446s] Type 'man IMPCTE-290' for more detail.
[02/03 14:08:24    446s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/03 14:08:24    446s] Done restore timing graph
[02/03 14:08:24    446s] Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:07:27 mem=3222.7M ***
[02/03 14:08:24    446s] *info: category slack lower bound [L 0.0] default
[02/03 14:08:24    446s] *info: category slack lower bound [H 0.0] reg2reg 
[02/03 14:08:24    446s] --------------------------------------------------- 
[02/03 14:08:24    446s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/03 14:08:24    446s] --------------------------------------------------- 
[02/03 14:08:24    446s]          WNS    reg2regWNS
[02/03 14:08:24    446s]     0.274 ns      0.274 ns
[02/03 14:08:24    446s] --------------------------------------------------- 
[02/03 14:08:24    446s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:24    446s] Summary for sequential cells identification: 
[02/03 14:08:24    446s]   Identified SBFF number: 33
[02/03 14:08:24    446s]   Identified MBFF number: 0
[02/03 14:08:24    446s]   Identified SB Latch number: 0
[02/03 14:08:24    446s]   Identified MB Latch number: 0
[02/03 14:08:24    446s]   Not identified SBFF number: 0
[02/03 14:08:24    446s]   Not identified MBFF number: 0
[02/03 14:08:24    446s]   Not identified SB Latch number: 0
[02/03 14:08:24    446s]   Not identified MB Latch number: 0
[02/03 14:08:24    446s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:24    446s]  Visiting view : slow_functional_mode
[02/03 14:08:24    446s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:24    446s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:24    446s]  Visiting view : fast_functional_mode
[02/03 14:08:24    446s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:24    446s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:24    446s] TLC MultiMap info (StdDelay):
[02/03 14:08:24    446s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:24    446s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:24    446s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:24    446s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:24    446s]  Setting StdDelay to: 91ps
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] Creating Lib Analyzer ...
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:24    446s] Summary for sequential cells identification: 
[02/03 14:08:24    446s]   Identified SBFF number: 33
[02/03 14:08:24    446s]   Identified MBFF number: 0
[02/03 14:08:24    446s]   Identified SB Latch number: 0
[02/03 14:08:24    446s]   Identified MB Latch number: 0
[02/03 14:08:24    446s]   Not identified SBFF number: 0
[02/03 14:08:24    446s]   Not identified MBFF number: 0
[02/03 14:08:24    446s]   Not identified SB Latch number: 0
[02/03 14:08:24    446s]   Not identified MB Latch number: 0
[02/03 14:08:24    446s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:24    446s]  Visiting view : slow_functional_mode
[02/03 14:08:24    446s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:24    446s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:24    446s]  Visiting view : fast_functional_mode
[02/03 14:08:24    446s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:24    446s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:24    446s] TLC MultiMap info (StdDelay):
[02/03 14:08:24    446s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:24    446s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:24    446s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:24    446s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:24    446s]  Setting StdDelay to: 91ps
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:24    446s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:08:24    446s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:08:24    446s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:08:24    446s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:08:24    446s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:08:24    446s] 
[02/03 14:08:24    446s] {RT max_rc 0 4 4 0}
[02/03 14:08:25    447s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:27 mem=3222.7M
[02/03 14:08:25    447s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:27 mem=3222.7M
[02/03 14:08:25    447s] Creating Lib Analyzer, finished. 
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[02/03 14:08:25    447s] *Info: worst delay setup view: slow_functional_mode
[02/03 14:08:25    447s] Footprint list for hold buffering (delay unit: ps)
[02/03 14:08:25    447s] =================================================================
[02/03 14:08:25    447s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/03 14:08:25    447s] ------------------------------------------------------------------
[02/03 14:08:25    447s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[02/03 14:08:25    447s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[02/03 14:08:25    447s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[02/03 14:08:25    447s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[02/03 14:08:25    447s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[02/03 14:08:25    447s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[02/03 14:08:25    447s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[02/03 14:08:25    447s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[02/03 14:08:25    447s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[02/03 14:08:25    447s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[02/03 14:08:25    447s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[02/03 14:08:25    447s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[02/03 14:08:25    447s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[02/03 14:08:25    447s] =================================================================
[02/03 14:08:25    447s] Hold Timer stdDelay = 44.3ps
[02/03 14:08:25    447s]  Visiting view : fast_functional_mode
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:25    447s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[02/03 14:08:25    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3222.7M, EPOCH TIME: 1706987305.331003
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:25    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:3222.7M, EPOCH TIME: 1706987305.338765
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.274  |  0.274  |  1.984  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.000  | -0.057  | -1.000  |
|           TNS (ns):| -7.977  | -0.162  | -7.977  |
|    Violating Paths:|    8    |    8    |    8    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3222.7M, EPOCH TIME: 1706987305.344865
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:25    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:3222.7M, EPOCH TIME: 1706987305.352199
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] Density: 41.368%
------------------------------------------------------------------

[02/03 14:08:25    447s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2098.9M, totSessionCpu=0:07:27 **
[02/03 14:08:25    447s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:27.2/1:01:13.3 (0.1), mem = 3035.7M
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] =============================================================================================
[02/03 14:08:25    447s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.18-s099_1
[02/03 14:08:25    447s] =============================================================================================
[02/03 14:08:25    447s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:25    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:25    447s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:08:25    447s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  41.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:08:25    447s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ TimingUpdate           ]     11   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:08:25    447s] [ FullDelayCalc          ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 14:08:25    447s] [ TimingReport           ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 14:08:25    447s] [ SaveTimingGraph        ]      1   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:08:25    447s] [ RestoreTimingGraph     ]      1   0:00:00.2  (  15.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:08:25    447s] [ MISC                   ]          0:00:00.3  (  22.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/03 14:08:25    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:25    447s]  BuildHoldData #1 TOTAL             0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/03 14:08:25    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:07:27.2/1:01:13.3 (0.1), mem = 3035.7M
[02/03 14:08:25    447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.26
[02/03 14:08:25    447s] {MMLU 0 3 49}
[02/03 14:08:25    447s] ### Creating LA Mngr. totSessionCpu=0:07:27 mem=3035.7M
[02/03 14:08:25    447s] ### Creating LA Mngr, finished. totSessionCpu=0:07:27 mem=3035.7M
[02/03 14:08:25    447s] HoldSingleBuffer minRootGain=0.000
[02/03 14:08:25    447s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4480 dbu)
[02/03 14:08:25    447s] HoldSingleBuffer minRootGain=0.000
[02/03 14:08:25    447s] HoldSingleBuffer minRootGain=0.000
[02/03 14:08:25    447s] HoldSingleBuffer minRootGain=0.000
[02/03 14:08:25    447s] *info: Run optDesign holdfix with 4 threads.
[02/03 14:08:25    447s] Info: 3 nets with fixed/cover wires excluded.
[02/03 14:08:25    447s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:08:25    447s] --------------------------------------------------- 
[02/03 14:08:25    447s]    Hold Timing Summary  - Initial 
[02/03 14:08:25    447s] --------------------------------------------------- 
[02/03 14:08:25    447s]  Target slack:       0.0000 ns
[02/03 14:08:25    447s]  View: fast_functional_mode 
[02/03 14:08:25    447s]    WNS:      -0.9995
[02/03 14:08:25    447s]    TNS:      -7.9765
[02/03 14:08:25    447s]    VP :            8
[02/03 14:08:25    447s]    Worst hold path end point: out_reg[1]/D 
[02/03 14:08:25    447s] --------------------------------------------------- 
[02/03 14:08:25    447s] Info: Done creating the CCOpt slew target map.
[02/03 14:08:25    447s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:08:25    447s] ### Creating PhyDesignMc. totSessionCpu=0:07:27 mem=3210.8M
[02/03 14:08:25    447s] OPERPROF: Starting DPlace-Init at level 1, MEM:3210.8M, EPOCH TIME: 1706987305.361436
[02/03 14:08:25    447s] Processing tracks to init pin-track alignment.
[02/03 14:08:25    447s] z: 2, totalTracks: 1
[02/03 14:08:25    447s] z: 4, totalTracks: 1
[02/03 14:08:25    447s] z: 6, totalTracks: 1
[02/03 14:08:25    447s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:08:25    447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3210.8M, EPOCH TIME: 1706987305.362699
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:08:25    447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3210.8M, EPOCH TIME: 1706987305.370792
[02/03 14:08:25    447s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3210.8M, EPOCH TIME: 1706987305.370850
[02/03 14:08:25    447s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3242.8M, EPOCH TIME: 1706987305.372511
[02/03 14:08:25    447s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3242.8MB).
[02/03 14:08:25    447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3242.8M, EPOCH TIME: 1706987305.372638
[02/03 14:08:25    447s] TotalInstCnt at PhyDesignMc Initialization: 46
[02/03 14:08:25    447s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:27 mem=3242.8M
[02/03 14:08:25    447s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3242.8M, EPOCH TIME: 1706987305.374645
[02/03 14:08:25    447s] Found 0 hard placement blockage before merging.
[02/03 14:08:25    447s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3242.8M, EPOCH TIME: 1706987305.374724
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] *** Starting Core Fixing (fixHold) cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:07:27 mem=3242.8M density=41.368% ***
[02/03 14:08:25    447s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[02/03 14:08:25    447s] ### Creating RouteCongInterface, started
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] #optDebug: {0, 0.900}
[02/03 14:08:25    447s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.274  |  0.274  |  1.984  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 41.368%
------------------------------------------------------------------
[02/03 14:08:25    447s] *info: Hold Batch Commit is enabled
[02/03 14:08:25    447s] *info: Levelized Batch Commit is enabled
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] Phase I ......
[02/03 14:08:25    447s] Executing transform: ECO Safe Resize
[02/03 14:08:25    447s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[02/03 14:08:25    447s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[02/03 14:08:25    447s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[02/03 14:08:25    447s] Worst hold path end point:
[02/03 14:08:25    447s]   out_reg[1]/D
[02/03 14:08:25    447s]     net: n_18 (nrTerm=2)
[02/03 14:08:25    447s] |   0|  -1.000|    -7.98|       8|          0|       0(     0)|   41.37%|   0:00:00.0|  3317.2M|
[02/03 14:08:25    447s] Worst hold path end point:
[02/03 14:08:25    447s]   out_reg[1]/D
[02/03 14:08:25    447s]     net: n_18 (nrTerm=2)
[02/03 14:08:25    447s] |   1|  -1.000|    -7.98|       8|          0|       0(     0)|   41.37%|   0:00:00.0|  3317.2M|
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] Capturing REF for hold ...
[02/03 14:08:25    447s]    Hold Timing Snapshot: (REF)
[02/03 14:08:25    447s]              All PG WNS: -1.000
[02/03 14:08:25    447s]              All PG TNS: -7.977
[02/03 14:08:25    447s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[02/03 14:08:25    447s] Executing transform: AddBuffer + LegalResize
[02/03 14:08:25    447s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[02/03 14:08:25    447s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[02/03 14:08:25    447s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[02/03 14:08:25    447s] Worst hold path end point:
[02/03 14:08:25    447s]   out_reg[1]/D
[02/03 14:08:25    447s]     net: n_18 (nrTerm=2)
[02/03 14:08:25    447s] |   0|  -1.000|    -7.98|       8|          0|       0(     0)|   41.37%|   0:00:00.0|  3317.2M|
[02/03 14:08:25    447s] Worst hold path end point:
[02/03 14:08:25    447s]   out_reg[7]/D
[02/03 14:08:25    447s]     net: FE_PHN10_n_38 (nrTerm=2)
[02/03 14:08:25    447s] |   1|   0.081|     0.00|       0|         10|       0(     0)|   54.53%|   0:00:00.0|  3390.5M|
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] Capturing REF for hold ...
[02/03 14:08:25    447s]    Hold Timing Snapshot: (REF)
[02/03 14:08:25    447s]              All PG WNS: 0.081
[02/03 14:08:25    447s]              All PG TNS: 0.000
[02/03 14:08:25    447s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] *info:    Total 10 cells added for Phase I
[02/03 14:08:25    447s] *info:        in which 0 is ripple commits (0.000%)
[02/03 14:08:25    447s] --------------------------------------------------- 
[02/03 14:08:25    447s]    Hold Timing Summary  - Phase I 
[02/03 14:08:25    447s] --------------------------------------------------- 
[02/03 14:08:25    447s]  Target slack:       0.0000 ns
[02/03 14:08:25    447s]  View: fast_functional_mode 
[02/03 14:08:25    447s]    WNS:       0.0806
[02/03 14:08:25    447s]    TNS:       0.0000
[02/03 14:08:25    447s]    VP :            0
[02/03 14:08:25    447s]    Worst hold path end point: out_reg[7]/D 
[02/03 14:08:25    447s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.319  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] *** Finished Core Fixing (fixHold) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:07:27 mem=3436.2M density=54.526% ***
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] *info:
[02/03 14:08:25    447s] *info: Added a total of 10 cells to fix/reduce hold violation
[02/03 14:08:25    447s] *info:          in which 8 termBuffering
[02/03 14:08:25    447s] *info:          in which 0 dummyBuffering
[02/03 14:08:25    447s] *info:
[02/03 14:08:25    447s] *info: Summary: 
[02/03 14:08:25    447s] *info:            1 cell  of type 'BUJI3VX0' (5.0, 	84.735) used
[02/03 14:08:25    447s] *info:            1 cell  of type 'BUJI3VX16' (29.0, 	3.719) used
[02/03 14:08:25    447s] *info:            1 cell  of type 'BUJI3VX2' (6.0, 	30.366) used
[02/03 14:08:25    447s] *info:            2 cells of type 'DLY1JI3VX1' (10.0, 	52.383) used
[02/03 14:08:25    447s] *info:            5 cells of type 'DLY2JI3VX1' (13.0, 	56.142) used
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3436.2M, EPOCH TIME: 1706987305.461351
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3340.2M, EPOCH TIME: 1706987305.463291
[02/03 14:08:25    447s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3340.2M, EPOCH TIME: 1706987305.463400
[02/03 14:08:25    447s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3340.2M, EPOCH TIME: 1706987305.463478
[02/03 14:08:25    447s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3340.2M, EPOCH TIME: 1706987305.464250
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:25    447s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:3340.2M, EPOCH TIME: 1706987305.471847
[02/03 14:08:25    447s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3340.2M, EPOCH TIME: 1706987305.471904
[02/03 14:08:25    447s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:3340.2M, EPOCH TIME: 1706987305.473467
[02/03 14:08:25    447s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3340.2M, EPOCH TIME: 1706987305.473532
[02/03 14:08:25    447s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3340.2M, EPOCH TIME: 1706987305.473598
[02/03 14:08:25    447s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:3340.2M, EPOCH TIME: 1706987305.473681
[02/03 14:08:25    447s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:3340.2M, EPOCH TIME: 1706987305.473724
[02/03 14:08:25    447s] TDRefine: refinePlace mode is spiral
[02/03 14:08:25    447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.14
[02/03 14:08:25    447s] OPERPROF: Starting RefinePlace at level 1, MEM:3340.2M, EPOCH TIME: 1706987305.473789
[02/03 14:08:25    447s] *** Starting refinePlace (0:07:27 mem=3340.2M) ***
[02/03 14:08:25    447s] Total net bbox length = 1.105e+03 (5.036e+02 6.009e+02) (ext = 2.638e+02)
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:25    447s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:25    447s] (I)      Default pattern map key = counter_default.
[02/03 14:08:25    447s] (I)      Default pattern map key = counter_default.
[02/03 14:08:25    447s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3340.2M, EPOCH TIME: 1706987305.474400
[02/03 14:08:25    447s] Starting refinePlace ...
[02/03 14:08:25    447s] (I)      Default pattern map key = counter_default.
[02/03 14:08:25    447s] One DDP V2 for no tweak run.
[02/03 14:08:25    447s] (I)      Default pattern map key = counter_default.
[02/03 14:08:25    447s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3372.2M, EPOCH TIME: 1706987305.475646
[02/03 14:08:25    447s] DDP initSite1 nrRow 10 nrJob 10
[02/03 14:08:25    447s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3372.2M, EPOCH TIME: 1706987305.475760
[02/03 14:08:25    447s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3372.2M, EPOCH TIME: 1706987305.475862
[02/03 14:08:25    447s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3372.2M, EPOCH TIME: 1706987305.475928
[02/03 14:08:25    447s] DDP markSite nrRow 10 nrJob 10
[02/03 14:08:25    447s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3372.2M, EPOCH TIME: 1706987305.476007
[02/03 14:08:25    447s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:3372.2M, EPOCH TIME: 1706987305.476071
[02/03 14:08:25    447s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/03 14:08:25    447s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3372.2M, EPOCH TIME: 1706987305.476313
[02/03 14:08:25    447s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3372.2M, EPOCH TIME: 1706987305.476353
[02/03 14:08:25    447s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:3372.2M, EPOCH TIME: 1706987305.476449
[02/03 14:08:25    447s] ** Cut row section cpu time 0:00:00.0.
[02/03 14:08:25    447s]  ** Cut row section real time 0:00:00.0.
[02/03 14:08:25    447s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3372.2M, EPOCH TIME: 1706987305.476531
[02/03 14:08:25    447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:25    447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:25    447s]   Spread Effort: high, pre-route mode, useDDP on.
[02/03 14:08:25    447s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3308.2MB) @(0:07:27 - 0:07:27).
[02/03 14:08:25    447s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:25    447s] wireLenOptFixPriorityInst 8 inst fixed
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 14:08:25    447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:08:25    447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:08:25    447s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 14:08:25    447s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:25    447s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:08:25    447s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3308.2MB) @(0:07:27 - 0:07:27).
[02/03 14:08:25    447s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:08:25    447s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3308.2MB
[02/03 14:08:25    447s] Statistics of distance of Instance movement in refine placement:
[02/03 14:08:25    447s]   maximum (X+Y) =         0.00 um
[02/03 14:08:25    447s]   mean    (X+Y) =         0.00 um
[02/03 14:08:25    447s] Summary Report:
[02/03 14:08:25    447s] Instances move: 0 (out of 54 movable)
[02/03 14:08:25    447s] Instances flipped: 0
[02/03 14:08:25    447s] Mean displacement: 0.00 um
[02/03 14:08:25    447s] Max displacement: 0.00 um 
[02/03 14:08:25    447s] Total instances moved : 0
[02/03 14:08:25    447s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.011, MEM:3308.2M, EPOCH TIME: 1706987305.485476
[02/03 14:08:25    447s] Total net bbox length = 1.105e+03 (5.036e+02 6.009e+02) (ext = 2.638e+02)
[02/03 14:08:25    447s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3308.2MB
[02/03 14:08:25    447s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3308.2MB) @(0:07:27 - 0:07:27).
[02/03 14:08:25    447s] *** Finished refinePlace (0:07:27 mem=3308.2M) ***
[02/03 14:08:25    447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.14
[02/03 14:08:25    447s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.012, MEM:3308.2M, EPOCH TIME: 1706987305.485731
[02/03 14:08:25    447s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3308.2M, EPOCH TIME: 1706987305.485933
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3308.2M, EPOCH TIME: 1706987305.486522
[02/03 14:08:25    447s] *** maximum move = 0.00 um ***
[02/03 14:08:25    447s] *** Finished re-routing un-routed nets (3308.2M) ***
[02/03 14:08:25    447s] OPERPROF: Starting DPlace-Init at level 1, MEM:3308.2M, EPOCH TIME: 1706987305.486851
[02/03 14:08:25    447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3308.2M, EPOCH TIME: 1706987305.487720
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:25    447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:3308.2M, EPOCH TIME: 1706987305.495310
[02/03 14:08:25    447s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3308.2M, EPOCH TIME: 1706987305.495363
[02/03 14:08:25    447s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3340.2M, EPOCH TIME: 1706987305.497135
[02/03 14:08:25    447s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3340.2M, EPOCH TIME: 1706987305.497212
[02/03 14:08:25    447s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3340.2M, EPOCH TIME: 1706987305.497302
[02/03 14:08:25    447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.011, MEM:3340.2M, EPOCH TIME: 1706987305.497389
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3340.2M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.319  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[02/03 14:08:25    447s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:07:27 mem=3411.7M density=54.526%) ***
[02/03 14:08:25    447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.26
[02/03 14:08:25    447s] **INFO: total 17 insts, 25 nets marked don't touch
[02/03 14:08:25    447s] **INFO: total 17 insts, 25 nets marked don't touch DB property
[02/03 14:08:25    447s] **INFO: total 17 insts, 25 nets unmarked don't touch
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:08:25    447s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3300.0M, EPOCH TIME: 1706987305.514099
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:3047.0M, EPOCH TIME: 1706987305.515875
[02/03 14:08:25    447s] TotalInstCnt at PhyDesignMc Destruction: 56
[02/03 14:08:25    447s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.3), totSession cpu/real = 0:07:27.4/1:01:13.4 (0.1), mem = 3047.0M
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] =============================================================================================
[02/03 14:08:25    447s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.18-s099_1
[02/03 14:08:25    447s] =============================================================================================
[02/03 14:08:25    447s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:25    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:25    447s] [ OptSummaryReport       ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.4
[02/03 14:08:25    447s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.3 % )     0:00:00.0 /  0:00:00.0    1.5
[02/03 14:08:25    447s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ OptimizationStep       ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.6
[02/03 14:08:25    447s] [ OptSingleIteration     ]      4   0:00:00.0  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.6
[02/03 14:08:25    447s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ OptEval                ]      2   0:00:00.0  (   9.2 % )     0:00:00.0 /  0:00:00.0    2.7
[02/03 14:08:25    447s] [ OptCommit              ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:08:25    447s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:08:25    447s] [ IncrDelayCalc          ]      8   0:00:00.0  (   8.0 % )     0:00:00.0 /  0:00:00.0    1.6
[02/03 14:08:25    447s] [ HoldReEval             ]      2   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldDBCommit           ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ RefinePlace            ]      1   0:00:00.0  (  25.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 14:08:25    447s] [ TimingUpdate           ]      7   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ TimingReport           ]      3   0:00:00.0  (  21.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 14:08:25    447s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] [ MISC                   ]          0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:25    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:25    447s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.3
[02/03 14:08:25    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3047.0M, EPOCH TIME: 1706987305.517370
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:25    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:3047.0M, EPOCH TIME: 1706987305.525495
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] *** Steiner Routed Nets: 33.898%; Threshold: 100; Threshold for Hold: 100
[02/03 14:08:25    447s] ### Creating LA Mngr. totSessionCpu=0:07:27 mem=3047.0M
[02/03 14:08:25    447s] ### Creating LA Mngr, finished. totSessionCpu=0:07:27 mem=3047.0M
[02/03 14:08:25    447s] Re-routed 0 nets
[02/03 14:08:25    447s] GigaOpt_HOLD: Recover setup timing after hold fixing
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:25    447s] Deleting Lib Analyzer.
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:25    447s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:25    447s] Summary for sequential cells identification: 
[02/03 14:08:25    447s]   Identified SBFF number: 33
[02/03 14:08:25    447s]   Identified MBFF number: 0
[02/03 14:08:25    447s]   Identified SB Latch number: 0
[02/03 14:08:25    447s]   Identified MB Latch number: 0
[02/03 14:08:25    447s]   Not identified SBFF number: 0
[02/03 14:08:25    447s]   Not identified MBFF number: 0
[02/03 14:08:25    447s]   Not identified SB Latch number: 0
[02/03 14:08:25    447s]   Not identified MB Latch number: 0
[02/03 14:08:25    447s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:25    447s]  Visiting view : slow_functional_mode
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:25    447s]  Visiting view : fast_functional_mode
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:25    447s] TLC MultiMap info (StdDelay):
[02/03 14:08:25    447s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:25    447s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:25    447s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:25    447s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:25    447s]  Setting StdDelay to: 91ps
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:25    447s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[02/03 14:08:25    447s] OPTC: user 20.0
[02/03 14:08:25    447s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:08:25    447s] Summary for sequential cells identification: 
[02/03 14:08:25    447s]   Identified SBFF number: 33
[02/03 14:08:25    447s]   Identified MBFF number: 0
[02/03 14:08:25    447s]   Identified SB Latch number: 0
[02/03 14:08:25    447s]   Identified MB Latch number: 0
[02/03 14:08:25    447s]   Not identified SBFF number: 0
[02/03 14:08:25    447s]   Not identified MBFF number: 0
[02/03 14:08:25    447s]   Not identified SB Latch number: 0
[02/03 14:08:25    447s]   Not identified MB Latch number: 0
[02/03 14:08:25    447s]   Number of sequential cells which are not FFs: 43
[02/03 14:08:25    447s]  Visiting view : slow_functional_mode
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:08:25    447s]  Visiting view : fast_functional_mode
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:08:25    447s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:08:25    447s] TLC MultiMap info (StdDelay):
[02/03 14:08:25    447s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:08:25    447s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:08:25    447s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:08:25    447s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:08:25    447s]  Setting StdDelay to: 91ps
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:08:25    447s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[02/03 14:08:25    447s] GigaOpt: WNS bump threshold: 0.0455
[02/03 14:08:25    447s] GigaOpt: Skipping postEco optimization
[02/03 14:08:25    447s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[02/03 14:08:25    447s] GigaOpt: Skipping nonLegal postEco optimization
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] Active setup views:
[02/03 14:08:25    447s]  slow_functional_mode
[02/03 14:08:25    447s]   Dominating endpoints: 0
[02/03 14:08:25    447s]   Dominating TNS: -0.000
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] OPTC: user 20.0
[02/03 14:08:25    447s] OPTC: user 20.0
[02/03 14:08:25    447s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3142.35 MB )
[02/03 14:08:25    447s] (I)      ============================ Layers =============================
[02/03 14:08:25    447s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:25    447s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:08:25    447s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:25    447s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:08:25    447s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:08:25    447s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:08:25    447s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:08:25    447s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:08:25    447s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:08:25    447s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:08:25    447s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:08:25    447s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:08:25    447s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:08:25    447s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:08:25    447s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:08:25    447s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:25    447s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:08:25    447s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:08:25    447s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:08:25    447s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:08:25    447s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:08:25    447s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:08:25    447s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:08:25    447s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:08:25    447s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:08:25    447s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:08:25    447s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:08:25    447s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:08:25    447s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:08:25    447s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:08:25    447s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:08:25    447s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:08:25    447s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:08:25    447s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:08:25    447s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:08:25    447s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:08:25    447s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:08:25    447s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:08:25    447s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:08:25    447s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:08:25    447s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:08:25    447s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:08:25    447s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:08:25    447s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:08:25    447s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:08:25    447s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:08:25    447s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:08:25    447s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:08:25    447s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:08:25    447s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:08:25    447s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:08:25    447s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:08:25    447s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:08:25    447s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:08:25    447s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:08:25    447s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:08:25    447s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:08:25    447s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:08:25    447s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:08:25    447s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:08:25    447s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:08:25    447s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:08:25    447s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:08:25    447s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:08:25    447s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:08:25    447s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:08:25    447s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:08:25    447s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:08:25    447s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:08:25    447s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:08:25    447s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:08:25    447s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:08:25    447s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:08:25    447s] (I)      Started Import and model ( Curr Mem: 3142.35 MB )
[02/03 14:08:25    447s] (I)      Default pattern map key = counter_default.
[02/03 14:08:25    447s] (I)      == Non-default Options ==
[02/03 14:08:25    447s] (I)      Build term to term wires                           : false
[02/03 14:08:25    447s] (I)      Maximum routing layer                              : 4
[02/03 14:08:25    447s] (I)      Number of threads                                  : 4
[02/03 14:08:25    447s] (I)      Method to set GCell size                           : row
[02/03 14:08:25    447s] (I)      Counted 88 PG shapes. We will not process PG shapes layer by layer.
[02/03 14:08:25    447s] (I)      Use row-based GCell size
[02/03 14:08:25    447s] (I)      Use row-based GCell align
[02/03 14:08:25    447s] (I)      layer 0 area = 202000
[02/03 14:08:25    447s] (I)      layer 1 area = 202000
[02/03 14:08:25    447s] (I)      layer 2 area = 202000
[02/03 14:08:25    447s] (I)      layer 3 area = 202000
[02/03 14:08:25    447s] (I)      GCell unit size   : 4480
[02/03 14:08:25    447s] (I)      GCell multiplier  : 1
[02/03 14:08:25    447s] (I)      GCell row height  : 4480
[02/03 14:08:25    447s] (I)      Actual row height : 4480
[02/03 14:08:25    447s] (I)      GCell align ref   : 10080 10080
[02/03 14:08:25    447s] [NR-eGR] Track table information for default rule: 
[02/03 14:08:25    447s] [NR-eGR] MET1 has single uniform track structure
[02/03 14:08:25    447s] [NR-eGR] MET2 has single uniform track structure
[02/03 14:08:25    447s] [NR-eGR] MET3 has single uniform track structure
[02/03 14:08:25    447s] [NR-eGR] MET4 has single uniform track structure
[02/03 14:08:25    447s] [NR-eGR] METTP has single uniform track structure
[02/03 14:08:25    447s] [NR-eGR] METTPL has single uniform track structure
[02/03 14:08:25    447s] (I)      ================= Default via =================
[02/03 14:08:25    447s] (I)      +---+--------------------+--------------------+
[02/03 14:08:25    447s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[02/03 14:08:25    447s] (I)      +---+--------------------+--------------------+
[02/03 14:08:25    447s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[02/03 14:08:25    447s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[02/03 14:08:25    447s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[02/03 14:08:25    447s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[02/03 14:08:25    447s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[02/03 14:08:25    447s] (I)      +---+--------------------+--------------------+
[02/03 14:08:25    447s] [NR-eGR] Read 51 PG shapes
[02/03 14:08:25    447s] [NR-eGR] Read 0 clock shapes
[02/03 14:08:25    447s] [NR-eGR] Read 0 other shapes
[02/03 14:08:25    447s] [NR-eGR] #Routing Blockages  : 0
[02/03 14:08:25    447s] [NR-eGR] #Instance Blockages : 0
[02/03 14:08:25    447s] [NR-eGR] #PG Blockages       : 51
[02/03 14:08:25    447s] [NR-eGR] #Halo Blockages     : 0
[02/03 14:08:25    447s] [NR-eGR] #Boundary Blockages : 0
[02/03 14:08:25    447s] [NR-eGR] #Clock Blockages    : 0
[02/03 14:08:25    447s] [NR-eGR] #Other Blockages    : 0
[02/03 14:08:25    447s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 14:08:25    447s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 32
[02/03 14:08:25    447s] [NR-eGR] Read 59 nets ( ignored 3 )
[02/03 14:08:25    447s] (I)      early_global_route_priority property id does not exist.
[02/03 14:08:25    447s] (I)      Read Num Blocks=51  Num Prerouted Wires=32  Num CS=0
[02/03 14:08:25    447s] (I)      Layer 1 (V) : #blockages 51 : #preroutes 24
[02/03 14:08:25    447s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 7
[02/03 14:08:25    447s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 1
[02/03 14:08:25    447s] (I)      Number of ignored nets                =      3
[02/03 14:08:25    447s] (I)      Number of connected nets              =      0
[02/03 14:08:25    447s] (I)      Number of fixed nets                  =      3.  Ignored: Yes
[02/03 14:08:25    447s] (I)      Number of clock nets                  =      3.  Ignored: No
[02/03 14:08:25    447s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 14:08:25    447s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 14:08:25    447s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 14:08:25    447s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 14:08:25    447s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 14:08:25    447s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 14:08:25    447s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 14:08:25    447s] (I)      Ndr track 0 does not exist
[02/03 14:08:25    447s] (I)      ---------------------Grid Graph Info--------------------
[02/03 14:08:25    447s] (I)      Routing area        : (0, 0) - (73360, 64960)
[02/03 14:08:25    447s] (I)      Core area           : (10080, 10080) - (63280, 54880)
[02/03 14:08:25    447s] (I)      Site width          :   560  (dbu)
[02/03 14:08:25    447s] (I)      Row height          :  4480  (dbu)
[02/03 14:08:25    447s] (I)      GCell row height    :  4480  (dbu)
[02/03 14:08:25    447s] (I)      GCell width         :  4480  (dbu)
[02/03 14:08:25    447s] (I)      GCell height        :  4480  (dbu)
[02/03 14:08:25    447s] (I)      Grid                :    17    15     4
[02/03 14:08:25    447s] (I)      Layer numbers       :     1     2     3     4
[02/03 14:08:25    447s] (I)      Vertical capacity   :     0  4480     0  4480
[02/03 14:08:25    447s] (I)      Horizontal capacity :     0     0  4480     0
[02/03 14:08:25    447s] (I)      Default wire width  :   230   280   280   280
[02/03 14:08:25    447s] (I)      Default wire space  :   230   280   280   280
[02/03 14:08:25    447s] (I)      Default wire pitch  :   460   560   560   560
[02/03 14:08:25    447s] (I)      Default pitch size  :   460   560   560   560
[02/03 14:08:25    447s] (I)      First track coord   :   280   280   280   280
[02/03 14:08:25    447s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[02/03 14:08:25    447s] (I)      Total num of tracks :   116   131   116   131
[02/03 14:08:25    447s] (I)      Num of masks        :     1     1     1     1
[02/03 14:08:25    447s] (I)      Num of trim masks   :     0     0     0     0
[02/03 14:08:25    447s] (I)      --------------------------------------------------------
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] [NR-eGR] ============ Routing rule table ============
[02/03 14:08:25    447s] [NR-eGR] Rule id: 0  Nets: 56
[02/03 14:08:25    447s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 14:08:25    447s] (I)                    Layer    2    3    4 
[02/03 14:08:25    447s] (I)                    Pitch  560  560  560 
[02/03 14:08:25    447s] (I)             #Used tracks    1    1    1 
[02/03 14:08:25    447s] (I)       #Fully used tracks    1    1    1 
[02/03 14:08:25    447s] [NR-eGR] ========================================
[02/03 14:08:25    447s] [NR-eGR] 
[02/03 14:08:25    447s] (I)      =============== Blocked Tracks ===============
[02/03 14:08:25    447s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:25    447s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 14:08:25    447s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:25    447s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 14:08:25    447s] (I)      |     2 |    1965 |      552 |        28.09% |
[02/03 14:08:25    447s] (I)      |     3 |    1972 |        0 |         0.00% |
[02/03 14:08:25    447s] (I)      |     4 |    1965 |        0 |         0.00% |
[02/03 14:08:25    447s] (I)      +-------+---------+----------+---------------+
[02/03 14:08:25    447s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3142.35 MB )
[02/03 14:08:25    447s] (I)      Reset routing kernel
[02/03 14:08:25    447s] (I)      Started Global Routing ( Curr Mem: 3142.35 MB )
[02/03 14:08:25    447s] (I)      totalPins=167  totalGlobalPin=156 (93.41%)
[02/03 14:08:25    447s] (I)      total 2D Cap : 5376 = (1972 H, 3404 V)
[02/03 14:08:25    447s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 4]
[02/03 14:08:25    447s] (I)      
[02/03 14:08:25    447s] (I)      ============  Phase 1a Route ============
[02/03 14:08:25    447s] (I)      Usage: 231 = (101 H, 130 V) = (5.12% H, 3.82% V) = (4.525e+02um H, 5.824e+02um V)
[02/03 14:08:25    447s] (I)      
[02/03 14:08:25    447s] (I)      ============  Phase 1b Route ============
[02/03 14:08:25    447s] (I)      Usage: 231 = (101 H, 130 V) = (5.12% H, 3.82% V) = (4.525e+02um H, 5.824e+02um V)
[02/03 14:08:25    447s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.034880e+03um
[02/03 14:08:25    447s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 14:08:25    447s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 14:08:25    447s] (I)      
[02/03 14:08:25    447s] (I)      ============  Phase 1c Route ============
[02/03 14:08:25    447s] (I)      Usage: 231 = (101 H, 130 V) = (5.12% H, 3.82% V) = (4.525e+02um H, 5.824e+02um V)
[02/03 14:08:25    447s] (I)      
[02/03 14:08:25    447s] (I)      ============  Phase 1d Route ============
[02/03 14:08:25    447s] (I)      Usage: 231 = (101 H, 130 V) = (5.12% H, 3.82% V) = (4.525e+02um H, 5.824e+02um V)
[02/03 14:08:25    447s] (I)      
[02/03 14:08:25    447s] (I)      ============  Phase 1e Route ============
[02/03 14:08:25    447s] (I)      Usage: 231 = (101 H, 130 V) = (5.12% H, 3.82% V) = (4.525e+02um H, 5.824e+02um V)
[02/03 14:08:25    447s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.034880e+03um
[02/03 14:08:25    447s] (I)      
[02/03 14:08:25    447s] (I)      ============  Phase 1l Route ============
[02/03 14:08:25    447s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 14:08:25    447s] (I)      Layer  2:       1320       185         0         112        1792    ( 5.88%) 
[02/03 14:08:25    447s] (I)      Layer  3:       1856       135         0           0        1920    ( 0.00%) 
[02/03 14:08:25    447s] (I)      Layer  4:       1834        45         0           0        1904    ( 0.00%) 
[02/03 14:08:25    447s] (I)      Total:          5010       365         0         112        5616    ( 1.96%) 
[02/03 14:08:25    447s] (I)      
[02/03 14:08:25    447s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 14:08:25    447s] [NR-eGR]                        OverCon            
[02/03 14:08:25    447s] [NR-eGR]                         #Gcell     %Gcell
[02/03 14:08:25    447s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 14:08:25    447s] [NR-eGR] ----------------------------------------------
[02/03 14:08:25    447s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:25    447s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:25    447s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:25    447s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 14:08:25    447s] [NR-eGR] ----------------------------------------------
[02/03 14:08:25    447s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 14:08:25    447s] [NR-eGR] 
[02/03 14:08:25    447s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3142.36 MB )
[02/03 14:08:25    447s] (I)      total 2D Cap : 5382 = (1972 H, 3410 V)
[02/03 14:08:25    447s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 14:08:25    447s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3142.36 MB )
[02/03 14:08:25    447s] (I)      ====================================== Runtime Summary ======================================
[02/03 14:08:25    447s] (I)       Step                                        %        Start       Finish      Real       CPU 
[02/03 14:08:25    447s] (I)      ---------------------------------------------------------------------------------------------
[02/03 14:08:25    447s] (I)       Early Global Route kernel             100.00%  1384.95 sec  1384.98 sec  0.03 sec  0.04 sec 
[02/03 14:08:25    447s] (I)       +-Import and model                     15.32%  1384.97 sec  1384.97 sec  0.00 sec  0.01 sec 
[02/03 14:08:25    447s] (I)       | +-Create place DB                     1.28%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | +-Import place data                 0.97%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Read instances and placement    0.19%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Read nets                       0.18%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | +-Create route DB                     9.29%  1384.97 sec  1384.97 sec  0.00 sec  0.01 sec 
[02/03 14:08:25    447s] (I)       | | +-Import route data (4T)            8.52%  1384.97 sec  1384.97 sec  0.00 sec  0.01 sec 
[02/03 14:08:25    447s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.65%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | | +-Read routing blockages        0.01%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | | +-Read instance blockages       0.07%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | | +-Read PG blockages             0.10%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | | +-Read clock blockages          0.05%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | | +-Read other blockages          0.05%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | | +-Read halo blockages           0.01%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | | +-Read boundary cut boxes       0.01%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Read blackboxes                 0.04%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Read prerouted                  0.17%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Read unlegalized nets           0.02%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Read nets                       0.15%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Set up via pillars              0.01%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Initialize 3D grid graph        0.02%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Model blockage capacity         0.56%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | | +-Initialize 3D capacity        0.20%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | +-Read aux data                       0.01%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | +-Others data preparation             0.02%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | +-Create route kernel                 3.10%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       +-Global Routing                       35.29%  1384.97 sec  1384.98 sec  0.01 sec  0.01 sec 
[02/03 14:08:25    447s] (I)       | +-Initialization                      0.11%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | +-Net group 1                        33.15%  1384.97 sec  1384.98 sec  0.01 sec  0.01 sec 
[02/03 14:08:25    447s] (I)       | | +-Generate topology (4T)            1.79%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | +-Phase 1a                          3.02%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Pattern routing (4T)            2.22%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Add via demand to 2D            0.04%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | +-Phase 1b                          0.13%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | +-Phase 1c                          0.05%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | +-Phase 1d                          0.05%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | +-Phase 1e                          0.42%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | | +-Route legalization              0.01%  1384.97 sec  1384.97 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | | +-Phase 1l                         24.92%  1384.97 sec  1384.98 sec  0.01 sec  0.01 sec 
[02/03 14:08:25    447s] (I)       | | | +-Layer assignment (4T)          24.52%  1384.97 sec  1384.98 sec  0.01 sec  0.01 sec 
[02/03 14:08:25    447s] (I)       | +-Clean cong LA                       0.01%  1384.98 sec  1384.98 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       +-Export 3D cong map                    0.56%  1384.98 sec  1384.98 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)       | +-Export 2D cong map                  0.13%  1384.98 sec  1384.98 sec  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)      ==================== Summary by functions =====================
[02/03 14:08:25    447s] (I)       Lv  Step                                %      Real       CPU 
[02/03 14:08:25    447s] (I)      ---------------------------------------------------------------
[02/03 14:08:25    447s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.04 sec 
[02/03 14:08:25    447s] (I)        1  Global Routing                 35.29%  0.01 sec  0.01 sec 
[02/03 14:08:25    447s] (I)        1  Import and model               15.32%  0.00 sec  0.01 sec 
[02/03 14:08:25    447s] (I)        1  Export 3D cong map              0.56%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        2  Net group 1                    33.15%  0.01 sec  0.01 sec 
[02/03 14:08:25    447s] (I)        2  Create route DB                 9.29%  0.00 sec  0.01 sec 
[02/03 14:08:25    447s] (I)        2  Create route kernel             3.10%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        2  Create place DB                 1.28%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        2  Export 2D cong map              0.13%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        2  Initialization                  0.11%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        2  Others data preparation         0.02%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        3  Phase 1l                       24.92%  0.01 sec  0.01 sec 
[02/03 14:08:25    447s] (I)        3  Import route data (4T)          8.52%  0.00 sec  0.01 sec 
[02/03 14:08:25    447s] (I)        3  Phase 1a                        3.02%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        3  Generate topology (4T)          1.79%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        3  Import place data               0.97%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        3  Phase 1e                        0.42%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        3  Phase 1b                        0.13%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        3  Phase 1c                        0.05%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Layer assignment (4T)          24.52%  0.01 sec  0.01 sec 
[02/03 14:08:25    447s] (I)        4  Read blockages ( Layer 2-4 )    2.65%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Pattern routing (4T)            2.22%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Model blockage capacity         0.56%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Read nets                       0.33%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Read instances and placement    0.19%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Read prerouted                  0.17%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        5  Initialize 3D capacity          0.20%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        5  Read instance blockages         0.07%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[02/03 14:08:25    447s] OPERPROF: Starting HotSpotCal at level 1, MEM:3142.4M, EPOCH TIME: 1706987305.593013
[02/03 14:08:25    447s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:25    447s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 14:08:25    447s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:25    447s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 14:08:25    447s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:25    447s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:08:25    447s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:08:25    447s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:3142.4M, EPOCH TIME: 1706987305.594591
[02/03 14:08:25    447s] [hotspot] Hotspot report including placement blocked areas
[02/03 14:08:25    447s] OPERPROF: Starting HotSpotCal at level 1, MEM:3142.4M, EPOCH TIME: 1706987305.594709
[02/03 14:08:25    447s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:25    447s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 14:08:25    447s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:25    447s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 14:08:25    447s] [hotspot] +------------+---------------+---------------+
[02/03 14:08:25    447s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:08:25    447s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:08:25    447s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3142.4M, EPOCH TIME: 1706987305.595508
[02/03 14:08:25    447s] Reported timing to dir ./timingReports
[02/03 14:08:25    447s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2010.5M, totSessionCpu=0:07:27 **
[02/03 14:08:25    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2998.8M, EPOCH TIME: 1706987305.613537
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:25    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2998.8M, EPOCH TIME: 1706987305.621117
[02/03 14:08:25    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:25    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:08:25    447s] 
[02/03 14:08:25    447s] TimeStamp Deleting Cell Server End ...
[02/03 14:08:25    447s] Starting delay calculation for Hold views
[02/03 14:08:25    447s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:25    447s] #################################################################################
[02/03 14:08:25    447s] # Design Stage: PreRoute
[02/03 14:08:25    447s] # Design Name: counter
[02/03 14:08:25    447s] # Design Mode: 180nm
[02/03 14:08:25    447s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:25    447s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:25    447s] # Signoff Settings: SI Off 
[02/03 14:08:25    447s] #################################################################################
[02/03 14:08:25    447s] Topological Sorting (REAL = 0:00:00.0, MEM = 3001.9M, InitMEM = 3001.9M)
[02/03 14:08:25    447s] Calculate delays in BcWc mode...
[02/03 14:08:25    447s] Start delay calculation (fullDC) (4 T). (MEM=3001.94)
[02/03 14:08:25    447s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:08:25    447s] End AAE Lib Interpolated Model. (MEM=3013.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:25    447s] Total number of fetched objects 59
[02/03 14:08:25    447s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:25    447s] End delay calculation. (MEM=3136.07 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:25    447s] End delay calculation (fullDC). (MEM=3136.07 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:25    447s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3136.1M) ***
[02/03 14:08:25    447s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:28 mem=3167.1M)
[02/03 14:08:25    447s] Starting delay calculation for Setup views
[02/03 14:08:25    447s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:08:25    447s] #################################################################################
[02/03 14:08:25    447s] # Design Stage: PreRoute
[02/03 14:08:25    447s] # Design Name: counter
[02/03 14:08:25    447s] # Design Mode: 180nm
[02/03 14:08:25    447s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:08:25    447s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:08:25    447s] # Signoff Settings: SI Off 
[02/03 14:08:25    447s] #################################################################################
[02/03 14:08:25    447s] Topological Sorting (REAL = 0:00:00.0, MEM = 3101.0M, InitMEM = 3101.0M)
[02/03 14:08:25    447s] Calculate delays in BcWc mode...
[02/03 14:08:25    447s] Start delay calculation (fullDC) (4 T). (MEM=3101.01)
[02/03 14:08:25    447s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[02/03 14:08:25    447s] End AAE Lib Interpolated Model. (MEM=3112.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:25    447s] Total number of fetched objects 59
[02/03 14:08:25    447s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:08:25    447s] End delay calculation. (MEM=3224.61 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:25    447s] End delay calculation (fullDC). (MEM=3224.61 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:08:25    447s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3224.6M) ***
[02/03 14:08:25    447s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:28 mem=3255.6M)
[02/03 14:08:26    447s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.319  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.288  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:08:26    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3077.5M, EPOCH TIME: 1706987306.752850
[02/03 14:08:26    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] 
[02/03 14:08:26    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:26    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3077.5M, EPOCH TIME: 1706987306.763479
[02/03 14:08:26    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:26    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 14:08:26    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3077.5M, EPOCH TIME: 1706987306.764867
[02/03 14:08:26    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] 
[02/03 14:08:26    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:26    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3077.5M, EPOCH TIME: 1706987306.772556
[02/03 14:08:26    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:26    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3077.5M, EPOCH TIME: 1706987306.773615
[02/03 14:08:26    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] 
[02/03 14:08:26    447s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:08:26    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3077.5M, EPOCH TIME: 1706987306.781251
[02/03 14:08:26    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:08:26    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] *** Final Summary (holdfix) CPU=0:00:00.4, REAL=0:00:01.0, MEM=3077.5M
[02/03 14:08:26    447s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2140.0M, totSessionCpu=0:07:28 **
[02/03 14:08:26    447s] *** Finished optDesign ***
[02/03 14:08:26    447s] 
[02/03 14:08:26    447s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:03.9 real=0:00:04.6)
[02/03 14:08:26    447s] Info: Destroy the CCOpt slew target map.
[02/03 14:08:26    447s] clean pInstBBox. size 0
[02/03 14:08:26    447s] All LLGs are deleted
[02/03 14:08:26    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:08:26    447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3077.5M, EPOCH TIME: 1706987306.805529
[02/03 14:08:26    447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3077.5M, EPOCH TIME: 1706987306.805672
[02/03 14:08:26    447s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:08:26    447s] *** optDesign #2 [finish] : cpu/real = 0:00:04.0/0:00:04.7 (0.9), totSession cpu/real = 0:07:27.9/1:01:14.7 (0.1), mem = 3077.5M
[02/03 14:08:26    447s] 
[02/03 14:08:26    447s] =============================================================================================
[02/03 14:08:26    447s]  Final TAT Report : optDesign #2                                                21.18-s099_1
[02/03 14:08:26    447s] =============================================================================================
[02/03 14:08:26    447s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:08:26    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:26    447s] [ InitOpt                ]      1   0:00:01.3  (  27.4 % )     0:00:01.3 /  0:00:01.3    1.0
[02/03 14:08:26    447s] [ HoldOpt                ]      1   0:00:00.1  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.3
[02/03 14:08:26    447s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:26    447s] [ BuildHoldData          ]      1   0:00:01.2  (  26.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/03 14:08:26    447s] [ OptSummaryReport       ]      5   0:00:00.2  (   4.3 % )     0:00:01.2 /  0:00:00.5    0.4
[02/03 14:08:26    447s] [ DrvReport              ]      2   0:00:00.8  (  16.5 % )     0:00:00.8 /  0:00:00.0    0.0
[02/03 14:08:26    447s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:26    447s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:26    447s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  12.4 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:08:26    447s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:26    447s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:08:26    447s] [ RefinePlace            ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 14:08:26    447s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[02/03 14:08:26    447s] [ TimingUpdate           ]     28   0:00:00.1  (   3.0 % )     0:00:00.2 /  0:00:00.3    1.1
[02/03 14:08:26    447s] [ FullDelayCalc          ]      4   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:08:26    447s] [ TimingReport           ]      7   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 14:08:26    447s] [ GenerateReports        ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.2
[02/03 14:08:26    447s] [ MISC                   ]          0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:08:26    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:26    447s]  optDesign #2 TOTAL                 0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.0    0.9
[02/03 14:08:26    447s] ---------------------------------------------------------------------------------------------
[02/03 14:08:26    447s] 
[02/03 14:09:16    449s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:09:16    449s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_postCTS -outDir timingReports
[02/03 14:09:16    449s] *** timeDesign #8 [begin] : totSession cpu/real = 0:07:29.7/1:02:04.5 (0.1), mem = 3077.5M
[02/03 14:09:16    449s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3049.5M, EPOCH TIME: 1706987356.566502
[02/03 14:09:16    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] All LLGs are deleted
[02/03 14:09:16    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3049.5M, EPOCH TIME: 1706987356.566581
[02/03 14:09:16    449s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3049.5M, EPOCH TIME: 1706987356.566627
[02/03 14:09:16    449s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3049.5M, EPOCH TIME: 1706987356.566696
[02/03 14:09:16    449s] Start to check current routing status for nets...
[02/03 14:09:16    449s] All nets are already routed correctly.
[02/03 14:09:16    449s] End to check current routing status for nets (mem=3049.5M)
[02/03 14:09:16    449s] Effort level <high> specified for reg2reg path_group
[02/03 14:09:16    449s] All LLGs are deleted
[02/03 14:09:16    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3051.5M, EPOCH TIME: 1706987356.603041
[02/03 14:09:16    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3051.5M, EPOCH TIME: 1706987356.603132
[02/03 14:09:16    449s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3051.5M, EPOCH TIME: 1706987356.603207
[02/03 14:09:16    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3051.5M, EPOCH TIME: 1706987356.603404
[02/03 14:09:16    449s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:16    449s] Core basic site is core_ji3v
[02/03 14:09:16    449s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3051.5M, EPOCH TIME: 1706987356.610914
[02/03 14:09:16    449s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:16    449s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:16    449s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3051.5M, EPOCH TIME: 1706987356.612442
[02/03 14:09:16    449s] Fast DP-INIT is on for default
[02/03 14:09:16    449s] Atter site array init, number of instance map data is 0.
[02/03 14:09:16    449s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3051.5M, EPOCH TIME: 1706987356.612736
[02/03 14:09:16    449s] 
[02/03 14:09:16    449s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:16    449s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3051.5M, EPOCH TIME: 1706987356.613179
[02/03 14:09:16    449s] All LLGs are deleted
[02/03 14:09:16    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:16    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:16    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3051.5M, EPOCH TIME: 1706987356.613355
[02/03 14:09:16    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3051.5M, EPOCH TIME: 1706987356.613415
[02/03 14:09:17    449s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.319  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:09:17    449s] All LLGs are deleted
[02/03 14:09:17    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3050.2M, EPOCH TIME: 1706987357.493752
[02/03 14:09:17    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3050.2M, EPOCH TIME: 1706987357.493876
[02/03 14:09:17    449s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3050.2M, EPOCH TIME: 1706987357.493946
[02/03 14:09:17    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3050.2M, EPOCH TIME: 1706987357.494119
[02/03 14:09:17    449s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:17    449s] Core basic site is core_ji3v
[02/03 14:09:17    449s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3050.2M, EPOCH TIME: 1706987357.501453
[02/03 14:09:17    449s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:17    449s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:17    449s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3050.2M, EPOCH TIME: 1706987357.502892
[02/03 14:09:17    449s] Fast DP-INIT is on for default
[02/03 14:09:17    449s] Atter site array init, number of instance map data is 0.
[02/03 14:09:17    449s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3050.2M, EPOCH TIME: 1706987357.503121
[02/03 14:09:17    449s] 
[02/03 14:09:17    449s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:17    449s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3050.2M, EPOCH TIME: 1706987357.503429
[02/03 14:09:17    449s] All LLGs are deleted
[02/03 14:09:17    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:17    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3050.2M, EPOCH TIME: 1706987357.503586
[02/03 14:09:17    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3050.2M, EPOCH TIME: 1706987357.503647
[02/03 14:09:17    449s] Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 14:09:17    449s] All LLGs are deleted
[02/03 14:09:17    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3050.2M, EPOCH TIME: 1706987357.504785
[02/03 14:09:17    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3050.2M, EPOCH TIME: 1706987357.504876
[02/03 14:09:17    449s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3050.2M, EPOCH TIME: 1706987357.504939
[02/03 14:09:17    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3050.2M, EPOCH TIME: 1706987357.505071
[02/03 14:09:17    449s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:17    449s] Core basic site is core_ji3v
[02/03 14:09:17    449s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3050.2M, EPOCH TIME: 1706987357.512700
[02/03 14:09:17    449s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:17    449s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:17    449s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3050.2M, EPOCH TIME: 1706987357.513665
[02/03 14:09:17    449s] Fast DP-INIT is on for default
[02/03 14:09:17    449s] Atter site array init, number of instance map data is 0.
[02/03 14:09:17    449s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3050.2M, EPOCH TIME: 1706987357.514056
[02/03 14:09:17    449s] 
[02/03 14:09:17    449s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:17    449s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:3050.2M, EPOCH TIME: 1706987357.514540
[02/03 14:09:17    449s] All LLGs are deleted
[02/03 14:09:17    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:17    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:17    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3050.2M, EPOCH TIME: 1706987357.514698
[02/03 14:09:17    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3050.2M, EPOCH TIME: 1706987357.514763
[02/03 14:09:17    449s] Reported timing to dir timingReports
[02/03 14:09:17    449s] Total CPU time: 0.14 sec
[02/03 14:09:17    449s] Total Real time: 1.0 sec
[02/03 14:09:17    449s] Total Memory Usage: 3050.175781 Mbytes
[02/03 14:09:17    449s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:09:17    449s] *** timeDesign #8 [finish] : cpu/real = 0:00:00.1/0:00:01.0 (0.1), totSession cpu/real = 0:07:29.8/1:02:05.4 (0.1), mem = 3050.2M
[02/03 14:09:17    449s] 
[02/03 14:09:17    449s] =============================================================================================
[02/03 14:09:17    449s]  Final TAT Report : timeDesign #8                                               21.18-s099_1
[02/03 14:09:17    449s] =============================================================================================
[02/03 14:09:17    449s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:09:17    449s] ---------------------------------------------------------------------------------------------
[02/03 14:09:17    449s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:09:17    449s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.9 % )     0:00:00.9 /  0:00:00.1    0.1
[02/03 14:09:17    449s] [ DrvReport              ]      1   0:00:00.8  (  86.3 % )     0:00:00.8 /  0:00:00.0    0.0
[02/03 14:09:17    449s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:09:17    449s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:09:17    449s] [ GenerateReports        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/03 14:09:17    449s] [ MISC                   ]          0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.0    0.9
[02/03 14:09:17    449s] ---------------------------------------------------------------------------------------------
[02/03 14:09:17    449s]  timeDesign #8 TOTAL                0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.1    0.1
[02/03 14:09:17    449s] ---------------------------------------------------------------------------------------------
[02/03 14:09:17    449s] 
[02/03 14:09:23    449s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:09:23    449s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_postCTS -outDir timingReports
[02/03 14:09:23    449s] *** timeDesign #9 [begin] : totSession cpu/real = 0:07:30.0/1:02:11.0 (0.1), mem = 3050.2M
[02/03 14:09:23    450s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3016.7M, EPOCH TIME: 1706987363.167366
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] All LLGs are deleted
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3016.7M, EPOCH TIME: 1706987363.167469
[02/03 14:09:23    450s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3016.7M, EPOCH TIME: 1706987363.167516
[02/03 14:09:23    450s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3016.7M, EPOCH TIME: 1706987363.167634
[02/03 14:09:23    450s] Start to check current routing status for nets...
[02/03 14:09:23    450s] All nets are already routed correctly.
[02/03 14:09:23    450s] End to check current routing status for nets (mem=3016.7M)
[02/03 14:09:23    450s] Effort level <high> specified for reg2reg path_group
[02/03 14:09:23    450s] All LLGs are deleted
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3036.7M, EPOCH TIME: 1706987363.216428
[02/03 14:09:23    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3036.7M, EPOCH TIME: 1706987363.216540
[02/03 14:09:23    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3036.7M, EPOCH TIME: 1706987363.216618
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3036.7M, EPOCH TIME: 1706987363.216813
[02/03 14:09:23    450s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:23    450s] Core basic site is core_ji3v
[02/03 14:09:23    450s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3036.7M, EPOCH TIME: 1706987363.224521
[02/03 14:09:23    450s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:23    450s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:23    450s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3036.7M, EPOCH TIME: 1706987363.226407
[02/03 14:09:23    450s] Fast DP-INIT is on for default
[02/03 14:09:23    450s] Atter site array init, number of instance map data is 0.
[02/03 14:09:23    450s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3036.7M, EPOCH TIME: 1706987363.226711
[02/03 14:09:23    450s] 
[02/03 14:09:23    450s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:23    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3036.7M, EPOCH TIME: 1706987363.227065
[02/03 14:09:23    450s] All LLGs are deleted
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3036.7M, EPOCH TIME: 1706987363.227275
[02/03 14:09:23    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3036.7M, EPOCH TIME: 1706987363.227346
[02/03 14:09:23    450s] OPTC: user 20.0
[02/03 14:09:23    450s] Starting delay calculation for Hold views
[02/03 14:09:23    450s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:09:23    450s] #################################################################################
[02/03 14:09:23    450s] # Design Stage: PreRoute
[02/03 14:09:23    450s] # Design Name: counter
[02/03 14:09:23    450s] # Design Mode: 180nm
[02/03 14:09:23    450s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:09:23    450s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:09:23    450s] # Signoff Settings: SI Off 
[02/03 14:09:23    450s] #################################################################################
[02/03 14:09:23    450s] Topological Sorting (REAL = 0:00:00.0, MEM = 3034.7M, InitMEM = 3034.7M)
[02/03 14:09:23    450s] Calculate delays in BcWc mode...
[02/03 14:09:23    450s] Start delay calculation (fullDC) (4 T). (MEM=3034.73)
[02/03 14:09:23    450s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:09:23    450s] End AAE Lib Interpolated Model. (MEM=3046.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:09:23    450s] Total number of fetched objects 59
[02/03 14:09:23    450s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:09:23    450s] End delay calculation. (MEM=3185.94 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:09:23    450s] End delay calculation (fullDC). (MEM=3185.94 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:09:23    450s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3185.9M) ***
[02/03 14:09:23    450s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:30 mem=3216.9M)
[02/03 14:09:23    450s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.288  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:09:23    450s] All LLGs are deleted
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3097.4M, EPOCH TIME: 1706987363.407344
[02/03 14:09:23    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3097.4M, EPOCH TIME: 1706987363.407435
[02/03 14:09:23    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3097.4M, EPOCH TIME: 1706987363.407500
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3097.4M, EPOCH TIME: 1706987363.407663
[02/03 14:09:23    450s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:23    450s] Core basic site is core_ji3v
[02/03 14:09:23    450s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3097.4M, EPOCH TIME: 1706987363.415193
[02/03 14:09:23    450s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:23    450s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:23    450s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3098.4M, EPOCH TIME: 1706987363.416715
[02/03 14:09:23    450s] Fast DP-INIT is on for default
[02/03 14:09:23    450s] Atter site array init, number of instance map data is 0.
[02/03 14:09:23    450s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3098.4M, EPOCH TIME: 1706987363.416969
[02/03 14:09:23    450s] 
[02/03 14:09:23    450s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:23    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3098.4M, EPOCH TIME: 1706987363.417272
[02/03 14:09:23    450s] All LLGs are deleted
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3098.4M, EPOCH TIME: 1706987363.417428
[02/03 14:09:23    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3098.4M, EPOCH TIME: 1706987363.417488
[02/03 14:09:23    450s] Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 14:09:23    450s] All LLGs are deleted
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3098.4M, EPOCH TIME: 1706987363.418767
[02/03 14:09:23    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3098.4M, EPOCH TIME: 1706987363.418897
[02/03 14:09:23    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3098.4M, EPOCH TIME: 1706987363.418963
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3098.4M, EPOCH TIME: 1706987363.419110
[02/03 14:09:23    450s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:23    450s] Core basic site is core_ji3v
[02/03 14:09:23    450s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3098.4M, EPOCH TIME: 1706987363.426219
[02/03 14:09:23    450s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:23    450s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:23    450s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:3098.4M, EPOCH TIME: 1706987363.426681
[02/03 14:09:23    450s] Fast DP-INIT is on for default
[02/03 14:09:23    450s] Atter site array init, number of instance map data is 0.
[02/03 14:09:23    450s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3098.4M, EPOCH TIME: 1706987363.427062
[02/03 14:09:23    450s] 
[02/03 14:09:23    450s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:23    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3098.4M, EPOCH TIME: 1706987363.427294
[02/03 14:09:23    450s] All LLGs are deleted
[02/03 14:09:23    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:23    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:23    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3098.4M, EPOCH TIME: 1706987363.427445
[02/03 14:09:23    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3098.4M, EPOCH TIME: 1706987363.427509
[02/03 14:09:23    450s] Reported timing to dir timingReports
[02/03 14:09:23    450s] Total CPU time: 0.32 sec
[02/03 14:09:23    450s] Total Real time: 0.0 sec
[02/03 14:09:23    450s] Total Memory Usage: 3023.890625 Mbytes
[02/03 14:09:23    450s] *** timeDesign #9 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:30.3/1:02:11.4 (0.1), mem = 3023.9M
[02/03 14:09:23    450s] 
[02/03 14:09:23    450s] =============================================================================================
[02/03 14:09:23    450s]  Final TAT Report : timeDesign #9                                               21.18-s099_1
[02/03 14:09:23    450s] =============================================================================================
[02/03 14:09:23    450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:09:23    450s] ---------------------------------------------------------------------------------------------
[02/03 14:09:23    450s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:09:23    450s] [ OptSummaryReport       ]      1   0:00:00.0  (  11.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:09:23    450s] [ TimingUpdate           ]      1   0:00:00.1  (  28.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:09:23    450s] [ FullDelayCalc          ]      1   0:00:00.1  (  15.7 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 14:09:23    450s] [ TimingReport           ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.5
[02/03 14:09:23    450s] [ GenerateReports        ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:09:23    450s] [ MISC                   ]          0:00:00.1  (  33.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:09:23    450s] ---------------------------------------------------------------------------------------------
[02/03 14:09:23    450s]  timeDesign #9 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/03 14:09:23    450s] ---------------------------------------------------------------------------------------------
[02/03 14:09:23    450s] 
[02/03 14:09:26    450s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:09:26    450s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_postCTS -outDir timingReports
[02/03 14:09:26    450s] *** timeDesign #10 [begin] : totSession cpu/real = 0:07:30.5/1:02:14.5 (0.1), mem = 3023.9M
[02/03 14:09:26    450s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3023.9M, EPOCH TIME: 1706987366.604824
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] All LLGs are deleted
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3023.9M, EPOCH TIME: 1706987366.604908
[02/03 14:09:26    450s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3023.9M, EPOCH TIME: 1706987366.604953
[02/03 14:09:26    450s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3023.9M, EPOCH TIME: 1706987366.605024
[02/03 14:09:26    450s] Start to check current routing status for nets...
[02/03 14:09:26    450s] All nets are already routed correctly.
[02/03 14:09:26    450s] End to check current routing status for nets (mem=3023.9M)
[02/03 14:09:26    450s] Effort level <high> specified for reg2reg path_group
[02/03 14:09:26    450s] All LLGs are deleted
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3045.7M, EPOCH TIME: 1706987366.650088
[02/03 14:09:26    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3045.7M, EPOCH TIME: 1706987366.650186
[02/03 14:09:26    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3045.7M, EPOCH TIME: 1706987366.650249
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3045.7M, EPOCH TIME: 1706987366.650434
[02/03 14:09:26    450s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:26    450s] Core basic site is core_ji3v
[02/03 14:09:26    450s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3045.7M, EPOCH TIME: 1706987366.657888
[02/03 14:09:26    450s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:26    450s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:26    450s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3045.7M, EPOCH TIME: 1706987366.658994
[02/03 14:09:26    450s] Fast DP-INIT is on for default
[02/03 14:09:26    450s] Atter site array init, number of instance map data is 0.
[02/03 14:09:26    450s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3045.7M, EPOCH TIME: 1706987366.659254
[02/03 14:09:26    450s] 
[02/03 14:09:26    450s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:26    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3045.7M, EPOCH TIME: 1706987366.659593
[02/03 14:09:26    450s] All LLGs are deleted
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3045.7M, EPOCH TIME: 1706987366.659777
[02/03 14:09:26    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3045.7M, EPOCH TIME: 1706987366.659839
[02/03 14:09:26    450s] OPTC: user 20.0
[02/03 14:09:26    450s] Starting delay calculation for Hold views
[02/03 14:09:26    450s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:09:26    450s] #################################################################################
[02/03 14:09:26    450s] # Design Stage: PreRoute
[02/03 14:09:26    450s] # Design Name: counter
[02/03 14:09:26    450s] # Design Mode: 180nm
[02/03 14:09:26    450s] # Analysis Mode: MMMC Non-OCV 
[02/03 14:09:26    450s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:09:26    450s] # Signoff Settings: SI Off 
[02/03 14:09:26    450s] #################################################################################
[02/03 14:09:26    450s] Topological Sorting (REAL = 0:00:00.0, MEM = 3043.7M, InitMEM = 3043.7M)
[02/03 14:09:26    450s] Calculate delays in BcWc mode...
[02/03 14:09:26    450s] Start delay calculation (fullDC) (4 T). (MEM=3043.72)
[02/03 14:09:26    450s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:09:26    450s] End AAE Lib Interpolated Model. (MEM=3055.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:09:26    450s] Total number of fetched objects 59
[02/03 14:09:26    450s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:09:26    450s] End delay calculation. (MEM=3194.93 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:09:26    450s] End delay calculation (fullDC). (MEM=3194.93 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:09:26    450s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3194.9M) ***
[02/03 14:09:26    450s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:31 mem=3225.9M)
[02/03 14:09:26    450s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.288  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:09:26    450s] All LLGs are deleted
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3124.4M, EPOCH TIME: 1706987366.820467
[02/03 14:09:26    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3124.4M, EPOCH TIME: 1706987366.820593
[02/03 14:09:26    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3124.4M, EPOCH TIME: 1706987366.820662
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3124.4M, EPOCH TIME: 1706987366.820852
[02/03 14:09:26    450s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:26    450s] Core basic site is core_ji3v
[02/03 14:09:26    450s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3124.4M, EPOCH TIME: 1706987366.828573
[02/03 14:09:26    450s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:26    450s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:26    450s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3125.4M, EPOCH TIME: 1706987366.830035
[02/03 14:09:26    450s] Fast DP-INIT is on for default
[02/03 14:09:26    450s] Atter site array init, number of instance map data is 0.
[02/03 14:09:26    450s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:3125.4M, EPOCH TIME: 1706987366.830396
[02/03 14:09:26    450s] 
[02/03 14:09:26    450s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:26    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:3125.4M, EPOCH TIME: 1706987366.830625
[02/03 14:09:26    450s] All LLGs are deleted
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3125.4M, EPOCH TIME: 1706987366.830780
[02/03 14:09:26    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3125.4M, EPOCH TIME: 1706987366.830856
[02/03 14:09:26    450s] Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/03 14:09:26    450s] All LLGs are deleted
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3125.4M, EPOCH TIME: 1706987366.831920
[02/03 14:09:26    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3125.4M, EPOCH TIME: 1706987366.831986
[02/03 14:09:26    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3125.4M, EPOCH TIME: 1706987366.832046
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3125.4M, EPOCH TIME: 1706987366.832217
[02/03 14:09:26    450s] Max number of tech site patterns supported in site array is 256.
[02/03 14:09:26    450s] Core basic site is core_ji3v
[02/03 14:09:26    450s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3125.4M, EPOCH TIME: 1706987366.839728
[02/03 14:09:26    450s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:09:26    450s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:09:26    450s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:3125.4M, EPOCH TIME: 1706987366.840196
[02/03 14:09:26    450s] Fast DP-INIT is on for default
[02/03 14:09:26    450s] Atter site array init, number of instance map data is 0.
[02/03 14:09:26    450s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3125.4M, EPOCH TIME: 1706987366.840448
[02/03 14:09:26    450s] 
[02/03 14:09:26    450s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:09:26    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3125.4M, EPOCH TIME: 1706987366.840717
[02/03 14:09:26    450s] All LLGs are deleted
[02/03 14:09:26    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:09:26    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:09:26    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3125.4M, EPOCH TIME: 1706987366.840882
[02/03 14:09:26    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3125.4M, EPOCH TIME: 1706987366.840944
[02/03 14:09:26    450s] Reported timing to dir timingReports
[02/03 14:09:26    450s] Total CPU time: 0.3 sec
[02/03 14:09:26    450s] Total Real time: 0.0 sec
[02/03 14:09:26    450s] Total Memory Usage: 3041.875 Mbytes
[02/03 14:09:26    450s] *** timeDesign #10 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:30.8/1:02:14.8 (0.1), mem = 3041.9M
[02/03 14:09:26    450s] 
[02/03 14:09:26    450s] =============================================================================================
[02/03 14:09:26    450s]  Final TAT Report : timeDesign #10                                              21.18-s099_1
[02/03 14:09:26    450s] =============================================================================================
[02/03 14:09:26    450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:09:26    450s] ---------------------------------------------------------------------------------------------
[02/03 14:09:26    450s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:09:26    450s] [ OptSummaryReport       ]      1   0:00:00.0  (  12.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:09:26    450s] [ TimingUpdate           ]      1   0:00:00.1  (  29.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:09:26    450s] [ FullDelayCalc          ]      1   0:00:00.0  (  11.5 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 14:09:26    450s] [ TimingReport           ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 14:09:26    450s] [ GenerateReports        ]      1   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:09:26    450s] [ MISC                   ]          0:00:00.1  (  33.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:09:26    450s] ---------------------------------------------------------------------------------------------
[02/03 14:09:26    450s]  timeDesign #10 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/03 14:09:26    450s] ---------------------------------------------------------------------------------------------
[02/03 14:09:26    450s] 
[02/03 14:09:32    450s] <CMD> getCTSMode -engine -quiet
[02/03 14:09:38    451s] <CMD> ctd_win -side none -id ctd_window
[02/03 14:09:38    451s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:09:38    451s] End AAE Lib Interpolated Model. (MEM=3045.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:09:38    451s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:09:40    451s] 
[02/03 14:09:40    451s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:09:40    451s] Summary for sequential cells identification: 
[02/03 14:09:40    451s]   Identified SBFF number: 33
[02/03 14:09:40    451s]   Identified MBFF number: 0
[02/03 14:09:40    451s]   Identified SB Latch number: 0
[02/03 14:09:40    451s]   Identified MB Latch number: 0
[02/03 14:09:40    451s]   Not identified SBFF number: 0
[02/03 14:09:40    451s]   Not identified MBFF number: 0
[02/03 14:09:40    451s]   Not identified SB Latch number: 0
[02/03 14:09:40    451s]   Not identified MB Latch number: 0
[02/03 14:09:40    451s]   Number of sequential cells which are not FFs: 43
[02/03 14:09:40    451s]  Visiting view : slow_functional_mode
[02/03 14:09:40    451s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:09:40    451s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:09:40    451s]  Visiting view : fast_functional_mode
[02/03 14:09:40    451s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:09:40    451s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:09:40    451s] TLC MultiMap info (StdDelay):
[02/03 14:09:40    451s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:09:40    451s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:09:40    451s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:09:40    451s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:09:40    451s]  Setting StdDelay to: 91ps
[02/03 14:09:40    451s] 
[02/03 14:09:40    451s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:09:51    451s] <CMD> selectInst CTS_cdb_buf_00009
[02/03 14:09:51    451s] <CMD> zoomSelected
[02/03 14:10:26    453s] <CMD> saveDesign counter_ld_fp_pw_pn_pl_cts
[02/03 14:10:26    453s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[02/03 14:10:26    453s] #% Begin save design ... (date=02/03 14:10:26, mem=2058.8M)
[02/03 14:10:26    453s] ----- oaOut ---------------------------
[02/03 14:10:26    453s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn_pl_cts
[02/03 14:10:26    453s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 14:10:26    453s] Special routes: 43 strips and 45 vias are created in OpenAccess database.
[02/03 14:10:26    453s] Signal Routes: Created 208 routes.
[02/03 14:10:26    453s] Created 56 insts; 112 instTerms; 61 nets; 0 routes.
[02/03 14:10:26    453s] **WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OpenAccess database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
[02/03 14:10:26    453s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:10:26    453s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:10:26    453s] TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:10:26    453s] % Begin Save ccopt configuration ... (date=02/03 14:10:26, mem=2058.9M)
[02/03 14:10:26    453s] % End Save ccopt configuration ... (date=02/03 14:10:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2058.9M, current mem=2055.6M)
[02/03 14:10:26    453s] % Begin Save AAE data ... (date=02/03 14:10:26, mem=2055.6M)
[02/03 14:10:26    453s] Saving AAE Data ...
[02/03 14:10:26    453s] % End Save AAE data ... (date=02/03 14:10:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2055.6M, current mem=2055.6M)
[02/03 14:10:26    453s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[02/03 14:10:26    453s] Type 'man IMPCTE-104' for more detail.
[02/03 14:10:26    453s] Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts/inn_data/gui.pref.tcl ...
[02/03 14:10:26    453s] Saving mode setting ...
[02/03 14:10:26    453s] Saving global file ...
[02/03 14:10:26    453s] #Saving pin access data to file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts/inn_data/counter.apa ...
[02/03 14:10:26    453s] #
[02/03 14:10:26    453s] Saving rc congestion map /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts/counter.congmap.gz ...
[02/03 14:10:26    453s] Saving thumbnail file...
[02/03 14:10:27    453s] % Begin Save power constraints data ... (date=02/03 14:10:27, mem=2055.8M)
[02/03 14:10:27    453s] % End Save power constraints data ... (date=02/03 14:10:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2055.8M, current mem=2055.8M)
[02/03 14:10:27    453s] Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
[02/03 14:10:27    453s] Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts/inn_data/counter.prop
[02/03 14:10:27    453s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=3043.1M) ***
[02/03 14:10:27    453s] #% End save design ... (date=02/03 14:10:27, total cpu=0:00:00.5, real=0:00:01.0, peak res=2058.9M, current mem=2056.1M)
[02/03 14:10:27    453s] 
[02/03 14:10:27    453s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:10:27    453s] Severity  ID               Count  Summary                                  
[02/03 14:10:27    453s] WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
[02/03 14:10:27    453s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[02/03 14:10:27    453s] *** Message Summary: 2 warning(s), 0 error(s)
[02/03 14:10:27    453s] 
[02/03 14:10:55    454s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/03 14:10:55    454s] <CMD> setDelayCalMode -engine default -siAware true
[02/03 14:10:55    454s] AAE_INFO: switching -siAware from false to true ...
[02/03 14:10:55    454s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/03 14:10:55    454s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[02/03 14:10:55    454s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:10:55    454s] <CMD> optDesign -postRout
[02/03 14:10:55    454s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2056.0M, totSessionCpu=0:07:35 **
[02/03 14:10:55    454s] **ERROR: (IMPOPT-608):	Design is not routed yet.
Design is preRoute state
[02/03 14:10:55    454s] 1
[02/03 14:11:19    455s] 
[02/03 14:11:19    455s] Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]
[02/03 14:11:19    455s] 
[02/03 14:11:19    455s] **ERROR: (IMPTCM-48):	"xfab_nroute.cmd" is not a legal option for command "source". Either the current option or an option prior to it is not specified correctly.
  
[02/03 14:11:38    456s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[02/03 14:11:38    456s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[02/03 14:11:38    456s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[02/03 14:11:38    456s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/03 14:11:38    456s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[02/03 14:11:38    456s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[02/03 14:11:38    456s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[02/03 14:11:38    456s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[02/03 14:11:38    456s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[02/03 14:11:38    456s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[02/03 14:11:38    456s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/03 14:11:38    456s] <CMD> routeDesign -globalDetail
[02/03 14:11:38    456s] #% Begin routeDesign (date=02/03 14:11:38, mem=2057.5M)
[02/03 14:11:38    456s] ### Time Record (routeDesign) is installed.
[02/03 14:11:38    456s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2057.55 (MB), peak = 2304.64 (MB)
[02/03 14:11:38    456s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/03 14:11:38    456s] #**INFO: setDesignMode -flowEffort standard
[02/03 14:11:38    456s] #**INFO: setDesignMode -powerEffort none
[02/03 14:11:38    456s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/03 14:11:38    456s] **INFO: User settings:
[02/03 14:11:38    456s] setNanoRouteMode -droutePostRouteSpreadWire         1
[02/03 14:11:38    456s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[02/03 14:11:38    456s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[02/03 14:11:38    456s] setNanoRouteMode -extractThirdPartyCompatible       false
[02/03 14:11:38    456s] setNanoRouteMode -grouteExpTdStdDelay               91
[02/03 14:11:38    456s] setNanoRouteMode -routeBottomRoutingLayer           1
[02/03 14:11:38    456s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[02/03 14:11:38    456s] setNanoRouteMode -routeTopRoutingLayer              4
[02/03 14:11:38    456s] setNanoRouteMode -routeWithSiDriven                 false
[02/03 14:11:38    456s] setNanoRouteMode -routeWithSiPostRouteFix           false
[02/03 14:11:38    456s] setNanoRouteMode -routeWithTimingDriven             false
[02/03 14:11:38    456s] setNanoRouteMode -timingEngine                      {}
[02/03 14:11:38    456s] setDesignMode -process                              180
[02/03 14:11:38    456s] setExtractRCMode -coupling_c_th                     3
[02/03 14:11:38    456s] setExtractRCMode -engine                            preRoute
[02/03 14:11:38    456s] setExtractRCMode -relative_c_th                     0.03
[02/03 14:11:38    456s] setExtractRCMode -total_c_th                        5
[02/03 14:11:38    456s] setDelayCalMode -enable_high_fanout                 true
[02/03 14:11:38    456s] setDelayCalMode -engine                             aae
[02/03 14:11:38    456s] setDelayCalMode -ignoreNetLoad                      false
[02/03 14:11:38    456s] setDelayCalMode -SIAware                            true
[02/03 14:11:38    456s] setDelayCalMode -socv_accuracy_mode                 low
[02/03 14:11:38    456s] setSIMode -separate_delta_delay_on_data             true
[02/03 14:11:38    456s] 
[02/03 14:11:38    456s] #**INFO: multi-cut via swapping will not be performed after routing.
[02/03 14:11:38    456s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/03 14:11:38    456s] OPERPROF: Starting checkPlace at level 1, MEM:3040.2M, EPOCH TIME: 1706987498.623457
[02/03 14:11:38    456s] Processing tracks to init pin-track alignment.
[02/03 14:11:38    456s] z: 2, totalTracks: 1
[02/03 14:11:38    456s] z: 4, totalTracks: 1
[02/03 14:11:38    456s] z: 6, totalTracks: 1
[02/03 14:11:38    456s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:11:38    456s] All LLGs are deleted
[02/03 14:11:38    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:38    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:38    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3040.2M, EPOCH TIME: 1706987498.624580
[02/03 14:11:38    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3040.2M, EPOCH TIME: 1706987498.624681
[02/03 14:11:38    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3040.2M, EPOCH TIME: 1706987498.624735
[02/03 14:11:38    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:38    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:38    456s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3040.2M, EPOCH TIME: 1706987498.624910
[02/03 14:11:38    456s] Max number of tech site patterns supported in site array is 256.
[02/03 14:11:38    456s] Core basic site is core_ji3v
[02/03 14:11:38    456s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3040.2M, EPOCH TIME: 1706987498.625003
[02/03 14:11:38    456s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:11:38    456s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:11:38    456s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.001, MEM:3040.2M, EPOCH TIME: 1706987498.625769
[02/03 14:11:38    456s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:11:38    456s] SiteArray: use 16,384 bytes
[02/03 14:11:38    456s] SiteArray: current memory after site array memory allocation 3040.2M
[02/03 14:11:38    456s] SiteArray: FP blocked sites are writable
[02/03 14:11:38    456s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:11:38    456s] Atter site array init, number of instance map data is 0.
[02/03 14:11:38    456s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.001, MEM:3040.2M, EPOCH TIME: 1706987498.626083
[02/03 14:11:38    456s] 
[02/03 14:11:38    456s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:11:38    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.001, MEM:3040.2M, EPOCH TIME: 1706987498.626195
[02/03 14:11:38    456s] Begin checking placement ... (start mem=3040.2M, init mem=3040.2M)
[02/03 14:11:38    456s] Begin checking exclusive groups violation ...
[02/03 14:11:38    456s] There are 0 groups to check, max #box is 0, total #box is 0
[02/03 14:11:38    456s] Finished checking exclusive groups violations. Found 0 Vio.
[02/03 14:11:38    456s] 
[02/03 14:11:38    456s] Running CheckPlace using 4 threads!...
[02/03 14:11:38    456s] 
[02/03 14:11:38    456s] ...checkPlace MT is done!
[02/03 14:11:38    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:11:38    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:11:38    456s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3008.2M, EPOCH TIME: 1706987498.631525
[02/03 14:11:38    456s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3008.2M, EPOCH TIME: 1706987498.631618
[02/03 14:11:38    456s] *info: Placed = 56             (Fixed = 2)
[02/03 14:11:38    456s] *info: Unplaced = 0           
[02/03 14:11:38    456s] Placement Density:54.53%(1300/2383)
[02/03 14:11:38    456s] Placement Density (including fixed std cells):54.53%(1300/2383)
[02/03 14:11:38    456s] All LLGs are deleted
[02/03 14:11:38    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[02/03 14:11:38    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:38    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3008.2M, EPOCH TIME: 1706987498.631812
[02/03 14:11:38    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3008.2M, EPOCH TIME: 1706987498.631913
[02/03 14:11:38    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:38    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:38    456s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3008.2M)
[02/03 14:11:38    456s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.009, MEM:3008.2M, EPOCH TIME: 1706987498.632324
[02/03 14:11:38    456s] 
[02/03 14:11:38    456s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/03 14:11:38    456s] *** Changed status on (3) nets in Clock.
[02/03 14:11:38    456s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3008.2M) ***
[02/03 14:11:38    456s] % Begin globalDetailRoute (date=02/03 14:11:38, mem=2048.4M)
[02/03 14:11:38    456s] 
[02/03 14:11:38    456s] globalDetailRoute
[02/03 14:11:38    456s] 
[02/03 14:11:38    456s] #Start globalDetailRoute on Sat Feb  3 14:11:38 2024
[02/03 14:11:38    456s] #
[02/03 14:11:38    456s] ### Time Record (globalDetailRoute) is installed.
[02/03 14:11:38    456s] ### Time Record (Pre Callback) is installed.
[02/03 14:11:38    456s] RC Grid backup saved.
[02/03 14:11:38    456s] ### Time Record (Pre Callback) is uninstalled.
[02/03 14:11:38    456s] ### Time Record (DB Import) is installed.
[02/03 14:11:38    456s] ### Time Record (Timing Data Generation) is installed.
[02/03 14:11:38    456s] ### Time Record (Timing Data Generation) is uninstalled.
[02/03 14:11:38    456s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[02/03 14:11:38    456s] ### Net info: total nets: 61
[02/03 14:11:38    456s] ### Net info: dirty nets: 20
[02/03 14:11:38    456s] ### Net info: marked as disconnected nets: 0
[02/03 14:11:38    456s] #num needed restored net=0
[02/03 14:11:38    456s] #need_extraction net=0 (total=61)
[02/03 14:11:38    456s] ### Net info: fully routed nets: 3
[02/03 14:11:38    456s] ### Net info: trivial (< 2 pins) nets: 2
[02/03 14:11:38    456s] ### Net info: unrouted nets: 56
[02/03 14:11:38    456s] ### Net info: re-extraction nets: 0
[02/03 14:11:38    456s] ### Net info: ignored nets: 0
[02/03 14:11:38    456s] ### Net info: skip routing nets: 0
[02/03 14:11:38    456s] ### import design signature (20): route=580832605 fixed_route=1646519710 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1610930710 dirty_area=0 del_dirty_area=0 cell=1406104550 placement=638710408 pin_access=1773468155 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:11:38    456s] ### Time Record (DB Import) is uninstalled.
[02/03 14:11:38    456s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[02/03 14:11:38    456s] #RTESIG:78da95d14d4f0321100660cffe8a09ed614ddacac0b22c57a35735d57a6dd0a5ed265bd6
[02/03 14:11:38    456s] #       f061d27f2f694f35eb7e708487e19d6136ff785a0361b8c272e9a9525b84e735e35452b9
[02/03 14:11:38    456s] #       4425c43dc36d3ada3c90dbd9fce5f55d96b0d38d37907db66db380ea64f5b1fe82caec74
[02/03 14:11:38    456s] #       6c027813426df77717cd299dc2f3820385acb6c1ec8d5b40f4c6fd21922a204820f3c1a5
[02/03 14:11:38    456s] #       dd6e8302c84fed426c7dfb7879e9cd84f83d702dcf81e818dac4827156bb53a753c94d68
[02/03 14:11:38    456s] #       0a29f26bdf51139197105c1c5b13059fc6e5142e64010a57f4bc20db35ad0eddb10b3aa2
[02/03 14:11:38    456s] #       b7a2a4c3482a04ecfffb640a20877a7fe8ff482c1505e283b6957655b2c6c6e37f1281d8
[02/03 14:11:38    456s] #       d69a3ec59089abf1759a3c653b77d91f8e61c920ef6f94319a620dd461940d4e35a17c0c
[02/03 14:11:38    456s] #       122310573d916e7e011749534e
[02/03 14:11:38    456s] #
[02/03 14:11:38    456s] ### Time Record (Data Preparation) is installed.
[02/03 14:11:38    456s] #RTESIG:78da95d24b4f0321100060cffe8a09ed614ddacac0b22c57a35735d57a6dd0a5ed265bd6
[02/03 14:11:38    456s] #       f030e9bf97b4a79a751f1ce1639807b3f9c7d31a08c315964b4f95da223caf19a792ca25
[02/03 14:11:38    456s] #       2a21ee196ed3d1e681dccee62fafefb2849d6ebc81ecb36d9b055427ab8ff5175466a763
[02/03 14:11:38    456s] #       13c09b106abbbfbb684ee9149e171c2864b50d666fdc02a237ee0f9154014102990f2eed
[02/03 14:11:38    456s] #       761b14407e6a1762ebdbc7cb4b6f26c4ef816b790e44c7d026168cb3da9d3a9d4a6e4251
[02/03 14:11:38    456s] #       48915ffb8e9888bc84e0e2d89828f8342ea770210b50b8a2e705d9ae6975e84ebba0236a
[02/03 14:11:38    456s] #       2b4a3a8ca442c0fed927530039d4fb43ff20b15414880fda56da55c91a1b8fff4904625b
[02/03 14:11:38    456s] #       6b7a95e2e9439d2be87f982113577dee3479313258c920efef086334e53f10875136d8fe
[02/03 14:11:38    456s] #       84f231488c405cf5a474f30ba56e6004
[02/03 14:11:38    456s] #
[02/03 14:11:38    456s] ### Time Record (Data Preparation) is uninstalled.
[02/03 14:11:38    456s] ### Time Record (Global Routing) is installed.
[02/03 14:11:38    456s] ### Time Record (Global Routing) is uninstalled.
[02/03 14:11:38    456s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/03 14:11:38    456s] #Total number of routable nets = 59.
[02/03 14:11:38    456s] #Total number of nets in the design = 61.
[02/03 14:11:38    456s] #56 routable nets do not have any wires.
[02/03 14:11:38    456s] #3 routable nets have routed wires.
[02/03 14:11:38    456s] #56 nets will be global routed.
[02/03 14:11:38    456s] #3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/03 14:11:38    456s] #Using multithreading with 4 threads.
[02/03 14:11:38    456s] ### Time Record (Data Preparation) is installed.
[02/03 14:11:38    456s] #Start routing data preparation on Sat Feb  3 14:11:38 2024
[02/03 14:11:38    456s] #
[02/03 14:11:38    456s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:38    456s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:38    456s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:38    456s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:38    456s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:38    456s] #Build and mark too close pins for the same net.
[02/03 14:11:38    456s] ### Time Record (Cell Pin Access) is installed.
[02/03 14:11:38    456s] #Rebuild pin access data for design.
[02/03 14:11:38    456s] #Initial pin access analysis.
[02/03 14:11:38    456s] #Detail pin access analysis.
[02/03 14:11:38    456s] ### Time Record (Cell Pin Access) is uninstalled.
[02/03 14:11:38    456s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[02/03 14:11:38    456s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:11:38    456s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:11:38    456s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:11:38    456s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[02/03 14:11:38    456s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[02/03 14:11:38    456s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[02/03 14:11:38    456s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[02/03 14:11:38    456s] #pin_access_rlayer=2(MET2)
[02/03 14:11:38    456s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/03 14:11:38    456s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/03 14:11:38    456s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2056.84 (MB), peak = 2304.64 (MB)
[02/03 14:11:38    456s] #Regenerating Ggrids automatically.
[02/03 14:11:38    456s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[02/03 14:11:38    456s] #Using automatically generated G-grids.
[02/03 14:11:39    458s] #Done routing data preparation.
[02/03 14:11:39    458s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2066.73 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:39    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:39    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:39    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:39    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #Finished routing data preparation on Sat Feb  3 14:11:39 2024
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #Cpu time = 00:00:01
[02/03 14:11:39    458s] #Elapsed time = 00:00:01
[02/03 14:11:39    458s] #Increased memory = 15.06 (MB)
[02/03 14:11:39    458s] #Total memory = 2066.80 (MB)
[02/03 14:11:39    458s] #Peak memory = 2304.64 (MB)
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] ### Time Record (Data Preparation) is uninstalled.
[02/03 14:11:39    458s] ### Time Record (Global Routing) is installed.
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #Start global routing on Sat Feb  3 14:11:39 2024
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #Start global routing initialization on Sat Feb  3 14:11:39 2024
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #Number of eco nets is 0
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #Start global routing data preparation on Sat Feb  3 14:11:39 2024
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] ### build_merged_routing_blockage_rect_list starts on Sat Feb  3 14:11:39 2024 with memory = 2066.84 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:39    458s] #Start routing resource analysis on Sat Feb  3 14:11:39 2024
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] ### init_is_bin_blocked starts on Sat Feb  3 14:11:39 2024 with memory = 2066.85 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:39    458s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Feb  3 14:11:39 2024 with memory = 2066.87 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.24 [4]--
[02/03 14:11:39    458s] ### adjust_flow_cap starts on Sat Feb  3 14:11:39 2024 with memory = 2068.64 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.11 [4]--
[02/03 14:11:39    458s] ### adjust_flow_per_partial_route_obs starts on Sat Feb  3 14:11:39 2024 with memory = 2071.90 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:39    458s] ### set_via_blocked starts on Sat Feb  3 14:11:39 2024 with memory = 2071.90 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.14 [4]--
[02/03 14:11:39    458s] ### copy_flow starts on Sat Feb  3 14:11:39 2024 with memory = 2071.90 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.34 [4]--
[02/03 14:11:39    458s] #Routing resource analysis is done on Sat Feb  3 14:11:39 2024
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] ### report_flow_cap starts on Sat Feb  3 14:11:39 2024 with memory = 2071.91 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] #  Resource Analysis:
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/03 14:11:39    458s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/03 14:11:39    458s] #  --------------------------------------------------------------
[02/03 14:11:39    458s] #  MET1           H          34          82          72    12.50%
[02/03 14:11:39    458s] #  MET2           V          90          41          72     0.00%
[02/03 14:11:39    458s] #  MET3           H         112           4          72     0.00%
[02/03 14:11:39    458s] #  MET4           V         130           1          72     0.00%
[02/03 14:11:39    458s] #  --------------------------------------------------------------
[02/03 14:11:39    458s] #  Total                    367      26.35%         288     3.12%
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.19 [4]--
[02/03 14:11:39    458s] ### analyze_m2_tracks starts on Sat Feb  3 14:11:39 2024 with memory = 2071.91 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:39    458s] ### report_initial_resource starts on Sat Feb  3 14:11:39 2024 with memory = 2071.91 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:39    458s] ### mark_pg_pins_accessibility starts on Sat Feb  3 14:11:39 2024 with memory = 2071.91 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:39    458s] ### set_net_region starts on Sat Feb  3 14:11:39 2024 with memory = 2071.92 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #Global routing data preparation is done on Sat Feb  3 14:11:39 2024
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2071.93 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] ### prepare_level starts on Sat Feb  3 14:11:39 2024 with memory = 2071.94 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### init level 1 starts on Sat Feb  3 14:11:39 2024 with memory = 2071.95 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:39    458s] ### Level 1 hgrid = 9 X 8
[02/03 14:11:39    458s] ### prepare_level_flow starts on Sat Feb  3 14:11:39 2024 with memory = 2071.99 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:39    458s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #Global routing initialization is done on Sat Feb  3 14:11:39 2024
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2071.99 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #start global routing iteration 1...
[02/03 14:11:39    458s] ### init_flow_edge starts on Sat Feb  3 14:11:39 2024 with memory = 2072.04 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.20 [4]--
[02/03 14:11:39    458s] ### routing at level 1 (topmost level) iter 0
[02/03 14:11:39    458s] ### measure_qor starts on Sat Feb  3 14:11:39 2024 with memory = 2072.38 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### measure_congestion starts on Sat Feb  3 14:11:39 2024 with memory = 2072.39 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:39    458s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.74 [4]--
[02/03 14:11:39    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2072.39 (MB), peak = 2304.64 (MB)
[02/03 14:11:39    458s] #
[02/03 14:11:39    458s] #start global routing iteration 2...
[02/03 14:11:40    458s] ### routing at level 1 (topmost level) iter 1
[02/03 14:11:40    458s] ### measure_qor starts on Sat Feb  3 14:11:40 2024 with memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### measure_congestion starts on Sat Feb  3 14:11:40 2024 with memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:40    458s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.84 [4]--
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #start global routing iteration 3...
[02/03 14:11:40    458s] ### routing at level 1 (topmost level) iter 2
[02/03 14:11:40    458s] ### measure_qor starts on Sat Feb  3 14:11:40 2024 with memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### measure_congestion starts on Sat Feb  3 14:11:40 2024 with memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:40    458s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.69 [4]--
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #start global routing iteration 4...
[02/03 14:11:40    458s] ### routing at level 1 (topmost level) iter 3
[02/03 14:11:40    458s] ### measure_qor starts on Sat Feb  3 14:11:40 2024 with memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### measure_congestion starts on Sat Feb  3 14:11:40 2024 with memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:40    458s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.78 [4]--
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### route_end starts on Sat Feb  3 14:11:40 2024 with memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/03 14:11:40    458s] #Total number of routable nets = 59.
[02/03 14:11:40    458s] #Total number of nets in the design = 61.
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #59 routable nets have routed wires.
[02/03 14:11:40    458s] #3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Routed nets constraints summary:
[02/03 14:11:40    458s] #-----------------------------
[02/03 14:11:40    458s] #        Rules   Unconstrained  
[02/03 14:11:40    458s] #-----------------------------
[02/03 14:11:40    458s] #      Default              56  
[02/03 14:11:40    458s] #-----------------------------
[02/03 14:11:40    458s] #        Total              56  
[02/03 14:11:40    458s] #-----------------------------
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Routing constraints summary of the whole design:
[02/03 14:11:40    458s] #------------------------------------------
[02/03 14:11:40    458s] #        Rules   Pref Layer   Unconstrained  
[02/03 14:11:40    458s] #------------------------------------------
[02/03 14:11:40    458s] #      Default            3              56  
[02/03 14:11:40    458s] #------------------------------------------
[02/03 14:11:40    458s] #        Total            3              56  
[02/03 14:11:40    458s] #------------------------------------------
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### adjust_flow_per_partial_route_obs starts on Sat Feb  3 14:11:40 2024 with memory = 2072.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:40    458s] ### cal_base_flow starts on Sat Feb  3 14:11:40 2024 with memory = 2072.44 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### init_flow_edge starts on Sat Feb  3 14:11:40 2024 with memory = 2072.44 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.14 [4]--
[02/03 14:11:40    458s] ### cal_flow starts on Sat Feb  3 14:11:40 2024 with memory = 2072.44 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:40    458s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.09 [4]--
[02/03 14:11:40    458s] ### report_overcon starts on Sat Feb  3 14:11:40 2024 with memory = 2072.45 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #                 OverCon          
[02/03 14:11:40    458s] #                  #Gcell    %Gcell
[02/03 14:11:40    458s] #     Layer           (1)   OverCon  Flow/Cap
[02/03 14:11:40    458s] #  ----------------------------------------------
[02/03 14:11:40    458s] #  MET1          0(0.00%)   (0.00%)     0.57  
[02/03 14:11:40    458s] #  MET2          0(0.00%)   (0.00%)     0.23  
[02/03 14:11:40    458s] #  MET3          0(0.00%)   (0.00%)     0.14  
[02/03 14:11:40    458s] #  MET4          0(0.00%)   (0.00%)     0.02  
[02/03 14:11:40    458s] #  ----------------------------------------------
[02/03 14:11:40    458s] #     Total      0(0.00%)   (0.00%)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/03 14:11:40    458s] #  Overflow after GR: 0.00% H + 0.00% V
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:40    458s] ### cal_base_flow starts on Sat Feb  3 14:11:40 2024 with memory = 2072.47 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### init_flow_edge starts on Sat Feb  3 14:11:40 2024 with memory = 2072.47 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.28 [4]--
[02/03 14:11:40    458s] ### cal_flow starts on Sat Feb  3 14:11:40 2024 with memory = 2072.47 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.00 [4]--
[02/03 14:11:40    458s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.19 [4]--
[02/03 14:11:40    458s] ### generate_cong_map_content starts on Sat Feb  3 14:11:40 2024 with memory = 2072.47 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### Sync with Inovus CongMap starts on Sat Feb  3 14:11:40 2024 with memory = 2072.47 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #Hotspot report including placement blocked areas
[02/03 14:11:40    458s] OPERPROF: Starting HotSpotCal at level 1, MEM:3083.4M, EPOCH TIME: 1706987500.021159
[02/03 14:11:40    458s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 14:11:40    458s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/03 14:11:40    458s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 14:11:40    458s] [hotspot] |     MET1(H)    |              0.00 |              0.00 |   (none)                            |
[02/03 14:11:40    458s] [hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[02/03 14:11:40    458s] [hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[02/03 14:11:40    458s] [hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[02/03 14:11:40    458s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 14:11:40    458s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[02/03 14:11:40    458s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 14:11:40    458s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/03 14:11:40    458s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 14:11:40    458s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:11:40    458s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/03 14:11:40    458s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 14:11:40    458s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:3083.4M, EPOCH TIME: 1706987500.024910
[02/03 14:11:40    458s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.05 [4]--
[02/03 14:11:40    458s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.06 [4]--
[02/03 14:11:40    458s] ### update starts on Sat Feb  3 14:11:40 2024 with memory = 2071.89 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #Complete Global Routing.
[02/03 14:11:40    458s] #Total wire length = 1111 um.
[02/03 14:11:40    458s] #Total half perimeter of net bounding box = 1226 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET1 = 1 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET2 = 414 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET3 = 558 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET4 = 138 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:11:40    458s] #Total number of vias = 264
[02/03 14:11:40    458s] #Up-Via Summary (total 264):
[02/03 14:11:40    458s] #           
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] # MET1              153
[02/03 14:11:40    458s] # MET2               99
[02/03 14:11:40    458s] # MET3               12
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] #                   264 
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.82 [4]--
[02/03 14:11:40    458s] ### report_overcon starts on Sat Feb  3 14:11:40 2024 with memory = 2071.90 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:40    458s] ### report_overcon starts on Sat Feb  3 14:11:40 2024 with memory = 2071.90 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #Max overcon = 0 track.
[02/03 14:11:40    458s] #Total overcon = 0.00%.
[02/03 14:11:40    458s] #Worst layer Gcell overcon rate = 0.00%.
[02/03 14:11:40    458s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.99 [4]--
[02/03 14:11:40    458s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --1.01 [4]--
[02/03 14:11:40    458s] ### global_route design signature (23): route=1489543725 net_attr=750368911
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Global routing statistics:
[02/03 14:11:40    458s] #Cpu time = 00:00:00
[02/03 14:11:40    458s] #Elapsed time = 00:00:00
[02/03 14:11:40    458s] #Increased memory = 5.11 (MB)
[02/03 14:11:40    458s] #Total memory = 2071.91 (MB)
[02/03 14:11:40    458s] #Peak memory = 2304.64 (MB)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Finished global routing on Sat Feb  3 14:11:40 2024
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### Time Record (Global Routing) is uninstalled.
[02/03 14:11:40    458s] ### Time Record (Data Preparation) is installed.
[02/03 14:11:40    458s] ### Time Record (Data Preparation) is uninstalled.
[02/03 14:11:40    458s] ### track-assign external-init starts on Sat Feb  3 14:11:40 2024 with memory = 2071.91 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### Time Record (Track Assignment) is installed.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### Time Record (Track Assignment) is uninstalled.
[02/03 14:11:40    458s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.80 [4]--
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2071.91 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### track-assign engine-init starts on Sat Feb  3 14:11:40 2024 with memory = 2071.92 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] ### Time Record (Track Assignment) is installed.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.77 [4]--
[02/03 14:11:40    458s] ### track-assign core-engine starts on Sat Feb  3 14:11:40 2024 with memory = 2071.98 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #Start Track Assignment.
[02/03 14:11:40    458s] #Done with 54 horizontal wires in 1 hboxes and 45 vertical wires in 1 hboxes.
[02/03 14:11:40    458s] #Done with 6 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[02/03 14:11:40    458s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Track assignment summary:
[02/03 14:11:40    458s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/03 14:11:40    458s] #------------------------------------------------------------------------
[02/03 14:11:40    458s] # MET1           0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 14:11:40    458s] # MET2         367.93 	  0.00%  	  0.00% 	  0.00%
[02/03 14:11:40    458s] # MET3         449.96 	  0.00%  	  0.00% 	  0.00%
[02/03 14:11:40    458s] # MET4         123.78 	  0.00%  	  0.00% 	  0.00%
[02/03 14:11:40    458s] #------------------------------------------------------------------------
[02/03 14:11:40    458s] # All         941.67  	  0.00% 	  0.00% 	  0.00%
[02/03 14:11:40    458s] #Complete Track Assignment.
[02/03 14:11:40    458s] #Total wire length = 1112 um.
[02/03 14:11:40    458s] #Total half perimeter of net bounding box = 1226 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET1 = 1 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET2 = 426 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET3 = 551 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET4 = 134 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:11:40    458s] #Total number of vias = 264
[02/03 14:11:40    458s] #Up-Via Summary (total 264):
[02/03 14:11:40    458s] #           
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] # MET1              153
[02/03 14:11:40    458s] # MET2               99
[02/03 14:11:40    458s] # MET3               12
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] #                   264 
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### track_assign design signature (26): route=1010578663
[02/03 14:11:40    458s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.93 [4]--
[02/03 14:11:40    458s] ### Time Record (Track Assignment) is uninstalled.
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2073.05 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #number of short segments in preferred routing layers
[02/03 14:11:40    458s] #	
[02/03 14:11:40    458s] #	
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/03 14:11:40    458s] #Cpu time = 00:00:01
[02/03 14:11:40    458s] #Elapsed time = 00:00:01
[02/03 14:11:40    458s] #Increased memory = 21.32 (MB)
[02/03 14:11:40    458s] #Total memory = 2073.05 (MB)
[02/03 14:11:40    458s] #Peak memory = 2304.64 (MB)
[02/03 14:11:40    458s] #Using multithreading with 4 threads.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### Time Record (Detail Routing) is installed.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Start Detail Routing..
[02/03 14:11:40    458s] #start initial detail routing ...
[02/03 14:11:40    458s] ### Design has 0 dirty nets, 40 dirty-areas)
[02/03 14:11:40    458s] #   number of violations = 7
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #    By Layer and Type :
[02/03 14:11:40    458s] #	         MetSpc    Short   Totals
[02/03 14:11:40    458s] #	MET1          4        1        5
[02/03 14:11:40    458s] #	MET2          0        2        2
[02/03 14:11:40    458s] #	Totals        4        3        7
[02/03 14:11:40    458s] #19 out of 56 instances (33.9%) need to be verified(marked ipoed), dirty area = 10.4%.
[02/03 14:11:40    458s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 51.39%
[02/03 14:11:40    458s] #   number of violations = 7
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #    By Layer and Type :
[02/03 14:11:40    458s] #	         MetSpc    Short   Totals
[02/03 14:11:40    458s] #	MET1          4        1        5
[02/03 14:11:40    458s] #	MET2          0        2        2
[02/03 14:11:40    458s] #	Totals        4        3        7
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.37 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #start 1st optimization iteration ...
[02/03 14:11:40    458s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 51.39%
[02/03 14:11:40    458s] #   number of violations = 1
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #    By Layer and Type :
[02/03 14:11:40    458s] #	         MetSpc   Totals
[02/03 14:11:40    458s] #	MET1          1        1
[02/03 14:11:40    458s] #	Totals        1        1
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.30 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #start 2nd optimization iteration ...
[02/03 14:11:40    458s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 51.39%
[02/03 14:11:40    458s] #   number of violations = 0
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.80 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #Complete Detail Routing.
[02/03 14:11:40    458s] #Total wire length = 1336 um.
[02/03 14:11:40    458s] #Total half perimeter of net bounding box = 1226 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET2 = 568 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET3 = 467 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:11:40    458s] #Total number of vias = 248
[02/03 14:11:40    458s] #Up-Via Summary (total 248):
[02/03 14:11:40    458s] #           
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] # MET1              150
[02/03 14:11:40    458s] # MET2               86
[02/03 14:11:40    458s] # MET3               12
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] #                   248 
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Total number of DRC violations = 0
[02/03 14:11:40    458s] ### Time Record (Detail Routing) is uninstalled.
[02/03 14:11:40    458s] #Cpu time = 00:00:00
[02/03 14:11:40    458s] #Elapsed time = 00:00:00
[02/03 14:11:40    458s] #Increased memory = 6.75 (MB)
[02/03 14:11:40    458s] #Total memory = 2079.81 (MB)
[02/03 14:11:40    458s] #Peak memory = 2304.64 (MB)
[02/03 14:11:40    458s] ### Time Record (Antenna Fixing) is installed.
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #start routing for process antenna violation fix ...
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.66 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Total wire length = 1336 um.
[02/03 14:11:40    458s] #Total half perimeter of net bounding box = 1226 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET2 = 568 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET3 = 467 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:11:40    458s] #Total number of vias = 248
[02/03 14:11:40    458s] #Up-Via Summary (total 248):
[02/03 14:11:40    458s] #           
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] # MET1              150
[02/03 14:11:40    458s] # MET2               86
[02/03 14:11:40    458s] # MET3               12
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] #                   248 
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Total number of DRC violations = 0
[02/03 14:11:40    458s] #Total number of process antenna violations = 0
[02/03 14:11:40    458s] #Total number of net violated process antenna rule = 0
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Total wire length = 1336 um.
[02/03 14:11:40    458s] #Total half perimeter of net bounding box = 1226 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET2 = 568 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET3 = 467 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:11:40    458s] #Total number of vias = 248
[02/03 14:11:40    458s] #Up-Via Summary (total 248):
[02/03 14:11:40    458s] #           
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] # MET1              150
[02/03 14:11:40    458s] # MET2               86
[02/03 14:11:40    458s] # MET3               12
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] #                   248 
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Total number of DRC violations = 0
[02/03 14:11:40    458s] #Total number of process antenna violations = 0
[02/03 14:11:40    458s] #Total number of net violated process antenna rule = 0
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 51.39%
[02/03 14:11:40    458s] ### Time Record (Antenna Fixing) is uninstalled.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### Time Record (Post Route Wire Spreading) is installed.
[02/03 14:11:40    458s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Start Post Route wire spreading..
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Start DRC checking..
[02/03 14:11:40    458s] #   number of violations = 0
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #CELL_VIEW counter,init has no DRC violation.
[02/03 14:11:40    458s] #Total number of DRC violations = 0
[02/03 14:11:40    458s] #Total number of process antenna violations = 0
[02/03 14:11:40    458s] #Total number of net violated process antenna rule = 0
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Start data preparation for wire spreading...
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Data preparation is done on Sat Feb  3 14:11:40 2024
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### track-assign engine-init starts on Sat Feb  3 14:11:40 2024 with memory = 2079.43 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB --0.85 [4]--
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Start Post Route Wire Spread.
[02/03 14:11:40    458s] #Done with 8 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[02/03 14:11:40    458s] #Complete Post Route Wire Spread.
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Total wire length = 1347 um.
[02/03 14:11:40    458s] #Total half perimeter of net bounding box = 1226 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET2 = 570 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET3 = 476 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:11:40    458s] #Total number of vias = 248
[02/03 14:11:40    458s] #Up-Via Summary (total 248):
[02/03 14:11:40    458s] #           
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] # MET1              150
[02/03 14:11:40    458s] # MET2               86
[02/03 14:11:40    458s] # MET3               12
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] #                   248 
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:11:40    458s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:11:40    458s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:11:40    458s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:11:40    458s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:11:40    458s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #Start DRC checking..
[02/03 14:11:40    458s] #   number of violations = 0
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.51 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #CELL_VIEW counter,init has no DRC violation.
[02/03 14:11:40    458s] #Total number of DRC violations = 0
[02/03 14:11:40    458s] #Total number of process antenna violations = 0
[02/03 14:11:40    458s] #Total number of net violated process antenna rule = 0
[02/03 14:11:40    458s] #   number of violations = 0
[02/03 14:11:40    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.38 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] #CELL_VIEW counter,init has no DRC violation.
[02/03 14:11:40    458s] #Total number of DRC violations = 0
[02/03 14:11:40    458s] #Total number of process antenna violations = 0
[02/03 14:11:40    458s] #Total number of net violated process antenna rule = 0
[02/03 14:11:40    458s] #Post Route wire spread is done.
[02/03 14:11:40    458s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/03 14:11:40    458s] #Total wire length = 1347 um.
[02/03 14:11:40    458s] #Total half perimeter of net bounding box = 1226 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET2 = 570 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET3 = 476 um.
[02/03 14:11:40    458s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:11:40    458s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:11:40    458s] #Total number of vias = 248
[02/03 14:11:40    458s] #Up-Via Summary (total 248):
[02/03 14:11:40    458s] #           
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] # MET1              150
[02/03 14:11:40    458s] # MET2               86
[02/03 14:11:40    458s] # MET3               12
[02/03 14:11:40    458s] #-----------------------
[02/03 14:11:40    458s] #                   248 
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #detailRoute Statistics:
[02/03 14:11:40    458s] #Cpu time = 00:00:00
[02/03 14:11:40    458s] #Elapsed time = 00:00:00
[02/03 14:11:40    458s] #Increased memory = 7.33 (MB)
[02/03 14:11:40    458s] #Total memory = 2080.38 (MB)
[02/03 14:11:40    458s] #Peak memory = 2304.64 (MB)
[02/03 14:11:40    458s] ### global_detail_route design signature (53): route=82467372 flt_obj=0 vio=1905142130 shield_wire=1
[02/03 14:11:40    458s] ### Time Record (DB Export) is installed.
[02/03 14:11:40    458s] ### export design design signature (54): route=82467372 fixed_route=1646519710 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=477763317 dirty_area=0 del_dirty_area=0 cell=1406104550 placement=638710408 pin_access=793253067 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:11:40    458s] ### Time Record (DB Export) is uninstalled.
[02/03 14:11:40    458s] ### Time Record (Post Callback) is installed.
[02/03 14:11:40    458s] ### Time Record (Post Callback) is uninstalled.
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] #globalDetailRoute statistics:
[02/03 14:11:40    458s] #Cpu time = 00:00:02
[02/03 14:11:40    458s] #Elapsed time = 00:00:02
[02/03 14:11:40    458s] #Increased memory = 28.00 (MB)
[02/03 14:11:40    458s] #Total memory = 2076.39 (MB)
[02/03 14:11:40    458s] #Peak memory = 2304.64 (MB)
[02/03 14:11:40    458s] #Number of warnings = 1
[02/03 14:11:40    458s] #Total number of warnings = 4
[02/03 14:11:40    458s] #Number of fails = 0
[02/03 14:11:40    458s] #Total number of fails = 0
[02/03 14:11:40    458s] #Complete globalDetailRoute on Sat Feb  3 14:11:40 2024
[02/03 14:11:40    458s] #
[02/03 14:11:40    458s] ### import design signature (55): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=793253067 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:11:40    458s] ### Time Record (globalDetailRoute) is uninstalled.
[02/03 14:11:40    458s] % End globalDetailRoute (date=02/03 14:11:40, total cpu=0:00:01.8, real=0:00:02.0, peak res=2074.6M, current mem=2074.6M)
[02/03 14:11:40    458s] #Default setup view is reset to slow_functional_mode.
[02/03 14:11:40    458s] #Default setup view is reset to slow_functional_mode.
[02/03 14:11:40    458s] AAE_INFO: Post Route call back at the end of routeDesign
[02/03 14:11:40    458s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2059.77 (MB), peak = 2304.64 (MB)
[02/03 14:11:40    458s] 
[02/03 14:11:40    458s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:11:40    458s] Severity  ID               Count  Summary                                  
[02/03 14:11:40    458s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[02/03 14:11:40    458s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[02/03 14:11:40    458s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[02/03 14:11:40    458s] *** Message Summary: 3 warning(s), 0 error(s)
[02/03 14:11:40    458s] 
[02/03 14:11:40    458s] ### Time Record (routeDesign) is uninstalled.
[02/03 14:11:40    458s] ### 
[02/03 14:11:40    458s] ###   Scalability Statistics
[02/03 14:11:40    458s] ### 
[02/03 14:11:40    458s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:11:40    458s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/03 14:11:40    458s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:11:40    458s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/03 14:11:40    458s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[02/03 14:11:40    458s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[02/03 14:11:40    458s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:11:40    458s] ### 
[02/03 14:11:40    458s] #% End routeDesign (date=02/03 14:11:40, total cpu=0:00:01.9, real=0:00:02.0, peak res=2074.6M, current mem=2059.8M)
[02/03 14:11:40    458s] <CMD> setAnalysisMode -analysisType onChipVariation
[02/03 14:11:40    458s] <CMD> setDelayCalMode -engine default -siAware true
[02/03 14:11:40    458s] <CMD> timeDesign -postRoute
[02/03 14:11:40    458s] *** timeDesign #11 [begin] : totSession cpu/real = 0:07:38.6/1:04:28.4 (0.1), mem = 3049.0M
[02/03 14:11:40    458s]  Reset EOS DB
[02/03 14:11:40    458s] Ignoring AAE DB Resetting ...
[02/03 14:11:40    458s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:11:40    458s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:11:40    458s] RC Extraction called in multi-corner(2) mode.
[02/03 14:11:40    458s] Process corner(s) are loaded.
[02/03 14:11:40    458s]  Corner: max_rc
[02/03 14:11:40    458s]  Corner: min_rc
[02/03 14:11:40    458s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d  -extended
[02/03 14:11:40    458s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:11:40    458s]       RC Corner Indexes            0       1   
[02/03 14:11:40    458s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:11:40    458s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:11:40    458s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:11:40    458s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:11:40    458s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:11:40    458s] Shrink Factor                : 1.00000
[02/03 14:11:40    458s] 
[02/03 14:11:40    458s] Trim Metal Layers:
[02/03 14:11:40    458s] Saved RC grid cleaned up.
[02/03 14:11:40    458s] LayerId::1 widthSet size::4
[02/03 14:11:40    458s] LayerId::2 widthSet size::4
[02/03 14:11:40    458s] LayerId::3 widthSet size::4
[02/03 14:11:40    458s] LayerId::4 widthSet size::4
[02/03 14:11:40    458s] LayerId::5 widthSet size::4
[02/03 14:11:40    458s] LayerId::6 widthSet size::2
[02/03 14:11:40    458s] eee: pegSigSF::1.070000
[02/03 14:11:40    458s] Initializing multi-corner capacitance tables ... 
[02/03 14:11:40    458s] Initializing multi-corner resistance tables ...
[02/03 14:11:40    458s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:11:40    458s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:11:40    458s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:11:40    458s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:11:40    458s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:11:40    458s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:11:40    458s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:11:40    458s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3049.0M)
[02/03 14:11:40    458s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for storing RC.
[02/03 14:11:40    458s] Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3061.0M)
[02/03 14:11:40    458s] Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3085.0M)
[02/03 14:11:40    458s] Number of Extracted Resistors     : 657
[02/03 14:11:40    458s] Number of Extracted Ground Cap.   : 696
[02/03 14:11:40    458s] Number of Extracted Coupling Cap. : 880
[02/03 14:11:40    458s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3069.020M)
[02/03 14:11:40    458s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:11:40    458s]  Corner: max_rc
[02/03 14:11:40    458s]  Corner: min_rc
[02/03 14:11:40    458s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3069.0M)
[02/03 14:11:40    458s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:11:40    458s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3077.020M)
[02/03 14:11:40    458s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3077.020M)
[02/03 14:11:40    458s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3077.020M)
[02/03 14:11:40    458s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:11:40    458s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 0 access done (mem: 3077.020M)
[02/03 14:11:40    458s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=3077.020M)
[02/03 14:11:40    458s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3077.020M)
[02/03 14:11:40    458s] Starting delay calculation for Setup views
[02/03 14:11:40    458s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:11:40    458s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/03 14:11:40    458s] AAE DB initialization (MEM=3084.56 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/03 14:11:40    458s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:11:40    458s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:11:40    458s] #################################################################################
[02/03 14:11:40    458s] # Design Stage: PostRoute
[02/03 14:11:40    458s] # Design Name: counter
[02/03 14:11:40    458s] # Design Mode: 180nm
[02/03 14:11:40    458s] # Analysis Mode: MMMC OCV 
[02/03 14:11:40    458s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:11:40    458s] # Signoff Settings: SI On 
[02/03 14:11:40    458s] #################################################################################
[02/03 14:11:41    458s] Topological Sorting (REAL = 0:00:00.0, MEM = 3108.4M, InitMEM = 3107.4M)
[02/03 14:11:41    458s] Setting infinite Tws ...
[02/03 14:11:41    458s] First Iteration Infinite Tw... 
[02/03 14:11:41    458s] Calculate early delays in OCV mode...
[02/03 14:11:41    458s] Calculate late delays in OCV mode...
[02/03 14:11:41    458s] Start delay calculation (fullDC) (4 T). (MEM=3108.43)
[02/03 14:11:41    458s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[02/03 14:11:41    458s] 
[02/03 14:11:41    458s] Trim Metal Layers:
[02/03 14:11:41    458s] LayerId::1 widthSet size::4
[02/03 14:11:41    458s] LayerId::2 widthSet size::4
[02/03 14:11:41    458s] LayerId::3 widthSet size::4
[02/03 14:11:41    458s] LayerId::4 widthSet size::4
[02/03 14:11:41    458s] LayerId::5 widthSet size::4
[02/03 14:11:41    458s] LayerId::6 widthSet size::2
[02/03 14:11:41    458s] eee: pegSigSF::1.070000
[02/03 14:11:41    458s] Initializing multi-corner capacitance tables ... 
[02/03 14:11:41    458s] Initializing multi-corner resistance tables ...
[02/03 14:11:41    458s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:11:41    458s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:11:41    458s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:11:41    458s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:11:41    458s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:11:41    458s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:11:41    458s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:11:41    458s] Start AAE Lib Loading. (MEM=3120.04)
[02/03 14:11:41    458s] End AAE Lib Loading. (MEM=3139.12 CPU=0:00:00.0 Real=0:00:00.0)
[02/03 14:11:41    458s] End AAE Lib Interpolated Model. (MEM=3139.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:11:41    458s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3139.121M)
[02/03 14:11:41    458s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3141.1M)
[02/03 14:11:41    458s] AAE_INFO: 4 threads acquired from CTE.
[02/03 14:11:41    458s] Total number of fetched objects 59
[02/03 14:11:41    458s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:11:41    459s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:11:41    459s] End delay calculation. (MEM=3370.04 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:11:41    459s] End delay calculation (fullDC). (MEM=3280.81 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:11:41    459s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3280.8M) ***
[02/03 14:11:41    459s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3311.8M)
[02/03 14:11:41    459s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:11:41    459s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3280.8M)
[02/03 14:11:41    459s] Starting SI iteration 2
[02/03 14:11:41    459s] Calculate early delays in OCV mode...
[02/03 14:11:41    459s] Calculate late delays in OCV mode...
[02/03 14:11:41    459s] Start delay calculation (fullDC) (4 T). (MEM=3158.94)
[02/03 14:11:41    459s] End AAE Lib Interpolated Model. (MEM=3158.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:11:41    459s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:11:41    459s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:11:41    459s] Total number of fetched objects 59
[02/03 14:11:41    459s] AAE_INFO-618: Total number of nets in the design is 61,  11.5 percent of the nets selected for SI analysis
[02/03 14:11:41    459s] End delay calculation. (MEM=3326.61 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:11:41    459s] End delay calculation (fullDC). (MEM=3326.61 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:11:41    459s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3326.6M) ***
[02/03 14:11:41    459s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:07:39 mem=3355.6M)
[02/03 14:11:41    459s] Effort level <high> specified for reg2reg path_group
[02/03 14:11:41    459s] All LLGs are deleted
[02/03 14:11:41    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:41    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:41    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3205.6M, EPOCH TIME: 1706987501.356471
[02/03 14:11:41    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3205.6M, EPOCH TIME: 1706987501.356574
[02/03 14:11:41    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3205.6M, EPOCH TIME: 1706987501.356653
[02/03 14:11:41    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:41    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:41    459s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3205.6M, EPOCH TIME: 1706987501.356834
[02/03 14:11:41    459s] Max number of tech site patterns supported in site array is 256.
[02/03 14:11:41    459s] Core basic site is core_ji3v
[02/03 14:11:41    459s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3205.6M, EPOCH TIME: 1706987501.364399
[02/03 14:11:41    459s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:11:41    459s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:11:41    459s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3206.6M, EPOCH TIME: 1706987501.366297
[02/03 14:11:41    459s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:11:41    459s] SiteArray: use 16,384 bytes
[02/03 14:11:41    459s] SiteArray: current memory after site array memory allocation 3206.6M
[02/03 14:11:41    459s] SiteArray: FP blocked sites are writable
[02/03 14:11:41    459s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3206.6M, EPOCH TIME: 1706987501.366860
[02/03 14:11:41    459s] Process 46 wires and vias for routing blockage analysis
[02/03 14:11:41    459s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:3206.6M, EPOCH TIME: 1706987501.367557
[02/03 14:11:41    459s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:11:41    459s] Atter site array init, number of instance map data is 0.
[02/03 14:11:41    459s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3206.6M, EPOCH TIME: 1706987501.367673
[02/03 14:11:41    459s] 
[02/03 14:11:41    459s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:11:41    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3206.6M, EPOCH TIME: 1706987501.367973
[02/03 14:11:41    459s] All LLGs are deleted
[02/03 14:11:41    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:11:41    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:41    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3206.6M, EPOCH TIME: 1706987501.368166
[02/03 14:11:41    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3206.6M, EPOCH TIME: 1706987501.368227
[02/03 14:11:42    459s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:11:42    459s] All LLGs are deleted
[02/03 14:11:42    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3208.1M, EPOCH TIME: 1706987502.192016
[02/03 14:11:42    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3208.1M, EPOCH TIME: 1706987502.192128
[02/03 14:11:42    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3208.1M, EPOCH TIME: 1706987502.192213
[02/03 14:11:42    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3208.1M, EPOCH TIME: 1706987502.192430
[02/03 14:11:42    459s] Max number of tech site patterns supported in site array is 256.
[02/03 14:11:42    459s] Core basic site is core_ji3v
[02/03 14:11:42    459s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3208.1M, EPOCH TIME: 1706987502.201696
[02/03 14:11:42    459s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:11:42    459s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:11:42    459s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:3208.1M, EPOCH TIME: 1706987502.202711
[02/03 14:11:42    459s] Fast DP-INIT is on for default
[02/03 14:11:42    459s] Atter site array init, number of instance map data is 0.
[02/03 14:11:42    459s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3208.1M, EPOCH TIME: 1706987502.203149
[02/03 14:11:42    459s] 
[02/03 14:11:42    459s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:11:42    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3208.1M, EPOCH TIME: 1706987502.203764
[02/03 14:11:42    459s] All LLGs are deleted
[02/03 14:11:42    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:11:42    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3208.1M, EPOCH TIME: 1706987502.203943
[02/03 14:11:42    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3208.1M, EPOCH TIME: 1706987502.204007
[02/03 14:11:42    459s] Density: 54.526%
------------------------------------------------------------------

[02/03 14:11:42    459s] All LLGs are deleted
[02/03 14:11:42    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3208.1M, EPOCH TIME: 1706987502.205208
[02/03 14:11:42    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3208.1M, EPOCH TIME: 1706987502.205276
[02/03 14:11:42    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3208.1M, EPOCH TIME: 1706987502.205333
[02/03 14:11:42    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3208.1M, EPOCH TIME: 1706987502.205467
[02/03 14:11:42    459s] Max number of tech site patterns supported in site array is 256.
[02/03 14:11:42    459s] Core basic site is core_ji3v
[02/03 14:11:42    459s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3208.1M, EPOCH TIME: 1706987502.212733
[02/03 14:11:42    459s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:11:42    459s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:11:42    459s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:3208.1M, EPOCH TIME: 1706987502.214048
[02/03 14:11:42    459s] Fast DP-INIT is on for default
[02/03 14:11:42    459s] Atter site array init, number of instance map data is 0.
[02/03 14:11:42    459s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3208.1M, EPOCH TIME: 1706987502.214441
[02/03 14:11:42    459s] 
[02/03 14:11:42    459s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:11:42    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3208.1M, EPOCH TIME: 1706987502.214718
[02/03 14:11:42    459s] All LLGs are deleted
[02/03 14:11:42    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:11:42    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:11:42    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3208.1M, EPOCH TIME: 1706987502.214872
[02/03 14:11:42    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3208.1M, EPOCH TIME: 1706987502.214935
[02/03 14:11:42    459s] Reported timing to dir ./timingReports
[02/03 14:11:42    459s] Total CPU time: 0.82 sec
[02/03 14:11:42    459s] Total Real time: 2.0 sec
[02/03 14:11:42    459s] Total Memory Usage: 3208.066406 Mbytes
[02/03 14:11:42    459s] Reset AAE Options
[02/03 14:11:42    459s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:11:42    459s] *** timeDesign #11 [finish] : cpu/real = 0:00:00.8/0:00:01.8 (0.5), totSession cpu/real = 0:07:39.4/1:04:30.1 (0.1), mem = 3208.1M
[02/03 14:11:42    459s] 
[02/03 14:11:42    459s] =============================================================================================
[02/03 14:11:42    459s]  Final TAT Report : timeDesign #11                                              21.18-s099_1
[02/03 14:11:42    459s] =============================================================================================
[02/03 14:11:42    459s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:11:42    459s] ---------------------------------------------------------------------------------------------
[02/03 14:11:42    459s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:11:42    459s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.9 /  0:00:00.1    0.1
[02/03 14:11:42    459s] [ DrvReport              ]      1   0:00:00.8  (  44.1 % )     0:00:00.8 /  0:00:00.0    0.0
[02/03 14:11:42    459s] [ ExtractRC              ]      1   0:00:00.4  (  24.0 % )     0:00:00.4 /  0:00:00.2    0.5
[02/03 14:11:42    459s] [ TimingUpdate           ]      2   0:00:00.2  (  13.0 % )     0:00:00.4 /  0:00:00.4    1.1
[02/03 14:11:42    459s] [ FullDelayCalc          ]      2   0:00:00.2  (  10.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:11:42    459s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 14:11:42    459s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.7
[02/03 14:11:42    459s] [ MISC                   ]          0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.0    0.8
[02/03 14:11:42    459s] ---------------------------------------------------------------------------------------------
[02/03 14:11:42    459s]  timeDesign #11 TOTAL               0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:00.8    0.5
[02/03 14:11:42    459s] ---------------------------------------------------------------------------------------------
[02/03 14:11:42    459s] 
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -quiet -area
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -check_only -quiet
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/03 14:11:58    460s] <CMD> get_verify_drc_mode -limit -quiet
[02/03 14:12:02    460s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[02/03 14:12:02    460s] <CMD> verify_drc
[02/03 14:12:02    460s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/03 14:12:02    460s] #-check_same_via_cell true               # bool, default=false, user setting
[02/03 14:12:02    460s] #-report counter.drc.rpt                 # string, default="", user setting
[02/03 14:12:02    460s]  *** Starting Verify DRC (MEM: 3212.2) ***
[02/03 14:12:02    460s] 
[02/03 14:12:02    460s]   VERIFY DRC ...... Starting Verification
[02/03 14:12:02    460s]   VERIFY DRC ...... Initializing
[02/03 14:12:02    460s]   VERIFY DRC ...... Deleting Existing Violations
[02/03 14:12:02    460s]   VERIFY DRC ...... Creating Sub-Areas
[02/03 14:12:02    460s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[02/03 14:12:02    460s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[02/03 14:12:02    460s]   VERIFY DRC ...... Using new threading
[02/03 14:12:02    460s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 73.360 64.960} 1 of 1
[02/03 14:12:02    460s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/03 14:12:02    460s] 
[02/03 14:12:02    460s]   Verification Complete : 0 Viols.
[02/03 14:12:02    460s] 
[02/03 14:12:02    460s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[02/03 14:12:02    460s] 
[02/03 14:12:02    460s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/03 14:12:15    460s] <CMD> fit
[02/03 14:15:47    485s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/03 14:15:47    485s] VERIFY_CONNECTIVITY use new engine.
[02/03 14:15:47    485s] 
[02/03 14:15:47    485s] ******** Start: VERIFY CONNECTIVITY ********
[02/03 14:15:47    485s] Start Time: Sat Feb  3 14:15:47 2024
[02/03 14:15:47    485s] 
[02/03 14:15:47    485s] Design Name: counter
[02/03 14:15:47    485s] Database Units: 1000
[02/03 14:15:47    485s] Design Boundary: (0.0000, 0.0000) (73.3600, 64.9600)
[02/03 14:15:47    485s] Error Limit = 1000; Warning Limit = 50
[02/03 14:15:47    485s] Check all nets
[02/03 14:15:47    485s] Use 4 pthreads
[02/03 14:15:47    485s] 
[02/03 14:15:47    485s] Begin Summary 
[02/03 14:15:47    485s]   Found no problems or warnings.
[02/03 14:15:47    485s] End Summary
[02/03 14:15:47    485s] 
[02/03 14:15:47    485s] End Time: Sat Feb  3 14:15:47 2024
[02/03 14:15:47    485s] Time Elapsed: 0:00:00.0
[02/03 14:15:47    485s] 
[02/03 14:15:47    485s] ******** End: VERIFY CONNECTIVITY ********
[02/03 14:15:47    485s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/03 14:15:47    485s]   (CPU Time: 0:00:00.0  MEM: 32.016M)
[02/03 14:15:47    485s] 
[02/03 14:16:03    486s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:16:03    486s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
[02/03 14:16:03    486s] *** timeDesign #12 [begin] : totSession cpu/real = 0:08:06.4/1:08:51.8 (0.1), mem = 3508.2M
[02/03 14:16:03    486s]  Reset EOS DB
[02/03 14:16:03    486s] Ignoring AAE DB Resetting ...
[02/03 14:16:03    486s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3508.250M)
[02/03 14:16:03    486s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:16:03    486s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:16:03    486s] RC Extraction called in multi-corner(2) mode.
[02/03 14:16:03    486s] Process corner(s) are loaded.
[02/03 14:16:03    486s]  Corner: max_rc
[02/03 14:16:03    486s]  Corner: min_rc
[02/03 14:16:03    486s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
[02/03 14:16:03    486s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:16:03    486s]       RC Corner Indexes            0       1   
[02/03 14:16:03    486s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:16:03    486s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:16:03    486s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:03    486s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:03    486s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:03    486s] Shrink Factor                : 1.00000
[02/03 14:16:03    486s] 
[02/03 14:16:03    486s] Trim Metal Layers:
[02/03 14:16:03    486s] LayerId::1 widthSet size::4
[02/03 14:16:03    486s] LayerId::2 widthSet size::4
[02/03 14:16:03    486s] LayerId::3 widthSet size::4
[02/03 14:16:03    486s] LayerId::4 widthSet size::4
[02/03 14:16:03    486s] LayerId::5 widthSet size::4
[02/03 14:16:03    486s] LayerId::6 widthSet size::2
[02/03 14:16:03    486s] eee: pegSigSF::1.070000
[02/03 14:16:03    486s] Initializing multi-corner capacitance tables ... 
[02/03 14:16:03    486s] Initializing multi-corner resistance tables ...
[02/03 14:16:03    486s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:16:03    486s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:16:03    486s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:16:03    486s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:16:03    486s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:03    486s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:03    486s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:16:03    486s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3248.2M)
[02/03 14:16:04    486s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for storing RC.
[02/03 14:16:04    486s] Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3260.3M)
[02/03 14:16:04    486s] Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3284.3M)
[02/03 14:16:04    486s] Number of Extracted Resistors     : 657
[02/03 14:16:04    486s] Number of Extracted Ground Cap.   : 696
[02/03 14:16:04    486s] Number of Extracted Coupling Cap. : 880
[02/03 14:16:04    486s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3268.250M)
[02/03 14:16:04    486s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:16:04    486s]  Corner: max_rc
[02/03 14:16:04    486s]  Corner: min_rc
[02/03 14:16:04    486s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3268.2M)
[02/03 14:16:04    486s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:16:04    486s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3276.250M)
[02/03 14:16:04    486s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3276.250M)
[02/03 14:16:04    486s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3276.250M)
[02/03 14:16:04    486s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:16:04    486s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 0 access done (mem: 3276.250M)
[02/03 14:16:04    486s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=3276.250M)
[02/03 14:16:04    486s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3276.250M)
[02/03 14:16:04    486s] Starting delay calculation for Setup views
[02/03 14:16:04    486s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:16:04    486s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:16:04    486s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:16:04    486s] #################################################################################
[02/03 14:16:04    486s] # Design Stage: PostRoute
[02/03 14:16:04    486s] # Design Name: counter
[02/03 14:16:04    486s] # Design Mode: 180nm
[02/03 14:16:04    486s] # Analysis Mode: MMMC OCV 
[02/03 14:16:04    486s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:16:04    486s] # Signoff Settings: SI On 
[02/03 14:16:04    486s] #################################################################################
[02/03 14:16:04    486s] Topological Sorting (REAL = 0:00:00.0, MEM = 3226.5M, InitMEM = 3226.5M)
[02/03 14:16:04    486s] Setting infinite Tws ...
[02/03 14:16:04    486s] First Iteration Infinite Tw... 
[02/03 14:16:04    486s] Calculate early delays in OCV mode...
[02/03 14:16:04    486s] Calculate late delays in OCV mode...
[02/03 14:16:04    486s] Start delay calculation (fullDC) (4 T). (MEM=3226.51)
[02/03 14:16:04    486s] 
[02/03 14:16:04    486s] Trim Metal Layers:
[02/03 14:16:04    486s] LayerId::1 widthSet size::4
[02/03 14:16:04    486s] LayerId::2 widthSet size::4
[02/03 14:16:04    486s] LayerId::3 widthSet size::4
[02/03 14:16:04    486s] LayerId::4 widthSet size::4
[02/03 14:16:04    486s] LayerId::5 widthSet size::4
[02/03 14:16:04    486s] LayerId::6 widthSet size::2
[02/03 14:16:04    486s] eee: pegSigSF::1.070000
[02/03 14:16:04    486s] Initializing multi-corner capacitance tables ... 
[02/03 14:16:04    486s] Initializing multi-corner resistance tables ...
[02/03 14:16:04    486s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:16:04    486s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:16:04    486s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:16:04    486s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:16:04    486s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:04    486s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:04    486s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:16:04    486s] End AAE Lib Interpolated Model. (MEM=3238.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:04    486s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3238.121M)
[02/03 14:16:04    486s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3238.1M)
[02/03 14:16:04    486s] AAE_INFO: 4 threads acquired from CTE.
[02/03 14:16:04    486s] Total number of fetched objects 59
[02/03 14:16:04    486s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:16:04    486s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:04    486s] End delay calculation. (MEM=3396.89 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:04    486s] End delay calculation (fullDC). (MEM=3396.89 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:16:04    486s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3396.9M) ***
[02/03 14:16:04    486s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3427.9M)
[02/03 14:16:04    486s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:16:04    486s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3396.9M)
[02/03 14:16:04    486s] Starting SI iteration 2
[02/03 14:16:04    486s] Calculate early delays in OCV mode...
[02/03 14:16:04    486s] Calculate late delays in OCV mode...
[02/03 14:16:04    486s] Start delay calculation (fullDC) (4 T). (MEM=3234.02)
[02/03 14:16:04    486s] End AAE Lib Interpolated Model. (MEM=3234.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:04    486s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:16:04    486s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:16:04    486s] Total number of fetched objects 59
[02/03 14:16:04    486s] AAE_INFO-618: Total number of nets in the design is 61,  11.5 percent of the nets selected for SI analysis
[02/03 14:16:04    486s] End delay calculation. (MEM=3397.69 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:04    486s] End delay calculation (fullDC). (MEM=3397.69 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:04    486s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3397.7M) ***
[02/03 14:16:04    486s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:07 mem=3426.7M)
[02/03 14:16:04    486s] Effort level <high> specified for reg2reg path_group
[02/03 14:16:04    487s] All LLGs are deleted
[02/03 14:16:04    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:04    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:04    487s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3276.7M, EPOCH TIME: 1706987764.731598
[02/03 14:16:04    487s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3276.7M, EPOCH TIME: 1706987764.731699
[02/03 14:16:04    487s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3276.7M, EPOCH TIME: 1706987764.731785
[02/03 14:16:04    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:04    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:04    487s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3276.7M, EPOCH TIME: 1706987764.731966
[02/03 14:16:04    487s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:04    487s] Core basic site is core_ji3v
[02/03 14:16:04    487s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3276.7M, EPOCH TIME: 1706987764.739740
[02/03 14:16:04    487s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:04    487s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:04    487s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3277.7M, EPOCH TIME: 1706987764.741168
[02/03 14:16:04    487s] Fast DP-INIT is on for default
[02/03 14:16:04    487s] Atter site array init, number of instance map data is 0.
[02/03 14:16:04    487s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:3277.7M, EPOCH TIME: 1706987764.741458
[02/03 14:16:04    487s] 
[02/03 14:16:04    487s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:04    487s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:3277.7M, EPOCH TIME: 1706987764.741864
[02/03 14:16:04    487s] All LLGs are deleted
[02/03 14:16:04    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:04    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:04    487s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3277.7M, EPOCH TIME: 1706987764.742043
[02/03 14:16:04    487s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3277.7M, EPOCH TIME: 1706987764.742107
[02/03 14:16:05    487s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:16:05    487s] All LLGs are deleted
[02/03 14:16:05    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3279.1M, EPOCH TIME: 1706987765.516716
[02/03 14:16:05    487s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3279.1M, EPOCH TIME: 1706987765.516816
[02/03 14:16:05    487s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3279.1M, EPOCH TIME: 1706987765.516883
[02/03 14:16:05    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3279.1M, EPOCH TIME: 1706987765.517088
[02/03 14:16:05    487s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:05    487s] Core basic site is core_ji3v
[02/03 14:16:05    487s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3279.1M, EPOCH TIME: 1706987765.525271
[02/03 14:16:05    487s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:05    487s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:05    487s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3279.1M, EPOCH TIME: 1706987765.527173
[02/03 14:16:05    487s] Fast DP-INIT is on for default
[02/03 14:16:05    487s] Atter site array init, number of instance map data is 0.
[02/03 14:16:05    487s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:3279.1M, EPOCH TIME: 1706987765.527440
[02/03 14:16:05    487s] 
[02/03 14:16:05    487s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:05    487s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:3279.1M, EPOCH TIME: 1706987765.527865
[02/03 14:16:05    487s] All LLGs are deleted
[02/03 14:16:05    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:05    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3279.1M, EPOCH TIME: 1706987765.528028
[02/03 14:16:05    487s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3279.1M, EPOCH TIME: 1706987765.528090
[02/03 14:16:05    487s] Density: 54.526%
------------------------------------------------------------------

[02/03 14:16:05    487s] All LLGs are deleted
[02/03 14:16:05    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3279.1M, EPOCH TIME: 1706987765.529210
[02/03 14:16:05    487s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3279.1M, EPOCH TIME: 1706987765.529275
[02/03 14:16:05    487s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3279.1M, EPOCH TIME: 1706987765.529334
[02/03 14:16:05    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3279.1M, EPOCH TIME: 1706987765.529468
[02/03 14:16:05    487s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:05    487s] Core basic site is core_ji3v
[02/03 14:16:05    487s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3279.1M, EPOCH TIME: 1706987765.536617
[02/03 14:16:05    487s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:05    487s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:05    487s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:3279.1M, EPOCH TIME: 1706987765.538641
[02/03 14:16:05    487s] Fast DP-INIT is on for default
[02/03 14:16:05    487s] Atter site array init, number of instance map data is 0.
[02/03 14:16:05    487s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3279.1M, EPOCH TIME: 1706987765.539156
[02/03 14:16:05    487s] 
[02/03 14:16:05    487s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:05    487s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3279.1M, EPOCH TIME: 1706987765.539691
[02/03 14:16:05    487s] All LLGs are deleted
[02/03 14:16:05    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:05    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:05    487s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3279.1M, EPOCH TIME: 1706987765.539986
[02/03 14:16:05    487s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3279.1M, EPOCH TIME: 1706987765.540149
[02/03 14:16:05    487s] Reported timing to dir timingReports
[02/03 14:16:05    487s] Total CPU time: 0.78 sec
[02/03 14:16:05    487s] Total Real time: 2.0 sec
[02/03 14:16:05    487s] Total Memory Usage: 3279.128906 Mbytes
[02/03 14:16:05    487s] Reset AAE Options
[02/03 14:16:05    487s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:16:05    487s] *** timeDesign #12 [finish] : cpu/real = 0:00:00.8/0:00:01.7 (0.5), totSession cpu/real = 0:08:07.1/1:08:53.5 (0.1), mem = 3279.1M
[02/03 14:16:05    487s] 
[02/03 14:16:05    487s] =============================================================================================
[02/03 14:16:05    487s]  Final TAT Report : timeDesign #12                                              21.18-s099_1
[02/03 14:16:05    487s] =============================================================================================
[02/03 14:16:05    487s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:16:05    487s] ---------------------------------------------------------------------------------------------
[02/03 14:16:05    487s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:16:05    487s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.8 /  0:00:00.1    0.1
[02/03 14:16:05    487s] [ DrvReport              ]      1   0:00:00.7  (  42.8 % )     0:00:00.7 /  0:00:00.0    0.0
[02/03 14:16:05    487s] [ ExtractRC              ]      1   0:00:00.5  (  28.7 % )     0:00:00.5 /  0:00:00.3    0.5
[02/03 14:16:05    487s] [ TimingUpdate           ]      2   0:00:00.2  (  12.9 % )     0:00:00.3 /  0:00:00.4    1.1
[02/03 14:16:05    487s] [ FullDelayCalc          ]      2   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:16:05    487s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 14:16:05    487s] [ GenerateReports        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 14:16:05    487s] [ MISC                   ]          0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.0    0.8
[02/03 14:16:05    487s] ---------------------------------------------------------------------------------------------
[02/03 14:16:05    487s]  timeDesign #12 TOTAL               0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:00.8    0.5
[02/03 14:16:05    487s] ---------------------------------------------------------------------------------------------
[02/03 14:16:05    487s] 
[02/03 14:16:14    487s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:16:14    487s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
[02/03 14:16:14    487s] *** timeDesign #13 [begin] : totSession cpu/real = 0:08:07.9/1:09:02.4 (0.1), mem = 3279.1M
[02/03 14:16:14    487s]  Reset EOS DB
[02/03 14:16:14    487s] Ignoring AAE DB Resetting ...
[02/03 14:16:14    487s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3279.129M)
[02/03 14:16:14    487s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:16:14    487s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:16:14    487s] RC Extraction called in multi-corner(2) mode.
[02/03 14:16:14    487s] Process corner(s) are loaded.
[02/03 14:16:14    487s]  Corner: max_rc
[02/03 14:16:14    487s]  Corner: min_rc
[02/03 14:16:14    487s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
[02/03 14:16:14    487s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:16:14    487s]       RC Corner Indexes            0       1   
[02/03 14:16:14    487s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:16:14    487s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:16:14    487s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:14    487s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:14    487s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:14    487s] Shrink Factor                : 1.00000
[02/03 14:16:14    487s] 
[02/03 14:16:14    487s] Trim Metal Layers:
[02/03 14:16:14    487s] LayerId::1 widthSet size::4
[02/03 14:16:14    487s] LayerId::2 widthSet size::4
[02/03 14:16:14    487s] LayerId::3 widthSet size::4
[02/03 14:16:14    487s] LayerId::4 widthSet size::4
[02/03 14:16:14    487s] LayerId::5 widthSet size::4
[02/03 14:16:14    487s] LayerId::6 widthSet size::2
[02/03 14:16:14    487s] eee: pegSigSF::1.070000
[02/03 14:16:14    487s] Initializing multi-corner capacitance tables ... 
[02/03 14:16:14    487s] Initializing multi-corner resistance tables ...
[02/03 14:16:14    487s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:16:14    487s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:16:14    487s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:16:14    487s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:16:14    487s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:14    487s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:14    487s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:16:14    487s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3277.1M)
[02/03 14:16:14    487s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for storing RC.
[02/03 14:16:14    487s] Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3297.1M)
[02/03 14:16:14    487s] Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3321.1M)
[02/03 14:16:14    487s] Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3321.1M)
[02/03 14:16:14    487s] Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3321.1M)
[02/03 14:16:14    487s] Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3321.1M)
[02/03 14:16:14    487s] Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3321.1M)
[02/03 14:16:14    487s] Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3321.1M)
[02/03 14:16:14    487s] Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3321.1M)
[02/03 14:16:14    487s] Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3321.1M)
[02/03 14:16:14    487s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3321.1M)
[02/03 14:16:14    487s] Number of Extracted Resistors     : 657
[02/03 14:16:14    487s] Number of Extracted Ground Cap.   : 696
[02/03 14:16:14    487s] Number of Extracted Coupling Cap. : 880
[02/03 14:16:14    487s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3297.133M)
[02/03 14:16:14    487s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:16:14    487s]  Corner: max_rc
[02/03 14:16:14    487s]  Corner: min_rc
[02/03 14:16:14    487s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3297.1M)
[02/03 14:16:14    487s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:16:14    487s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3305.133M)
[02/03 14:16:14    488s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3305.133M)
[02/03 14:16:14    488s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3305.133M)
[02/03 14:16:14    488s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:16:15    488s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 0 access done (mem: 3305.133M)
[02/03 14:16:15    488s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=3305.133M)
[02/03 14:16:15    488s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3305.133M)
[02/03 14:16:15    488s] 
[02/03 14:16:15    488s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:16:15    488s] 
[02/03 14:16:15    488s] TimeStamp Deleting Cell Server End ...
[02/03 14:16:15    488s] Effort level <high> specified for reg2reg path_group
[02/03 14:16:15    488s] All LLGs are deleted
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3219.3M, EPOCH TIME: 1706987775.166176
[02/03 14:16:15    488s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3219.3M, EPOCH TIME: 1706987775.166263
[02/03 14:16:15    488s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3219.3M, EPOCH TIME: 1706987775.166331
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3219.3M, EPOCH TIME: 1706987775.166516
[02/03 14:16:15    488s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:15    488s] Core basic site is core_ji3v
[02/03 14:16:15    488s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3219.3M, EPOCH TIME: 1706987775.173960
[02/03 14:16:15    488s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:15    488s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:15    488s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3219.3M, EPOCH TIME: 1706987775.174954
[02/03 14:16:15    488s] Fast DP-INIT is on for default
[02/03 14:16:15    488s] Atter site array init, number of instance map data is 0.
[02/03 14:16:15    488s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3219.3M, EPOCH TIME: 1706987775.175197
[02/03 14:16:15    488s] 
[02/03 14:16:15    488s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:15    488s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3219.3M, EPOCH TIME: 1706987775.175494
[02/03 14:16:15    488s] All LLGs are deleted
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3219.3M, EPOCH TIME: 1706987775.175669
[02/03 14:16:15    488s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3219.3M, EPOCH TIME: 1706987775.175727
[02/03 14:16:15    488s] OPTC: user 20.0
[02/03 14:16:15    488s] Starting delay calculation for Hold views
[02/03 14:16:15    488s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:16:15    488s] AAE_INFO: resetNetProps viewIdx 1 
[02/03 14:16:15    488s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:16:15    488s] #################################################################################
[02/03 14:16:15    488s] # Design Stage: PostRoute
[02/03 14:16:15    488s] # Design Name: counter
[02/03 14:16:15    488s] # Design Mode: 180nm
[02/03 14:16:15    488s] # Analysis Mode: MMMC OCV 
[02/03 14:16:15    488s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:16:15    488s] # Signoff Settings: SI On 
[02/03 14:16:15    488s] #################################################################################
[02/03 14:16:15    488s] Topological Sorting (REAL = 0:00:00.0, MEM = 3211.3M, InitMEM = 3211.3M)
[02/03 14:16:15    488s] Setting infinite Tws ...
[02/03 14:16:15    488s] First Iteration Infinite Tw... 
[02/03 14:16:15    488s] Calculate late delays in OCV mode...
[02/03 14:16:15    488s] Calculate early delays in OCV mode...
[02/03 14:16:15    488s] Start delay calculation (fullDC) (4 T). (MEM=3211.27)
[02/03 14:16:15    488s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:16:15    488s] 
[02/03 14:16:15    488s] Trim Metal Layers:
[02/03 14:16:15    488s] LayerId::1 widthSet size::4
[02/03 14:16:15    488s] LayerId::2 widthSet size::4
[02/03 14:16:15    488s] LayerId::3 widthSet size::4
[02/03 14:16:15    488s] LayerId::4 widthSet size::4
[02/03 14:16:15    488s] LayerId::5 widthSet size::4
[02/03 14:16:15    488s] LayerId::6 widthSet size::2
[02/03 14:16:15    488s] eee: pegSigSF::1.070000
[02/03 14:16:15    488s] Initializing multi-corner capacitance tables ... 
[02/03 14:16:15    488s] Initializing multi-corner resistance tables ...
[02/03 14:16:15    488s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:16:15    488s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:16:15    488s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:16:15    488s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:16:15    488s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:15    488s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:15    488s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:16:15    488s] End AAE Lib Interpolated Model. (MEM=3222.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:15    488s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3222.883M)
[02/03 14:16:15    488s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3222.9M)
[02/03 14:16:15    488s] AAE_INFO: 4 threads acquired from CTE.
[02/03 14:16:15    488s] Total number of fetched objects 59
[02/03 14:16:15    488s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:16:15    488s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:15    488s] End delay calculation. (MEM=3381.65 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:15    488s] End delay calculation (fullDC). (MEM=3381.65 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:16:15    488s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3381.6M) ***
[02/03 14:16:15    488s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3412.7M)
[02/03 14:16:15    488s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:16:15    488s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3381.6M)
[02/03 14:16:15    488s] Starting SI iteration 2
[02/03 14:16:15    488s] Calculate late delays in OCV mode...
[02/03 14:16:15    488s] Calculate early delays in OCV mode...
[02/03 14:16:15    488s] Start delay calculation (fullDC) (4 T). (MEM=3255.78)
[02/03 14:16:15    488s] End AAE Lib Interpolated Model. (MEM=3255.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:15    488s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 2. 
[02/03 14:16:15    488s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:16:15    488s] Total number of fetched objects 59
[02/03 14:16:15    488s] AAE_INFO-618: Total number of nets in the design is 61,  3.3 percent of the nets selected for SI analysis
[02/03 14:16:15    488s] End delay calculation. (MEM=3414.44 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:15    488s] End delay calculation (fullDC). (MEM=3414.44 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:15    488s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3414.4M) ***
[02/03 14:16:15    488s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:09 mem=3443.4M)
[02/03 14:16:15    488s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.536  |  0.536  |  0.763  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:16:15    488s] All LLGs are deleted
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3342.9M, EPOCH TIME: 1706987775.569110
[02/03 14:16:15    488s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3342.9M, EPOCH TIME: 1706987775.569195
[02/03 14:16:15    488s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3342.9M, EPOCH TIME: 1706987775.569255
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3342.9M, EPOCH TIME: 1706987775.569430
[02/03 14:16:15    488s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:15    488s] Core basic site is core_ji3v
[02/03 14:16:15    488s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3342.9M, EPOCH TIME: 1706987775.576795
[02/03 14:16:15    488s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:15    488s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:15    488s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3343.9M, EPOCH TIME: 1706987775.578281
[02/03 14:16:15    488s] Fast DP-INIT is on for default
[02/03 14:16:15    488s] Atter site array init, number of instance map data is 0.
[02/03 14:16:15    488s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:3343.9M, EPOCH TIME: 1706987775.578571
[02/03 14:16:15    488s] 
[02/03 14:16:15    488s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:15    488s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:3343.9M, EPOCH TIME: 1706987775.578848
[02/03 14:16:15    488s] All LLGs are deleted
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3343.9M, EPOCH TIME: 1706987775.579001
[02/03 14:16:15    488s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3343.9M, EPOCH TIME: 1706987775.579061
[02/03 14:16:15    488s] Density: 54.526%
------------------------------------------------------------------

[02/03 14:16:15    488s] All LLGs are deleted
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3343.9M, EPOCH TIME: 1706987775.580117
[02/03 14:16:15    488s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3343.9M, EPOCH TIME: 1706987775.580185
[02/03 14:16:15    488s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3343.9M, EPOCH TIME: 1706987775.580241
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3343.9M, EPOCH TIME: 1706987775.580367
[02/03 14:16:15    488s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:15    488s] Core basic site is core_ji3v
[02/03 14:16:15    488s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3343.9M, EPOCH TIME: 1706987775.587497
[02/03 14:16:15    488s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:15    488s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:15    488s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:3343.9M, EPOCH TIME: 1706987775.587871
[02/03 14:16:15    488s] Fast DP-INIT is on for default
[02/03 14:16:15    488s] Atter site array init, number of instance map data is 0.
[02/03 14:16:15    488s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3343.9M, EPOCH TIME: 1706987775.588194
[02/03 14:16:15    488s] 
[02/03 14:16:15    488s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:15    488s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3343.9M, EPOCH TIME: 1706987775.588395
[02/03 14:16:15    488s] All LLGs are deleted
[02/03 14:16:15    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:15    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:15    488s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3343.9M, EPOCH TIME: 1706987775.588531
[02/03 14:16:15    488s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3343.9M, EPOCH TIME: 1706987775.588596
[02/03 14:16:15    488s] Reported timing to dir timingReports
[02/03 14:16:15    488s] Total CPU time: 0.8 sec
[02/03 14:16:15    488s] Total Real time: 1.0 sec
[02/03 14:16:15    488s] Total Memory Usage: 3217.167969 Mbytes
[02/03 14:16:15    488s] Reset AAE Options
[02/03 14:16:15    488s] *** timeDesign #13 [finish] : cpu/real = 0:00:00.8/0:00:01.1 (0.7), totSession cpu/real = 0:08:08.7/1:09:03.5 (0.1), mem = 3217.2M
[02/03 14:16:15    488s] 
[02/03 14:16:15    488s] =============================================================================================
[02/03 14:16:15    488s]  Final TAT Report : timeDesign #13                                              21.18-s099_1
[02/03 14:16:15    488s] =============================================================================================
[02/03 14:16:15    488s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:16:15    488s] ---------------------------------------------------------------------------------------------
[02/03 14:16:15    488s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:16:15    488s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/03 14:16:15    488s] [ ExtractRC              ]      1   0:00:00.6  (  52.6 % )     0:00:00.6 /  0:00:00.3    0.5
[02/03 14:16:15    488s] [ TimingUpdate           ]      1   0:00:00.3  (  24.9 % )     0:00:00.3 /  0:00:00.4    1.0
[02/03 14:16:15    488s] [ FullDelayCalc          ]      2   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:16:15    488s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:16:15    488s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 14:16:15    488s] [ MISC                   ]          0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:16:15    488s] ---------------------------------------------------------------------------------------------
[02/03 14:16:15    488s]  timeDesign #13 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.8    0.7
[02/03 14:16:15    488s] ---------------------------------------------------------------------------------------------
[02/03 14:16:15    488s] 
[02/03 14:16:22    488s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:16:22    488s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
[02/03 14:16:22    488s] *** timeDesign #14 [begin] : totSession cpu/real = 0:08:09.0/1:09:09.9 (0.1), mem = 3217.2M
[02/03 14:16:22    488s]  Reset EOS DB
[02/03 14:16:22    488s] Ignoring AAE DB Resetting ...
[02/03 14:16:22    488s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3217.168M)
[02/03 14:16:22    488s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:16:22    488s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:16:22    488s] RC Extraction called in multi-corner(2) mode.
[02/03 14:16:22    488s] Process corner(s) are loaded.
[02/03 14:16:22    488s]  Corner: max_rc
[02/03 14:16:22    488s]  Corner: min_rc
[02/03 14:16:22    488s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
[02/03 14:16:22    488s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:16:22    488s]       RC Corner Indexes            0       1   
[02/03 14:16:22    488s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:16:22    488s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:16:22    488s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:22    488s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:22    488s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:16:22    488s] Shrink Factor                : 1.00000
[02/03 14:16:22    488s] 
[02/03 14:16:22    488s] Trim Metal Layers:
[02/03 14:16:22    488s] LayerId::1 widthSet size::4
[02/03 14:16:22    488s] LayerId::2 widthSet size::4
[02/03 14:16:22    488s] LayerId::3 widthSet size::4
[02/03 14:16:22    488s] LayerId::4 widthSet size::4
[02/03 14:16:22    488s] LayerId::5 widthSet size::4
[02/03 14:16:22    488s] LayerId::6 widthSet size::2
[02/03 14:16:22    488s] eee: pegSigSF::1.070000
[02/03 14:16:22    488s] Initializing multi-corner capacitance tables ... 
[02/03 14:16:22    488s] Initializing multi-corner resistance tables ...
[02/03 14:16:22    488s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:16:22    488s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:16:22    488s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:16:22    488s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:16:22    488s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:22    488s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:22    488s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:16:22    488s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3214.2M)
[02/03 14:16:22    489s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for storing RC.
[02/03 14:16:22    489s] Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3226.2M)
[02/03 14:16:22    489s] Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3250.2M)
[02/03 14:16:22    489s] Number of Extracted Resistors     : 657
[02/03 14:16:22    489s] Number of Extracted Ground Cap.   : 696
[02/03 14:16:22    489s] Number of Extracted Coupling Cap. : 880
[02/03 14:16:22    489s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3234.168M)
[02/03 14:16:22    489s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:16:22    489s]  Corner: max_rc
[02/03 14:16:22    489s]  Corner: min_rc
[02/03 14:16:22    489s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3234.2M)
[02/03 14:16:22    489s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:16:22    489s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3242.168M)
[02/03 14:16:22    489s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3242.168M)
[02/03 14:16:22    489s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3242.168M)
[02/03 14:16:22    489s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:16:22    489s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 0 access done (mem: 3242.168M)
[02/03 14:16:22    489s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=3242.168M)
[02/03 14:16:22    489s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3242.168M)
[02/03 14:16:22    489s] Starting delay calculation for Setup views
[02/03 14:16:22    489s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:16:22    489s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:16:22    489s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:16:22    489s] #################################################################################
[02/03 14:16:22    489s] # Design Stage: PostRoute
[02/03 14:16:22    489s] # Design Name: counter
[02/03 14:16:22    489s] # Design Mode: 180nm
[02/03 14:16:22    489s] # Analysis Mode: MMMC OCV 
[02/03 14:16:22    489s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:16:22    489s] # Signoff Settings: SI On 
[02/03 14:16:22    489s] #################################################################################
[02/03 14:16:22    489s] Topological Sorting (REAL = 0:00:00.0, MEM = 3235.2M, InitMEM = 3235.2M)
[02/03 14:16:22    489s] Setting infinite Tws ...
[02/03 14:16:22    489s] First Iteration Infinite Tw... 
[02/03 14:16:22    489s] Calculate early delays in OCV mode...
[02/03 14:16:22    489s] Calculate late delays in OCV mode...
[02/03 14:16:22    489s] Start delay calculation (fullDC) (4 T). (MEM=3236.18)
[02/03 14:16:22    489s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[02/03 14:16:22    489s] 
[02/03 14:16:22    489s] Trim Metal Layers:
[02/03 14:16:22    489s] LayerId::1 widthSet size::4
[02/03 14:16:22    489s] LayerId::2 widthSet size::4
[02/03 14:16:22    489s] LayerId::3 widthSet size::4
[02/03 14:16:22    489s] LayerId::4 widthSet size::4
[02/03 14:16:22    489s] LayerId::5 widthSet size::4
[02/03 14:16:22    489s] LayerId::6 widthSet size::2
[02/03 14:16:22    489s] eee: pegSigSF::1.070000
[02/03 14:16:22    489s] Initializing multi-corner capacitance tables ... 
[02/03 14:16:22    489s] Initializing multi-corner resistance tables ...
[02/03 14:16:22    489s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:16:22    489s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:16:22    489s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:16:22    489s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:16:22    489s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:22    489s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:16:22    489s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:16:22    489s] End AAE Lib Interpolated Model. (MEM=3247.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:22    489s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3247.793M)
[02/03 14:16:22    489s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3249.8M)
[02/03 14:16:22    489s] AAE_INFO: 4 threads acquired from CTE.
[02/03 14:16:22    489s] Total number of fetched objects 59
[02/03 14:16:22    489s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:16:22    489s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:22    489s] End delay calculation. (MEM=3389.48 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:22    489s] End delay calculation (fullDC). (MEM=3389.48 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:16:22    489s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3389.5M) ***
[02/03 14:16:22    489s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3420.5M)
[02/03 14:16:22    489s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:16:22    489s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3389.5M)
[02/03 14:16:22    489s] Starting SI iteration 2
[02/03 14:16:22    489s] Calculate early delays in OCV mode...
[02/03 14:16:22    489s] Calculate late delays in OCV mode...
[02/03 14:16:22    489s] Start delay calculation (fullDC) (4 T). (MEM=3283.61)
[02/03 14:16:22    489s] End AAE Lib Interpolated Model. (MEM=3283.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:16:22    489s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:16:22    489s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:16:22    489s] Total number of fetched objects 59
[02/03 14:16:22    489s] AAE_INFO-618: Total number of nets in the design is 61,  11.5 percent of the nets selected for SI analysis
[02/03 14:16:22    489s] End delay calculation. (MEM=3449.28 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:22    489s] End delay calculation (fullDC). (MEM=3449.28 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:16:22    489s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3449.3M) ***
[02/03 14:16:22    489s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:10 mem=3478.3M)
[02/03 14:16:22    489s] Effort level <high> specified for reg2reg path_group
[02/03 14:16:22    489s] All LLGs are deleted
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3328.3M, EPOCH TIME: 1706987782.876696
[02/03 14:16:22    489s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3328.3M, EPOCH TIME: 1706987782.876796
[02/03 14:16:22    489s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3328.3M, EPOCH TIME: 1706987782.876881
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3328.3M, EPOCH TIME: 1706987782.877060
[02/03 14:16:22    489s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:22    489s] Core basic site is core_ji3v
[02/03 14:16:22    489s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3328.3M, EPOCH TIME: 1706987782.884974
[02/03 14:16:22    489s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:22    489s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:22    489s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3329.3M, EPOCH TIME: 1706987782.886482
[02/03 14:16:22    489s] Fast DP-INIT is on for default
[02/03 14:16:22    489s] Atter site array init, number of instance map data is 0.
[02/03 14:16:22    489s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3329.3M, EPOCH TIME: 1706987782.886738
[02/03 14:16:22    489s] 
[02/03 14:16:22    489s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:22    489s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3329.3M, EPOCH TIME: 1706987782.887023
[02/03 14:16:22    489s] All LLGs are deleted
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3329.3M, EPOCH TIME: 1706987782.887200
[02/03 14:16:22    489s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3329.3M, EPOCH TIME: 1706987782.887261
[02/03 14:16:22    489s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:16:22    489s] All LLGs are deleted
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3497.6M, EPOCH TIME: 1706987782.943039
[02/03 14:16:22    489s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3497.6M, EPOCH TIME: 1706987782.943122
[02/03 14:16:22    489s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3497.6M, EPOCH TIME: 1706987782.943183
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3497.6M, EPOCH TIME: 1706987782.943363
[02/03 14:16:22    489s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:22    489s] Core basic site is core_ji3v
[02/03 14:16:22    489s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3497.6M, EPOCH TIME: 1706987782.950999
[02/03 14:16:22    489s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:22    489s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:22    489s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3497.6M, EPOCH TIME: 1706987782.952149
[02/03 14:16:22    489s] Fast DP-INIT is on for default
[02/03 14:16:22    489s] Atter site array init, number of instance map data is 0.
[02/03 14:16:22    489s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3497.6M, EPOCH TIME: 1706987782.952330
[02/03 14:16:22    489s] 
[02/03 14:16:22    489s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:22    489s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3497.6M, EPOCH TIME: 1706987782.952552
[02/03 14:16:22    489s] All LLGs are deleted
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3497.6M, EPOCH TIME: 1706987782.952712
[02/03 14:16:22    489s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3497.6M, EPOCH TIME: 1706987782.952770
[02/03 14:16:22    489s] Density: 54.526%
------------------------------------------------------------------

[02/03 14:16:22    489s] All LLGs are deleted
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3497.6M, EPOCH TIME: 1706987782.953892
[02/03 14:16:22    489s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3497.6M, EPOCH TIME: 1706987782.953957
[02/03 14:16:22    489s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3497.6M, EPOCH TIME: 1706987782.954017
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3497.6M, EPOCH TIME: 1706987782.954150
[02/03 14:16:22    489s] Max number of tech site patterns supported in site array is 256.
[02/03 14:16:22    489s] Core basic site is core_ji3v
[02/03 14:16:22    489s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3497.6M, EPOCH TIME: 1706987782.961445
[02/03 14:16:22    489s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:16:22    489s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:16:22    489s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3497.6M, EPOCH TIME: 1706987782.962378
[02/03 14:16:22    489s] Fast DP-INIT is on for default
[02/03 14:16:22    489s] Atter site array init, number of instance map data is 0.
[02/03 14:16:22    489s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3497.6M, EPOCH TIME: 1706987782.962550
[02/03 14:16:22    489s] 
[02/03 14:16:22    489s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:16:22    489s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3497.6M, EPOCH TIME: 1706987782.962718
[02/03 14:16:22    489s] All LLGs are deleted
[02/03 14:16:22    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:16:22    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:16:22    489s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3497.6M, EPOCH TIME: 1706987782.962905
[02/03 14:16:22    489s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3497.6M, EPOCH TIME: 1706987782.962966
[02/03 14:16:22    489s] Reported timing to dir timingReports
[02/03 14:16:22    489s] Total CPU time: 0.74 sec
[02/03 14:16:22    489s] Total Real time: 0.0 sec
[02/03 14:16:22    489s] Total Memory Usage: 3330.644531 Mbytes
[02/03 14:16:22    489s] Reset AAE Options
[02/03 14:16:22    489s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:16:22    489s] *** timeDesign #14 [finish] : cpu/real = 0:00:00.7/0:00:00.9 (0.8), totSession cpu/real = 0:08:09.7/1:09:10.9 (0.1), mem = 3330.6M
[02/03 14:16:22    489s] 
[02/03 14:16:22    489s] =============================================================================================
[02/03 14:16:22    489s]  Final TAT Report : timeDesign #14                                              21.18-s099_1
[02/03 14:16:22    489s] =============================================================================================
[02/03 14:16:22    489s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:16:22    489s] ---------------------------------------------------------------------------------------------
[02/03 14:16:22    489s] [ ViewPruning            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:16:22    489s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:16:22    489s] [ DrvReport              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:16:22    489s] [ ExtractRC              ]      1   0:00:00.4  (  47.9 % )     0:00:00.4 /  0:00:00.2    0.5
[02/03 14:16:22    489s] [ TimingUpdate           ]      2   0:00:00.2  (  23.3 % )     0:00:00.3 /  0:00:00.4    1.1
[02/03 14:16:22    489s] [ FullDelayCalc          ]      2   0:00:00.1  (  12.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:16:22    489s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:16:22    489s] [ GenerateReports        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 14:16:22    489s] [ MISC                   ]          0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.0    0.8
[02/03 14:16:22    489s] ---------------------------------------------------------------------------------------------
[02/03 14:16:22    489s]  timeDesign #14 TOTAL               0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.7    0.8
[02/03 14:16:22    489s] ---------------------------------------------------------------------------------------------
[02/03 14:16:22    489s] 
[02/03 14:17:04    492s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/03 14:17:04    492s] <CMD> setDelayCalMode -engine default -siAware true
[02/03 14:17:04    492s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[02/03 14:17:04    492s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/03 14:17:04    492s] <CMD> optDesign -postRout
[02/03 14:17:04    492s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2230.9M, totSessionCpu=0:08:13 **
[02/03 14:17:04    492s] *** optDesign #3 [begin] : totSession cpu/real = 0:08:12.5/1:09:52.5 (0.1), mem = 3330.6M
[02/03 14:17:04    492s] Info: 4 threads available for lower-level modules during optimization.
[02/03 14:17:04    492s] GigaOpt running with 4 threads.
[02/03 14:17:04    492s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:12.5/1:09:52.5 (0.1), mem = 3330.6M
[02/03 14:17:04    492s] **INFO: User settings:
[02/03 14:17:04    492s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[02/03 14:17:04    492s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[02/03 14:17:04    492s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[02/03 14:17:04    492s] setNanoRouteMode -extractThirdPartyCompatible                   false
[02/03 14:17:04    492s] setNanoRouteMode -grouteExpTdStdDelay                           91
[02/03 14:17:04    492s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[02/03 14:17:04    492s] setNanoRouteMode -routeBottomRoutingLayer                       1
[02/03 14:17:04    492s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[02/03 14:17:04    492s] setNanoRouteMode -routeTopRoutingLayer                          4
[02/03 14:17:04    492s] setNanoRouteMode -routeWithSiDriven                             false
[02/03 14:17:04    492s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[02/03 14:17:04    492s] setNanoRouteMode -routeWithTimingDriven                         false
[02/03 14:17:04    492s] setNanoRouteMode -timingEngine                                  {}
[02/03 14:17:04    492s] setDesignMode -process                                          180
[02/03 14:17:04    492s] setExtractRCMode -coupled                                       true
[02/03 14:17:04    492s] setExtractRCMode -coupling_c_th                                 3
[02/03 14:17:04    492s] setExtractRCMode -engine                                        postRoute
[02/03 14:17:04    492s] setExtractRCMode -relative_c_th                                 0.03
[02/03 14:17:04    492s] setExtractRCMode -total_c_th                                    5
[02/03 14:17:04    492s] setUsefulSkewMode -ecoRoute                                     false
[02/03 14:17:04    492s] setUsefulSkewMode -maxAllowedDelay                              1
[02/03 14:17:04    492s] setUsefulSkewMode -noBoundary                                   false
[02/03 14:17:04    492s] setDelayCalMode -enable_high_fanout                             true
[02/03 14:17:04    492s] setDelayCalMode -engine                                         aae
[02/03 14:17:04    492s] setDelayCalMode -ignoreNetLoad                                  false
[02/03 14:17:04    492s] setDelayCalMode -SIAware                                        true
[02/03 14:17:04    492s] setDelayCalMode -socv_accuracy_mode                             low
[02/03 14:17:04    492s] setOptMode -activeHoldViews                                     { fast_functional_mode }
[02/03 14:17:04    492s] setOptMode -activeSetupViews                                    { slow_functional_mode }
[02/03 14:17:04    492s] setOptMode -autoHoldViews                                       { fast_functional_mode}
[02/03 14:17:04    492s] setOptMode -autoSetupViews                                      { slow_functional_mode}
[02/03 14:17:04    492s] setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
[02/03 14:17:04    492s] setOptMode -autoViewHoldTargetSlack                             0
[02/03 14:17:04    492s] setOptMode -drcMargin                                           0
[02/03 14:17:04    492s] setOptMode -fixCap                                              true
[02/03 14:17:04    492s] setOptMode -fixDrc                                              true
[02/03 14:17:04    492s] setOptMode -fixFanoutLoad                                       false
[02/03 14:17:04    492s] setOptMode -fixTran                                             true
[02/03 14:17:04    492s] setOptMode -optimizeFF                                          true
[02/03 14:17:04    492s] setOptMode -preserveAllSequential                               false
[02/03 14:17:04    492s] setOptMode -setupTargetSlack                                    0
[02/03 14:17:04    492s] setSIMode -separate_delta_delay_on_data                         true
[02/03 14:17:04    492s] setAnalysisMode -analysisType                                   onChipVariation
[02/03 14:17:04    492s] setAnalysisMode -checkType                                      setup
[02/03 14:17:04    492s] setAnalysisMode -clkSrcPath                                     true
[02/03 14:17:04    492s] setAnalysisMode -clockPropagation                               sdcControl
[02/03 14:17:04    492s] setAnalysisMode -skew                                           true
[02/03 14:17:04    492s] setAnalysisMode -usefulSkew                                     true
[02/03 14:17:04    492s] setAnalysisMode -virtualIPO                                     false
[02/03 14:17:04    492s] 
[02/03 14:17:04    492s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/03 14:17:04    492s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/03 14:17:04    492s] 
[02/03 14:17:04    492s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:17:04    492s] Summary for sequential cells identification: 
[02/03 14:17:04    492s]   Identified SBFF number: 33
[02/03 14:17:04    492s]   Identified MBFF number: 0
[02/03 14:17:04    492s]   Identified SB Latch number: 0
[02/03 14:17:04    492s]   Identified MB Latch number: 0
[02/03 14:17:04    492s]   Not identified SBFF number: 0
[02/03 14:17:04    492s]   Not identified MBFF number: 0
[02/03 14:17:04    492s]   Not identified SB Latch number: 0
[02/03 14:17:04    492s]   Not identified MB Latch number: 0
[02/03 14:17:04    492s]   Number of sequential cells which are not FFs: 43
[02/03 14:17:04    492s]  Visiting view : slow_functional_mode
[02/03 14:17:04    492s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:17:04    492s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:17:04    492s]  Visiting view : fast_functional_mode
[02/03 14:17:04    492s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:17:04    492s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:17:04    492s] TLC MultiMap info (StdDelay):
[02/03 14:17:04    492s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:17:04    492s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:17:04    492s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:17:04    492s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:17:04    492s]  Setting StdDelay to: 91ps
[02/03 14:17:04    492s] 
[02/03 14:17:04    492s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:17:04    492s] Need call spDPlaceInit before registerPrioInstLoc.
[02/03 14:17:04    492s] OPERPROF: Starting DPlace-Init at level 1, MEM:3332.6M, EPOCH TIME: 1706987824.650133
[02/03 14:17:04    492s] Processing tracks to init pin-track alignment.
[02/03 14:17:04    492s] z: 2, totalTracks: 1
[02/03 14:17:04    492s] z: 4, totalTracks: 1
[02/03 14:17:04    492s] z: 6, totalTracks: 1
[02/03 14:17:04    492s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:17:04    492s] All LLGs are deleted
[02/03 14:17:04    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:04    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:04    492s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3332.6M, EPOCH TIME: 1706987824.651980
[02/03 14:17:04    492s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3332.6M, EPOCH TIME: 1706987824.652071
[02/03 14:17:04    492s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3332.6M, EPOCH TIME: 1706987824.652143
[02/03 14:17:04    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:04    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:04    492s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3332.6M, EPOCH TIME: 1706987824.652332
[02/03 14:17:04    492s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:04    492s] Core basic site is core_ji3v
[02/03 14:17:04    492s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3332.6M, EPOCH TIME: 1706987824.662635
[02/03 14:17:04    492s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:17:04    492s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:17:04    492s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3332.6M, EPOCH TIME: 1706987824.664652
[02/03 14:17:04    492s] Fast DP-INIT is on for default
[02/03 14:17:04    492s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:17:04    492s] Atter site array init, number of instance map data is 0.
[02/03 14:17:04    492s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:3332.6M, EPOCH TIME: 1706987824.665060
[02/03 14:17:04    492s] 
[02/03 14:17:04    492s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:04    492s] OPERPROF:     Starting CMU at level 3, MEM:3332.6M, EPOCH TIME: 1706987824.665534
[02/03 14:17:04    492s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3332.6M, EPOCH TIME: 1706987824.672096
[02/03 14:17:04    492s] 
[02/03 14:17:04    492s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 14:17:04    492s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:3332.6M, EPOCH TIME: 1706987824.672191
[02/03 14:17:04    492s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3332.6M, EPOCH TIME: 1706987824.672246
[02/03 14:17:04    492s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3332.6M, EPOCH TIME: 1706987824.673233
[02/03 14:17:04    492s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3332.6MB).
[02/03 14:17:04    492s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:3332.6M, EPOCH TIME: 1706987824.673353
[02/03 14:17:04    492s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3332.6M, EPOCH TIME: 1706987824.673431
[02/03 14:17:04    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:04    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:04    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:04    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:04    492s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3330.6M, EPOCH TIME: 1706987824.674248
[02/03 14:17:04    492s] 
[02/03 14:17:04    492s] Creating Lib Analyzer ...
[02/03 14:17:04    492s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[02/03 14:17:04    492s] Type 'man IMPOPT-7077' for more detail.
[02/03 14:17:04    492s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:17:04    492s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:17:04    492s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:17:04    492s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:17:04    492s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:17:04    492s] 
[02/03 14:17:04    492s] {RT max_rc 0 3 3 0}
[02/03 14:17:05    493s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:13 mem=3338.7M
[02/03 14:17:05    493s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:13 mem=3338.7M
[02/03 14:17:05    493s] Creating Lib Analyzer, finished. 
[02/03 14:17:05    493s] Effort level <high> specified for reg2reg path_group
[02/03 14:17:05    493s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[02/03 14:17:05    493s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2244.7M, totSessionCpu=0:08:13 **
[02/03 14:17:05    493s] Existing Dirty Nets : 0
[02/03 14:17:05    493s] New Signature Flow (optDesignCheckOptions) ....
[02/03 14:17:05    493s] #Taking db snapshot
[02/03 14:17:05    493s] #Taking db snapshot ... done
[02/03 14:17:05    493s] OPERPROF: Starting checkPlace at level 1, MEM:3300.7M, EPOCH TIME: 1706987825.315925
[02/03 14:17:05    493s] Processing tracks to init pin-track alignment.
[02/03 14:17:05    493s] z: 2, totalTracks: 1
[02/03 14:17:05    493s] z: 4, totalTracks: 1
[02/03 14:17:05    493s] z: 6, totalTracks: 1
[02/03 14:17:05    493s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:17:05    493s] All LLGs are deleted
[02/03 14:17:05    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3300.7M, EPOCH TIME: 1706987825.317735
[02/03 14:17:05    493s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3300.7M, EPOCH TIME: 1706987825.317827
[02/03 14:17:05    493s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3300.7M, EPOCH TIME: 1706987825.317882
[02/03 14:17:05    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3300.7M, EPOCH TIME: 1706987825.318052
[02/03 14:17:05    493s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:05    493s] Core basic site is core_ji3v
[02/03 14:17:05    493s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3300.7M, EPOCH TIME: 1706987825.325184
[02/03 14:17:05    493s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:17:05    493s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:17:05    493s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3300.7M, EPOCH TIME: 1706987825.326733
[02/03 14:17:05    493s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:17:05    493s] SiteArray: use 16,384 bytes
[02/03 14:17:05    493s] SiteArray: current memory after site array memory allocation 3300.7M
[02/03 14:17:05    493s] SiteArray: FP blocked sites are writable
[02/03 14:17:05    493s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:17:05    493s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3300.7M, EPOCH TIME: 1706987825.327082
[02/03 14:17:05    493s] Process 46 wires and vias for routing blockage analysis
[02/03 14:17:05    493s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.001, MEM:3300.7M, EPOCH TIME: 1706987825.328200
[02/03 14:17:05    493s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:17:05    493s] Atter site array init, number of instance map data is 0.
[02/03 14:17:05    493s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.010, MEM:3300.7M, EPOCH TIME: 1706987825.328264
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:05    493s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:3300.7M, EPOCH TIME: 1706987825.328545
[02/03 14:17:05    493s] Begin checking placement ... (start mem=3300.7M, init mem=3300.7M)
[02/03 14:17:05    493s] Begin checking exclusive groups violation ...
[02/03 14:17:05    493s] There are 0 groups to check, max #box is 0, total #box is 0
[02/03 14:17:05    493s] Finished checking exclusive groups violations. Found 0 Vio.
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] Running CheckPlace using 4 threads!...
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] ...checkPlace MT is done!
[02/03 14:17:05    493s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:17:05    493s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:17:05    493s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3268.6M, EPOCH TIME: 1706987825.333623
[02/03 14:17:05    493s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3268.6M, EPOCH TIME: 1706987825.333709
[02/03 14:17:05    493s] *info: Placed = 56             (Fixed = 2)
[02/03 14:17:05    493s] *info: Unplaced = 0           
[02/03 14:17:05    493s] Placement Density:54.53%(1300/2383)
[02/03 14:17:05    493s] Placement Density (including fixed std cells):54.53%(1300/2383)
[02/03 14:17:05    493s] All LLGs are deleted
[02/03 14:17:05    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[02/03 14:17:05    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3268.6M, EPOCH TIME: 1706987825.333995
[02/03 14:17:05    493s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3268.6M, EPOCH TIME: 1706987825.334061
[02/03 14:17:05    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3268.6M)
[02/03 14:17:05    493s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.019, MEM:3268.6M, EPOCH TIME: 1706987825.334459
[02/03 14:17:05    493s]  Initial DC engine is -> aae
[02/03 14:17:05    493s]  
[02/03 14:17:05    493s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/03 14:17:05    493s]  
[02/03 14:17:05    493s]  
[02/03 14:17:05    493s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/03 14:17:05    493s]  
[02/03 14:17:05    493s] Reset EOS DB
[02/03 14:17:05    493s] Ignoring AAE DB Resetting ...
[02/03 14:17:05    493s]  Set Options for AAE Based Opt flow 
[02/03 14:17:05    493s] *** optDesign -postRoute ***
[02/03 14:17:05    493s] DRC Margin: user margin 0.0; extra margin 0
[02/03 14:17:05    493s] Setup Target Slack: user slack 0
[02/03 14:17:05    493s] Hold Target Slack: user slack 0
[02/03 14:17:05    493s] All LLGs are deleted
[02/03 14:17:05    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3268.6M, EPOCH TIME: 1706987825.338379
[02/03 14:17:05    493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3268.6M, EPOCH TIME: 1706987825.338454
[02/03 14:17:05    493s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3268.6M, EPOCH TIME: 1706987825.338515
[02/03 14:17:05    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3268.6M, EPOCH TIME: 1706987825.338673
[02/03 14:17:05    493s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:05    493s] Core basic site is core_ji3v
[02/03 14:17:05    493s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3268.6M, EPOCH TIME: 1706987825.345752
[02/03 14:17:05    493s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:17:05    493s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:17:05    493s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3300.7M, EPOCH TIME: 1706987825.346995
[02/03 14:17:05    493s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:17:05    493s] SiteArray: use 16,384 bytes
[02/03 14:17:05    493s] SiteArray: current memory after site array memory allocation 3300.7M
[02/03 14:17:05    493s] SiteArray: FP blocked sites are writable
[02/03 14:17:05    493s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3300.7M, EPOCH TIME: 1706987825.347344
[02/03 14:17:05    493s] Process 46 wires and vias for routing blockage analysis
[02/03 14:17:05    493s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:3300.7M, EPOCH TIME: 1706987825.347968
[02/03 14:17:05    493s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:17:05    493s] Atter site array init, number of instance map data is 0.
[02/03 14:17:05    493s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:3300.7M, EPOCH TIME: 1706987825.348065
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:05    493s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:3300.7M, EPOCH TIME: 1706987825.348262
[02/03 14:17:05    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:05    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:05    493s] Multi-VT timing optimization disabled based on library information.
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:17:05    493s] Deleting Lib Analyzer.
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] TimeStamp Deleting Cell Server End ...
[02/03 14:17:05    493s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:17:05    493s] Summary for sequential cells identification: 
[02/03 14:17:05    493s]   Identified SBFF number: 33
[02/03 14:17:05    493s]   Identified MBFF number: 0
[02/03 14:17:05    493s]   Identified SB Latch number: 0
[02/03 14:17:05    493s]   Identified MB Latch number: 0
[02/03 14:17:05    493s]   Not identified SBFF number: 0
[02/03 14:17:05    493s]   Not identified MBFF number: 0
[02/03 14:17:05    493s]   Not identified SB Latch number: 0
[02/03 14:17:05    493s]   Not identified MB Latch number: 0
[02/03 14:17:05    493s]   Number of sequential cells which are not FFs: 43
[02/03 14:17:05    493s]  Visiting view : slow_functional_mode
[02/03 14:17:05    493s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:17:05    493s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:17:05    493s]  Visiting view : fast_functional_mode
[02/03 14:17:05    493s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:17:05    493s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:17:05    493s] TLC MultiMap info (StdDelay):
[02/03 14:17:05    493s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:17:05    493s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:17:05    493s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:17:05    493s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:17:05    493s]  Setting StdDelay to: 91ps
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] TimeStamp Deleting Cell Server End ...
[02/03 14:17:05    493s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:08:13.3/1:09:53.3 (0.1), mem = 3300.7M
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] =============================================================================================
[02/03 14:17:05    493s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.18-s099_1
[02/03 14:17:05    493s] =============================================================================================
[02/03 14:17:05    493s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:05    493s] ---------------------------------------------------------------------------------------------
[02/03 14:17:05    493s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:05    493s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  73.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:17:05    493s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:05    493s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:05    493s] [ CheckPlace             ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.6
[02/03 14:17:05    493s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:05    493s] [ MISC                   ]          0:00:00.2  (  22.7 % )     0:00:00.2 /  0:00:00.1    0.8
[02/03 14:17:05    493s] ---------------------------------------------------------------------------------------------
[02/03 14:17:05    493s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/03 14:17:05    493s] ---------------------------------------------------------------------------------------------
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] ** INFO : this run is activating 'postRoute' automaton
[02/03 14:17:05    493s] **INFO: flowCheckPoint #1 InitialSummary
[02/03 14:17:05    493s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3300.656M)
[02/03 14:17:05    493s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:17:05    493s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:17:05    493s] RC Extraction called in multi-corner(2) mode.
[02/03 14:17:05    493s] Process corner(s) are loaded.
[02/03 14:17:05    493s]  Corner: max_rc
[02/03 14:17:05    493s]  Corner: min_rc
[02/03 14:17:05    493s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
[02/03 14:17:05    493s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:17:05    493s]       RC Corner Indexes            0       1   
[02/03 14:17:05    493s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:17:05    493s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:17:05    493s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:05    493s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:05    493s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:05    493s] Shrink Factor                : 1.00000
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] Trim Metal Layers:
[02/03 14:17:05    493s] LayerId::1 widthSet size::4
[02/03 14:17:05    493s] LayerId::2 widthSet size::4
[02/03 14:17:05    493s] LayerId::3 widthSet size::4
[02/03 14:17:05    493s] LayerId::4 widthSet size::4
[02/03 14:17:05    493s] LayerId::5 widthSet size::4
[02/03 14:17:05    493s] LayerId::6 widthSet size::2
[02/03 14:17:05    493s] eee: pegSigSF::1.070000
[02/03 14:17:05    493s] Initializing multi-corner capacitance tables ... 
[02/03 14:17:05    493s] Initializing multi-corner resistance tables ...
[02/03 14:17:05    493s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:17:05    493s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:17:05    493s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:17:05    493s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:17:05    493s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:05    493s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:05    493s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:17:05    493s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3289.7M)
[02/03 14:17:05    493s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for storing RC.
[02/03 14:17:05    493s] Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3301.7M)
[02/03 14:17:05    493s] Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3325.7M)
[02/03 14:17:05    493s] Number of Extracted Resistors     : 657
[02/03 14:17:05    493s] Number of Extracted Ground Cap.   : 696
[02/03 14:17:05    493s] Number of Extracted Coupling Cap. : 880
[02/03 14:17:05    493s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3309.656M)
[02/03 14:17:05    493s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:17:05    493s]  Corner: max_rc
[02/03 14:17:05    493s]  Corner: min_rc
[02/03 14:17:05    493s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3309.7M)
[02/03 14:17:05    493s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:17:05    493s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3317.656M)
[02/03 14:17:05    493s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3317.656M)
[02/03 14:17:05    493s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3317.656M)
[02/03 14:17:05    493s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:17:05    493s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 0 access done (mem: 3317.656M)
[02/03 14:17:05    493s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=3317.656M)
[02/03 14:17:05    493s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3317.656M)
[02/03 14:17:05    493s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3275.918M)
[02/03 14:17:05    493s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3275.9M)
[02/03 14:17:05    493s] 
[02/03 14:17:05    493s] Trim Metal Layers:
[02/03 14:17:05    493s] LayerId::1 widthSet size::4
[02/03 14:17:05    493s] LayerId::2 widthSet size::4
[02/03 14:17:05    493s] LayerId::3 widthSet size::4
[02/03 14:17:05    493s] LayerId::4 widthSet size::4
[02/03 14:17:05    493s] LayerId::5 widthSet size::4
[02/03 14:17:05    493s] LayerId::6 widthSet size::2
[02/03 14:17:05    493s] eee: pegSigSF::1.070000
[02/03 14:17:05    493s] Initializing multi-corner capacitance tables ... 
[02/03 14:17:05    493s] Initializing multi-corner resistance tables ...
[02/03 14:17:05    493s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:17:05    493s] eee: l::2 avDens::0.064538 usedTrk::20.652120 availTrk::320.000000 sigTrk::20.652120
[02/03 14:17:05    493s] eee: l::3 avDens::0.033177 usedTrk::10.616741 availTrk::320.000000 sigTrk::10.616741
[02/03 14:17:05    493s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:17:05    493s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:05    493s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:05    493s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119080 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:17:05    493s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:13.6/1:09:53.8 (0.1), mem = 3304.5M
[02/03 14:17:05    493s] AAE_INFO: switching -siAware from true to false ...
[02/03 14:17:05    493s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[02/03 14:17:05    493s] OPTC: user 20.0
[02/03 14:17:05    493s] Starting delay calculation for Hold views
[02/03 14:17:06    493s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:17:06    493s] #################################################################################
[02/03 14:17:06    493s] # Design Stage: PostRoute
[02/03 14:17:06    493s] # Design Name: counter
[02/03 14:17:06    493s] # Design Mode: 180nm
[02/03 14:17:06    493s] # Analysis Mode: MMMC OCV 
[02/03 14:17:06    493s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:17:06    493s] # Signoff Settings: SI Off 
[02/03 14:17:06    493s] #################################################################################
[02/03 14:17:06    493s] Topological Sorting (REAL = 0:00:00.0, MEM = 3296.5M, InitMEM = 3296.5M)
[02/03 14:17:06    493s] Calculate late delays in OCV mode...
[02/03 14:17:06    493s] Calculate early delays in OCV mode...
[02/03 14:17:06    493s] Start delay calculation (fullDC) (4 T). (MEM=3296.54)
[02/03 14:17:06    493s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:17:06    493s] End AAE Lib Interpolated Model. (MEM=3316.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:06    493s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:17:06    493s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:17:06    493s] Total number of fetched objects 59
[02/03 14:17:06    493s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:06    493s] End delay calculation. (MEM=3455.95 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:06    493s] End delay calculation (fullDC). (MEM=3455.95 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:06    493s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3455.9M) ***
[02/03 14:17:06    493s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:08:14 mem=3487.0M)
[02/03 14:17:06    493s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:08:14 mem=3487.0M ***
[02/03 14:17:06    493s] AAE_INFO: switching -siAware from false to true ...
[02/03 14:17:06    493s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/03 14:17:06    493s] Starting delay calculation for Setup views
[02/03 14:17:06    493s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:17:06    493s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:17:06    493s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:17:06    493s] #################################################################################
[02/03 14:17:06    493s] # Design Stage: PostRoute
[02/03 14:17:06    493s] # Design Name: counter
[02/03 14:17:06    493s] # Design Mode: 180nm
[02/03 14:17:06    493s] # Analysis Mode: MMMC OCV 
[02/03 14:17:06    493s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:17:06    493s] # Signoff Settings: SI On 
[02/03 14:17:06    493s] #################################################################################
[02/03 14:17:06    493s] Topological Sorting (REAL = 0:00:00.0, MEM = 3468.2M, InitMEM = 3468.2M)
[02/03 14:17:06    493s] Setting infinite Tws ...
[02/03 14:17:06    493s] First Iteration Infinite Tw... 
[02/03 14:17:06    493s] Calculate early delays in OCV mode...
[02/03 14:17:06    493s] Calculate late delays in OCV mode...
[02/03 14:17:06    493s] Start delay calculation (fullDC) (4 T). (MEM=3468.23)
[02/03 14:17:06    493s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[02/03 14:17:06    493s] End AAE Lib Interpolated Model. (MEM=3479.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:06    493s] Total number of fetched objects 59
[02/03 14:17:06    493s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:17:06    493s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:06    493s] End delay calculation. (MEM=3447.83 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:06    493s] End delay calculation (fullDC). (MEM=3447.83 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:06    493s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3447.8M) ***
[02/03 14:17:06    494s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3478.8M)
[02/03 14:17:06    494s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:17:06    494s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3447.8M)
[02/03 14:17:06    494s] 
[02/03 14:17:06    494s] Executing IPO callback for view pruning ..
[02/03 14:17:06    494s] Starting SI iteration 2
[02/03 14:17:06    494s] Calculate early delays in OCV mode...
[02/03 14:17:06    494s] Calculate late delays in OCV mode...
[02/03 14:17:06    494s] Start delay calculation (fullDC) (4 T). (MEM=3307.96)
[02/03 14:17:06    494s] End AAE Lib Interpolated Model. (MEM=3307.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:06    494s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:17:06    494s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:17:06    494s] Total number of fetched objects 59
[02/03 14:17:06    494s] AAE_INFO-618: Total number of nets in the design is 61,  11.5 percent of the nets selected for SI analysis
[02/03 14:17:06    494s] End delay calculation. (MEM=3474.63 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:06    494s] End delay calculation (fullDC). (MEM=3474.63 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:06    494s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3474.6M) ***
[02/03 14:17:06    494s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:08:14 mem=3503.6M)
[02/03 14:17:06    494s] End AAE Lib Interpolated Model. (MEM=3503.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:06    494s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3503.6M, EPOCH TIME: 1706987826.508251
[02/03 14:17:06    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:06    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:06    494s] 
[02/03 14:17:06    494s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:06    494s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3503.6M, EPOCH TIME: 1706987826.516416
[02/03 14:17:06    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:06    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:06    494s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3504.6M, EPOCH TIME: 1706987826.537269
[02/03 14:17:06    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:06    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:06    494s] 
[02/03 14:17:06    494s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:06    494s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3504.6M, EPOCH TIME: 1706987826.545401
[02/03 14:17:06    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:06    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:06    494s] Density: 54.526%
------------------------------------------------------------------

[02/03 14:17:06    494s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:08:14.2/1:09:54.4 (0.1), mem = 3504.6M
[02/03 14:17:06    494s] 
[02/03 14:17:06    494s] =============================================================================================
[02/03 14:17:06    494s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.18-s099_1
[02/03 14:17:06    494s] =============================================================================================
[02/03 14:17:06    494s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:06    494s] ---------------------------------------------------------------------------------------------
[02/03 14:17:06    494s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:06    494s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:17:06    494s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:06    494s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:06    494s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:06    494s] [ TimingUpdate           ]      4   0:00:00.3  (  54.4 % )     0:00:00.4 /  0:00:00.5    1.1
[02/03 14:17:06    494s] [ FullDelayCalc          ]      3   0:00:00.1  (  14.6 % )     0:00:00.1 /  0:00:00.1    1.2
[02/03 14:17:06    494s] [ TimingReport           ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:17:06    494s] [ MISC                   ]          0:00:00.1  (  24.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:17:06    494s] ---------------------------------------------------------------------------------------------
[02/03 14:17:06    494s]  BuildHoldData #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:17:06    494s] ---------------------------------------------------------------------------------------------
[02/03 14:17:06    494s] 
[02/03 14:17:06    494s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2253.8M, totSessionCpu=0:08:14 **
[02/03 14:17:06    494s] OPTC: m1 20.0 20.0
[02/03 14:17:06    494s] Setting latch borrow mode to budget during optimization.
[02/03 14:17:06    494s] Info: Done creating the CCOpt slew target map.
[02/03 14:17:06    494s] **INFO: flowCheckPoint #2 OptimizationPass1
[02/03 14:17:06    494s] Glitch fixing enabled
[02/03 14:17:06    494s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:14.2/1:09:54.5 (0.1), mem = 3352.6M
[02/03 14:17:06    494s] Running CCOpt-PRO on entire clock network
[02/03 14:17:06    494s] Net route status summary:
[02/03 14:17:06    494s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:17:06    494s]   Non-clock:    58 (unrouted=2, trialRouted=0, noStatus=0, routed=56, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:17:06    494s] Clock tree cells fixed by user: 0 out of 2 (0%)
[02/03 14:17:06    494s] PRO...
[02/03 14:17:06    494s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/03 14:17:06    494s] Initializing clock structures...
[02/03 14:17:06    494s]   Creating own balancer
[02/03 14:17:06    494s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/03 14:17:06    494s]   Removing CTS place status from clock tree and sinks.
[02/03 14:17:06    494s]   Removed CTS place status from 2 clock cells (out of 4 ) and 0 clock sinks (out of 0 ).
[02/03 14:17:06    494s]   Initializing legalizer
[02/03 14:17:06    494s]   Using cell based legalization.
[02/03 14:17:06    494s]   Leaving CCOpt scope - Initializing placement interface...
[02/03 14:17:06    494s] OPERPROF: Starting DPlace-Init at level 1, MEM:3352.6M, EPOCH TIME: 1706987826.563389
[02/03 14:17:06    494s] Processing tracks to init pin-track alignment.
[02/03 14:17:06    494s] z: 2, totalTracks: 1
[02/03 14:17:06    494s] z: 4, totalTracks: 1
[02/03 14:17:06    494s] z: 6, totalTracks: 1
[02/03 14:17:06    494s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:17:06    494s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3352.6M, EPOCH TIME: 1706987826.564319
[02/03 14:17:06    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:06    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:06    494s] 
[02/03 14:17:06    494s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:06    494s] 
[02/03 14:17:06    494s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:17:06    494s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3352.6M, EPOCH TIME: 1706987826.572339
[02/03 14:17:06    494s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3352.6M, EPOCH TIME: 1706987826.572396
[02/03 14:17:06    494s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3353.6M, EPOCH TIME: 1706987826.573385
[02/03 14:17:06    494s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3353.6MB).
[02/03 14:17:06    494s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3353.6M, EPOCH TIME: 1706987826.573490
[02/03 14:17:06    494s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:06    494s] (I)      Default pattern map key = counter_default.
[02/03 14:17:06    494s] (I)      Load db... (mem=3353.6M)
[02/03 14:17:06    494s] (I)      Read data from FE... (mem=3353.6M)
[02/03 14:17:06    494s] (I)      Number of ignored instance 0
[02/03 14:17:06    494s] (I)      Number of inbound cells 0
[02/03 14:17:06    494s] (I)      Number of opened ILM blockages 0
[02/03 14:17:06    494s] (I)      Number of instances temporarily fixed by detailed placement 8
[02/03 14:17:06    494s] (I)      numMoveCells=48, numMacros=0  numPads=11  numMultiRowHeightInsts=0
[02/03 14:17:06    494s] (I)      cell height: 4480, count: 56
[02/03 14:17:06    494s] (I)      Read rows... (mem=3353.6M)
[02/03 14:17:06    494s] (I)      Done Read rows (cpu=0.000s, mem=3353.6M)
[02/03 14:17:06    494s] (I)      Done Read data from FE (cpu=0.000s, mem=3353.6M)
[02/03 14:17:06    494s] (I)      Done Load db (cpu=0.000s, mem=3353.6M)
[02/03 14:17:06    494s] (I)      Constructing placeable region... (mem=3353.6M)
[02/03 14:17:06    494s] (I)      Constructing bin map
[02/03 14:17:06    494s] (I)      Initialize bin information with width=44800 height=44800
[02/03 14:17:06    494s] (I)      Done constructing bin map
[02/03 14:17:06    494s] (I)      Compute region effective width... (mem=3353.6M)
[02/03 14:17:06    494s] (I)      Done Compute region effective width (cpu=0.000s, mem=3353.6M)
[02/03 14:17:06    494s] (I)      Done Constructing placeable region (cpu=0.000s, mem=3353.6M)
[02/03 14:17:06    494s]   Legalizer reserving space for clock trees
[02/03 14:17:06    494s]   Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s]   Reconstructing clock tree datastructures, skew aware...
[02/03 14:17:06    494s]     Validating CTS configuration...
[02/03 14:17:06    494s]     Checking module port directions...
[02/03 14:17:06    494s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:06    494s]     Non-default CCOpt properties:
[02/03 14:17:06    494s]       Public non-default CCOpt properties:
[02/03 14:17:06    494s]         adjacent_rows_legal: true (default: false)
[02/03 14:17:06    494s]         buffer_cells is set for at least one object
[02/03 14:17:06    494s]         cell_density is set for at least one object
[02/03 14:17:06    494s]         cell_halo_rows: 0 (default: 1)
[02/03 14:17:06    494s]         cell_halo_sites: 0 (default: 4)
[02/03 14:17:06    494s]         inverter_cells is set for at least one object
[02/03 14:17:06    494s]         primary_delay_corner: slow_corner (default: )
[02/03 14:17:06    494s]         route_type is set for at least one object
[02/03 14:17:06    494s]         source_driver is set for at least one object
[02/03 14:17:06    494s]         target_insertion_delay is set for at least one object
[02/03 14:17:06    494s]         target_skew is set for at least one object
[02/03 14:17:06    494s]         target_skew_wire is set for at least one object
[02/03 14:17:06    494s]       Private non-default CCOpt properties:
[02/03 14:17:06    494s]         allow_non_fterm_identical_swaps: 0 (default: true)
[02/03 14:17:06    494s]         clock_nets_detailed_routed: 1 (default: false)
[02/03 14:17:06    494s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[02/03 14:17:06    494s]         force_design_routing_status: 1 (default: auto)
[02/03 14:17:06    494s]         pro_enable_post_commit_delay_update: 1 (default: false)
[02/03 14:17:06    494s]     Route type trimming info:
[02/03 14:17:06    494s]       No route type modifications were made.
[02/03 14:17:06    494s] End AAE Lib Interpolated Model. (MEM=3353.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s] Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s] Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s] (I)      Initializing Steiner engine. 
[02/03 14:17:06    494s] (I)      ============================ Layers =============================
[02/03 14:17:06    494s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:17:06    494s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[02/03 14:17:06    494s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:17:06    494s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[02/03 14:17:06    494s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[02/03 14:17:06    494s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[02/03 14:17:06    494s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[02/03 14:17:06    494s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[02/03 14:17:06    494s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[02/03 14:17:06    494s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[02/03 14:17:06    494s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[02/03 14:17:06    494s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[02/03 14:17:06    494s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[02/03 14:17:06    494s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[02/03 14:17:06    494s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[02/03 14:17:06    494s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:17:06    494s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[02/03 14:17:06    494s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[02/03 14:17:06    494s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[02/03 14:17:06    494s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[02/03 14:17:06    494s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[02/03 14:17:06    494s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[02/03 14:17:06    494s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[02/03 14:17:06    494s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[02/03 14:17:06    494s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[02/03 14:17:06    494s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[02/03 14:17:06    494s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[02/03 14:17:06    494s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[02/03 14:17:06    494s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[02/03 14:17:06    494s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[02/03 14:17:06    494s] (I)      | 203 | 203 |                Group |     other |        |       |
[02/03 14:17:06    494s] (I)      | 204 | 204 |                  Row |     other |        |       |
[02/03 14:17:06    494s] (I)      | 205 | 205 |               marker |     other |        |       |
[02/03 14:17:06    494s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[02/03 14:17:06    494s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[02/03 14:17:06    494s] (I)      | 208 | 208 |                unset |     other |        |       |
[02/03 14:17:06    494s] (I)      | 209 | 209 |              unknown |     other |        |       |
[02/03 14:17:06    494s] (I)      | 210 | 210 |               supply |     other |        |       |
[02/03 14:17:06    494s] (I)      | 211 | 211 |                spike |     other |        |       |
[02/03 14:17:06    494s] (I)      | 212 | 212 |               resist |     other |        |       |
[02/03 14:17:06    494s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[02/03 14:17:06    494s] (I)      | 214 | 214 |                drive |     other |        |       |
[02/03 14:17:06    494s] (I)      | 215 | 215 |               select |     other |        |       |
[02/03 14:17:06    494s] (I)      | 216 | 216 |               hilite |     other |        |       |
[02/03 14:17:06    494s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[02/03 14:17:06    494s] (I)      | 227 | 227 |              stretch |     other |        |       |
[02/03 14:17:06    494s] (I)      | 228 | 228 |                 snap |     other |        |       |
[02/03 14:17:06    494s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[02/03 14:17:06    494s] (I)      | 230 | 230 |                 axis |     other |        |       |
[02/03 14:17:06    494s] (I)      | 231 | 231 |                  pin |     other |        |       |
[02/03 14:17:06    494s] (I)      | 232 | 232 |                 wire |     other |        |       |
[02/03 14:17:06    494s] (I)      | 233 | 233 |               device |     other |        |       |
[02/03 14:17:06    494s] (I)      | 234 | 234 |               border |     other |        |       |
[02/03 14:17:06    494s] (I)      | 235 | 235 |                 text |     other |        |       |
[02/03 14:17:06    494s] (I)      | 236 | 236 |            softFence |     other |        |       |
[02/03 14:17:06    494s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[02/03 14:17:06    494s] (I)      | 238 | 238 |                align |     other |        |       |
[02/03 14:17:06    494s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[02/03 14:17:06    494s] (I)      | 240 | 240 |             instance |     other |        |       |
[02/03 14:17:06    494s] (I)      | 241 | 241 |             annotate |     other |        |       |
[02/03 14:17:06    494s] (I)      | 242 | 242 |                 grid |     other |        |       |
[02/03 14:17:06    494s] (I)      | 243 | 243 |           background |     other |        |       |
[02/03 14:17:06    494s] (I)      | 244 | 244 |            substrate |     other |        |       |
[02/03 14:17:06    494s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[02/03 14:17:06    494s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[02/03 14:17:06    494s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[02/03 14:17:06    494s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[02/03 14:17:06    494s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[02/03 14:17:06    494s] (I)      | 250 | 250 |                drill |     other |        |       |
[02/03 14:17:06    494s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[02/03 14:17:06    494s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[02/03 14:17:06    494s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[02/03 14:17:06    494s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[02/03 14:17:06    494s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[02/03 14:17:06    494s] To increase the message display limit, refer to the product command reference manual.
[02/03 14:17:06    494s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[02/03 14:17:06    494s]     Original list had 8 cells:
[02/03 14:17:06    494s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[02/03 14:17:06    494s]     Library trimming was not able to trim any cells:
[02/03 14:17:06    494s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s] Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s] Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s] Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s]     Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s] Accumulated time to calculate placeable region: 0
[02/03 14:17:06    494s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[02/03 14:17:07    495s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[02/03 14:17:07    495s]     Original list had 8 cells:
[02/03 14:17:07    495s]     INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[02/03 14:17:07    495s]     New trimmed list has 6 cells:
[02/03 14:17:07    495s]     INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[02/03 14:17:07    495s]     Clock tree balancer configuration for clock_tree CLK:
[02/03 14:17:07    495s]     Non-default CCOpt properties:
[02/03 14:17:07    495s]       Public non-default CCOpt properties:
[02/03 14:17:07    495s]         cell_density: 1 (default: 0.75)
[02/03 14:17:07    495s]         route_type (leaf): LeafUnshield (default: default)
[02/03 14:17:07    495s]         route_type (top): default_route_type_nonleaf (default: default)
[02/03 14:17:07    495s]         route_type (trunk): TrunkUnshield (default: default)
[02/03 14:17:07    495s]         source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[02/03 14:17:07    495s]       No private non-default CCOpt properties
[02/03 14:17:07    495s]     For power domain auto-default:
[02/03 14:17:07    495s]       Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[02/03 14:17:07    495s]       Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[02/03 14:17:07    495s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 2383.360um^2
[02/03 14:17:07    495s]     Top Routing info:
[02/03 14:17:07    495s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[02/03 14:17:07    495s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:17:07    495s]     Trunk Routing info:
[02/03 14:17:07    495s]       Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[02/03 14:17:07    495s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:17:07    495s]     Leaf Routing info:
[02/03 14:17:07    495s]       Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[02/03 14:17:07    495s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:17:07    495s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[02/03 14:17:07    495s]       Slew time target (leaf):    0.634ns
[02/03 14:17:07    495s]       Slew time target (trunk):   0.634ns
[02/03 14:17:07    495s]       Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
[02/03 14:17:07    495s]       Buffer unit delay: 0.289ns
[02/03 14:17:07    495s]       Buffer max distance: 2187.394um
[02/03 14:17:07    495s]     Fastest wire driving cells and distances:
[02/03 14:17:07    495s]       Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2187.394um, saturatedSlew=0.452ns, speed=3671.972um per ns, cellArea=33.261um^2 per 1000um}
[02/03 14:17:07    495s]       Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1302.000um, saturatedSlew=0.456ns, speed=2846.524um per ns, cellArea=23.123um^2 per 1000um}
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Logic Sizing Table:
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     ----------------------------------------------------------
[02/03 14:17:07    495s]     Cell    Instance count    Source    Eligible library cells
[02/03 14:17:07    495s]     ----------------------------------------------------------
[02/03 14:17:07    495s]       (empty table)
[02/03 14:17:07    495s]     ----------------------------------------------------------
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:17:07    495s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:07    495s]     Clock tree balancer configuration for skew_group CLK/functional_mode:
[02/03 14:17:07    495s]       Sources:                     pin clk
[02/03 14:17:07    495s]       Total number of sinks:       8
[02/03 14:17:07    495s]       Delay constrained sinks:     8
[02/03 14:17:07    495s]       Constrains:                  default
[02/03 14:17:07    495s]       Non-leaf sinks:              0
[02/03 14:17:07    495s]       Ignore pins:                 0
[02/03 14:17:07    495s]      Timing corner slow_corner:setup.late:
[02/03 14:17:07    495s]       Skew target:                 0.289ns
[02/03 14:17:07    495s]       Insertion delay target:      0.800ns
[02/03 14:17:07    495s]     Primary reporting skew groups are:
[02/03 14:17:07    495s]     skew_group CLK/functional_mode with 8 clock sinks
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Clock DAG stats initial state:
[02/03 14:17:07    495s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:17:07    495s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:17:07    495s]       misc counts      : r=1, pp=0
[02/03 14:17:07    495s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:17:07    495s]       hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:17:07    495s]     Clock DAG library cell distribution initial state {count}:
[02/03 14:17:07    495s]        Bufs: BUJI3VX1: 2 
[02/03 14:17:07    495s]     Clock DAG hash initial state: 17963193130827520050 3688365056429664094
[02/03 14:17:07    495s]     CTS services accumulated run-time stats initial state:
[02/03 14:17:07    495s]       delay calculator: calls=12801, total_wall_time=0.377s, mean_wall_time=0.029ms
[02/03 14:17:07    495s]       legalizer: calls=138, total_wall_time=0.005s, mean_wall_time=0.035ms
[02/03 14:17:07    495s]       steiner router: calls=12781, total_wall_time=0.065s, mean_wall_time=0.005ms
[02/03 14:17:07    495s]     Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[02/03 14:17:07    495s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Layer information for route type LeafUnshield:
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     Layer     Preferred    Route    Res.          Cap.          RC
[02/03 14:17:07    495s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     MET1      N            H          0.469         0.287         0.135
[02/03 14:17:07    495s]     MET2      Y            V          0.407         0.297         0.121
[02/03 14:17:07    495s]     MET3      Y            H          0.407         0.298         0.121
[02/03 14:17:07    495s]     MET4      Y            V          0.407         0.296         0.120
[02/03 14:17:07    495s]     METTP     N            H          0.136         0.276         0.037
[02/03 14:17:07    495s]     METTPL    N            V          0.004         0.371         0.002
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[02/03 14:17:07    495s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Layer information for route type TrunkUnshield:
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     Layer     Preferred    Route    Res.          Cap.          RC
[02/03 14:17:07    495s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     MET1      N            H          0.469         0.287         0.135
[02/03 14:17:07    495s]     MET2      Y            V          0.407         0.297         0.121
[02/03 14:17:07    495s]     MET3      Y            H          0.407         0.298         0.121
[02/03 14:17:07    495s]     MET4      Y            V          0.407         0.296         0.120
[02/03 14:17:07    495s]     METTP     N            H          0.136         0.276         0.037
[02/03 14:17:07    495s]     METTPL    N            V          0.004         0.371         0.002
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[02/03 14:17:07    495s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Layer information for route type default_route_type_nonleaf:
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     Layer     Preferred    Route    Res.          Cap.          RC
[02/03 14:17:07    495s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     MET1      N            H          0.469         0.287         0.135
[02/03 14:17:07    495s]     MET2      N            V          0.407         0.297         0.121
[02/03 14:17:07    495s]     MET3      Y            H          0.407         0.298         0.121
[02/03 14:17:07    495s]     MET4      Y            V          0.407         0.296         0.120
[02/03 14:17:07    495s]     METTP     N            H          0.136         0.276         0.037
[02/03 14:17:07    495s]     METTPL    N            V          0.004         0.371         0.002
[02/03 14:17:07    495s]     ---------------------------------------------------------------------
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Via selection for estimated routes (rule default):
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     -----------------------------------------------------------------------
[02/03 14:17:07    495s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[02/03 14:17:07    495s]     Range                           (Ohm)    (fF)     (fs)     Only
[02/03 14:17:07    495s]     -----------------------------------------------------------------------
[02/03 14:17:07    495s]     MET1-MET2       VIA1_X_so       6.735    0.030    0.204    false
[02/03 14:17:07    495s]     MET2-MET3       VIA2_so         6.735    0.022    0.147    false
[02/03 14:17:07    495s]     MET3-MET4       VIA3_so         6.735    0.022    0.146    false
[02/03 14:17:07    495s]     MET4-METTP      VIATPne_Y_so    3.191    0.101    0.322    false
[02/03 14:17:07    495s]     METTP-METTPL    VIATPL_so       1.795    0.366    0.657    false
[02/03 14:17:07    495s]     -----------------------------------------------------------------------
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[02/03 14:17:07    495s]     No ideal or dont_touch nets found in the clock tree
[02/03 14:17:07    495s]     No dont_touch hnets found in the clock tree
[02/03 14:17:07    495s]     No dont_touch hpins found in the clock network.
[02/03 14:17:07    495s]     Checking for illegal sizes of clock logic instances...
[02/03 14:17:07    495s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Filtering reasons for cell type: inverter
[02/03 14:17:07    495s]     =========================================
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     --------------------------------------------------------------------------
[02/03 14:17:07    495s]     Clock trees    Power domain    Reason              Library cells
[02/03 14:17:07    495s]     --------------------------------------------------------------------------
[02/03 14:17:07    495s]     all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[02/03 14:17:07    495s]     --------------------------------------------------------------------------
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.8)
[02/03 14:17:07    495s] **WARN: (IMPCCOPT-1261):	The skew target of 0.286ns for skew_group CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.289ns. The skew target has been relaxed to 0.289ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/03 14:17:07    495s] Type 'man IMPCCOPT-1261' for more detail.
[02/03 14:17:07    495s]     CCOpt configuration status: all checks passed.
[02/03 14:17:07    495s]   Reconstructing clock tree datastructures, skew aware done.
[02/03 14:17:07    495s] Initializing clock structures done.
[02/03 14:17:07    495s] PRO...
[02/03 14:17:07    495s]   PRO active optimizations:
[02/03 14:17:07    495s]    - DRV fixing with sizing
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   Detected clock skew data from CTS
[02/03 14:17:07    495s]   Clock DAG stats PRO initial state:
[02/03 14:17:07    495s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:17:07    495s]     sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:17:07    495s]     misc counts      : r=1, pp=0
[02/03 14:17:07    495s]     cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:17:07    495s]     cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:17:07    495s]     sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:17:07    495s]     wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.017pF, total=0.029pF
[02/03 14:17:07    495s]     wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:17:07    495s]     hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:17:07    495s]   Clock DAG net violations PRO initial state: none
[02/03 14:17:07    495s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/03 14:17:07    495s]     Trunk : target=0.634ns count=2 avg=0.090ns sd=0.068ns min=0.042ns max=0.137ns {2 <= 0.380ns, 0 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[02/03 14:17:07    495s]     Leaf  : target=0.634ns count=1 avg=0.440ns sd=0.000ns min=0.440ns max=0.440ns {0 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[02/03 14:17:07    495s]   Clock DAG library cell distribution PRO initial state {count}:
[02/03 14:17:07    495s]      Bufs: BUJI3VX1: 2 
[02/03 14:17:07    495s]   Clock DAG hash PRO initial state: 17963193130827520050 3688365056429664094
[02/03 14:17:07    495s]   CTS services accumulated run-time stats PRO initial state:
[02/03 14:17:07    495s]     delay calculator: calls=12801, total_wall_time=0.377s, mean_wall_time=0.029ms
[02/03 14:17:07    495s]     legalizer: calls=138, total_wall_time=0.005s, mean_wall_time=0.035ms
[02/03 14:17:07    495s]     steiner router: calls=12781, total_wall_time=0.065s, mean_wall_time=0.005ms
[02/03 14:17:07    495s]   Primary reporting skew groups PRO initial state:
[02/03 14:17:07    495s]     skew_group default.CLK/functional_mode: unconstrained
[02/03 14:17:07    495s]         min path sink: out_reg[6]/C
[02/03 14:17:07    495s]         max path sink: out_reg[0]/C
[02/03 14:17:07    495s]   Skew group summary PRO initial state:
[02/03 14:17:07    495s]     skew_group CLK/functional_mode: insertion delay [min=0.684, max=0.684, avg=0.684, sd=0.000], skew [0.001 vs 0.289], 100% {0.684, 0.684} (wid=0.002 ws=0.001) (gid=0.683 gs=0.000)
[02/03 14:17:07    495s]   Recomputing CTS skew targets...
[02/03 14:17:07    495s]   Resolving skew group constraints...
[02/03 14:17:07    495s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[02/03 14:17:07    495s]   Resolving skew group constraints done.
[02/03 14:17:07    495s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:07    495s]   PRO Fixing DRVs...
[02/03 14:17:07    495s]     Clock DAG hash before 'PRO Fixing DRVs': 17963193130827520050 3688365056429664094
[02/03 14:17:07    495s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[02/03 14:17:07    495s]       delay calculator: calls=12825, total_wall_time=0.377s, mean_wall_time=0.029ms
[02/03 14:17:07    495s]       legalizer: calls=138, total_wall_time=0.005s, mean_wall_time=0.035ms
[02/03 14:17:07    495s]       steiner router: calls=12805, total_wall_time=0.065s, mean_wall_time=0.005ms
[02/03 14:17:07    495s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/03 14:17:07    495s]     CCOpt-PRO: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Statistics: Fix DRVs (cell sizing):
[02/03 14:17:07    495s]     ===================================
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Cell changes by Net Type:
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     -------------------------------------------------------------------------------------------------
[02/03 14:17:07    495s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/03 14:17:07    495s]     -------------------------------------------------------------------------------------------------
[02/03 14:17:07    495s]     top                0            0           0            0                    0                0
[02/03 14:17:07    495s]     trunk              0            0           0            0                    0                0
[02/03 14:17:07    495s]     leaf               0            0           0            0                    0                0
[02/03 14:17:07    495s]     -------------------------------------------------------------------------------------------------
[02/03 14:17:07    495s]     Total              0            0           0            0                    0                0
[02/03 14:17:07    495s]     -------------------------------------------------------------------------------------------------
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/03 14:17:07    495s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/03 14:17:07    495s]     
[02/03 14:17:07    495s]     Clock DAG stats after 'PRO Fixing DRVs':
[02/03 14:17:07    495s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:17:07    495s]       sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:17:07    495s]       misc counts      : r=1, pp=0
[02/03 14:17:07    495s]       cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:17:07    495s]       cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:17:07    495s]       sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:17:07    495s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.017pF, total=0.029pF
[02/03 14:17:07    495s]       wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:17:07    495s]       hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:17:07    495s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[02/03 14:17:07    495s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[02/03 14:17:07    495s]       Trunk : target=0.634ns count=2 avg=0.090ns sd=0.068ns min=0.042ns max=0.137ns {2 <= 0.380ns, 0 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[02/03 14:17:07    495s]       Leaf  : target=0.634ns count=1 avg=0.440ns sd=0.000ns min=0.440ns max=0.440ns {0 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[02/03 14:17:07    495s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[02/03 14:17:07    495s]        Bufs: BUJI3VX1: 2 
[02/03 14:17:07    495s]     Clock DAG hash after 'PRO Fixing DRVs': 17963193130827520050 3688365056429664094
[02/03 14:17:07    495s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[02/03 14:17:07    495s]       delay calculator: calls=12825, total_wall_time=0.377s, mean_wall_time=0.029ms
[02/03 14:17:07    495s]       legalizer: calls=138, total_wall_time=0.005s, mean_wall_time=0.035ms
[02/03 14:17:07    495s]       steiner router: calls=12805, total_wall_time=0.065s, mean_wall_time=0.005ms
[02/03 14:17:07    495s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[02/03 14:17:07    495s]       skew_group default.CLK/functional_mode: unconstrained
[02/03 14:17:07    495s]           min path sink: out_reg[6]/C
[02/03 14:17:07    495s]           max path sink: out_reg[0]/C
[02/03 14:17:07    495s]     Skew group summary after 'PRO Fixing DRVs':
[02/03 14:17:07    495s]       skew_group CLK/functional_mode: insertion delay [min=0.684, max=0.684], skew [0.001 vs 0.289]
[02/03 14:17:07    495s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/03 14:17:07    495s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   Slew Diagnostics: After DRV fixing
[02/03 14:17:07    495s]   ==================================
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   Global Causes:
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   -------------------------------------
[02/03 14:17:07    495s]   Cause
[02/03 14:17:07    495s]   -------------------------------------
[02/03 14:17:07    495s]   DRV fixing with buffering is disabled
[02/03 14:17:07    495s]   -------------------------------------
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   Top 5 overslews:
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   ---------------------------------
[02/03 14:17:07    495s]   Overslew    Causes    Driving Pin
[02/03 14:17:07    495s]   ---------------------------------
[02/03 14:17:07    495s]     (empty table)
[02/03 14:17:07    495s]   ---------------------------------
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   -------------------
[02/03 14:17:07    495s]   Cause    Occurences
[02/03 14:17:07    495s]   -------------------
[02/03 14:17:07    495s]     (empty table)
[02/03 14:17:07    495s]   -------------------
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   Violation diagnostics counts from the 0 nodes that have violations:
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   -------------------
[02/03 14:17:07    495s]   Cause    Occurences
[02/03 14:17:07    495s]   -------------------
[02/03 14:17:07    495s]     (empty table)
[02/03 14:17:07    495s]   -------------------
[02/03 14:17:07    495s]   
[02/03 14:17:07    495s]   Reconnecting optimized routes...
[02/03 14:17:07    495s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:07    495s]   Set dirty flag on 0 instances, 0 nets
[02/03 14:17:07    495s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[02/03 14:17:07    495s] End AAE Lib Interpolated Model. (MEM=3390.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:07    495s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:07    495s]   Clock DAG stats PRO final:
[02/03 14:17:07    495s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
[02/03 14:17:07    495s]     sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
[02/03 14:17:07    495s]     misc counts      : r=1, pp=0
[02/03 14:17:07    495s]     cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
[02/03 14:17:07    495s]     cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
[02/03 14:17:07    495s]     sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[02/03 14:17:07    495s]     wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.017pF, total=0.029pF
[02/03 14:17:07    495s]     wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
[02/03 14:17:07    495s]     hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
[02/03 14:17:07    495s]   Clock DAG net violations PRO final: none
[02/03 14:17:07    495s]   Clock DAG primary half-corner transition distribution PRO final:
[02/03 14:17:07    495s]     Trunk : target=0.634ns count=2 avg=0.090ns sd=0.068ns min=0.042ns max=0.137ns {2 <= 0.380ns, 0 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[02/03 14:17:07    495s]     Leaf  : target=0.634ns count=1 avg=0.440ns sd=0.000ns min=0.440ns max=0.440ns {0 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[02/03 14:17:07    495s]   Clock DAG library cell distribution PRO final {count}:
[02/03 14:17:07    495s]      Bufs: BUJI3VX1: 2 
[02/03 14:17:07    495s]   Clock DAG hash PRO final: 17963193130827520050 3688365056429664094
[02/03 14:17:07    495s]   CTS services accumulated run-time stats PRO final:
[02/03 14:17:07    495s]     delay calculator: calls=12828, total_wall_time=0.377s, mean_wall_time=0.029ms
[02/03 14:17:07    495s]     legalizer: calls=138, total_wall_time=0.005s, mean_wall_time=0.035ms
[02/03 14:17:07    495s]     steiner router: calls=12805, total_wall_time=0.065s, mean_wall_time=0.005ms
[02/03 14:17:07    495s]   Primary reporting skew groups PRO final:
[02/03 14:17:07    495s]     skew_group default.CLK/functional_mode: unconstrained
[02/03 14:17:07    495s]         min path sink: out_reg[6]/C
[02/03 14:17:07    495s]         max path sink: out_reg[0]/C
[02/03 14:17:07    495s]   Skew group summary PRO final:
[02/03 14:17:07    495s]     skew_group CLK/functional_mode: insertion delay [min=0.684, max=0.684, avg=0.684, sd=0.000], skew [0.001 vs 0.289], 100% {0.684, 0.684} (wid=0.002 ws=0.001) (gid=0.683 gs=0.000)
[02/03 14:17:07    495s] PRO done.
[02/03 14:17:07    495s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/03 14:17:07    495s] numClockCells = 4, numClockCellsFixed = 0, numClockCellsRestored = 2, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/03 14:17:07    495s] Net route status summary:
[02/03 14:17:07    495s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:17:07    495s]   Non-clock:    58 (unrouted=2, trialRouted=0, noStatus=0, routed=56, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/03 14:17:07    495s] Updating delays...
[02/03 14:17:07    495s] Updating delays done.
[02/03 14:17:07    495s] PRO done. (took cpu=0:00:00.9 real=0:00:00.9)
[02/03 14:17:07    495s] Leaving CCOpt scope - Cleaning up placement interface...
[02/03 14:17:07    495s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3550.4M, EPOCH TIME: 1706987827.420606
[02/03 14:17:07    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[02/03 14:17:07    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:07    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:07    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:07    495s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:3358.4M, EPOCH TIME: 1706987827.421920
[02/03 14:17:07    495s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/03 14:17:07    495s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:08:15.1/1:09:55.3 (0.1), mem = 3358.4M
[02/03 14:17:07    495s] 
[02/03 14:17:07    495s] =============================================================================================
[02/03 14:17:07    495s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   21.18-s099_1
[02/03 14:17:07    495s] =============================================================================================
[02/03 14:17:07    495s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:07    495s] ---------------------------------------------------------------------------------------------
[02/03 14:17:07    495s] [ OptimizationStep       ]      1   0:00:00.9  (  99.1 % )     0:00:00.9 /  0:00:00.9    1.0
[02/03 14:17:07    495s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:07    495s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:07    495s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:07    495s] ---------------------------------------------------------------------------------------------
[02/03 14:17:07    495s]  ClockDrv #1 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/03 14:17:07    495s] ---------------------------------------------------------------------------------------------
[02/03 14:17:07    495s] 
[02/03 14:17:07    495s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 14:17:07    495s] **INFO: Start fixing DRV (Mem = 3358.42M) ...
[02/03 14:17:07    495s] Begin: GigaOpt DRV Optimization
[02/03 14:17:07    495s] Glitch fixing enabled
[02/03 14:17:07    495s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[02/03 14:17:07    495s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:15.1/1:09:55.3 (0.1), mem = 3358.4M
[02/03 14:17:07    495s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:17:07    495s] End AAE Lib Interpolated Model. (MEM=3358.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:07    495s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.27
[02/03 14:17:07    495s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:17:07    495s] ### Creating PhyDesignMc. totSessionCpu=0:08:15 mem=3358.4M
[02/03 14:17:07    495s] OPERPROF: Starting DPlace-Init at level 1, MEM:3358.4M, EPOCH TIME: 1706987827.429483
[02/03 14:17:07    495s] Processing tracks to init pin-track alignment.
[02/03 14:17:07    495s] z: 2, totalTracks: 1
[02/03 14:17:07    495s] z: 4, totalTracks: 1
[02/03 14:17:07    495s] z: 6, totalTracks: 1
[02/03 14:17:07    495s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:17:07    495s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3358.4M, EPOCH TIME: 1706987827.430367
[02/03 14:17:07    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:07    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:07    495s] 
[02/03 14:17:07    495s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:07    495s] 
[02/03 14:17:07    495s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:17:07    495s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3358.4M, EPOCH TIME: 1706987827.438305
[02/03 14:17:07    495s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3358.4M, EPOCH TIME: 1706987827.438357
[02/03 14:17:07    495s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3358.4M, EPOCH TIME: 1706987827.439218
[02/03 14:17:07    495s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3358.4MB).
[02/03 14:17:07    495s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3358.4M, EPOCH TIME: 1706987827.439322
[02/03 14:17:07    495s] TotalInstCnt at PhyDesignMc Initialization: 56
[02/03 14:17:07    495s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:15 mem=3358.4M
[02/03 14:17:07    495s] #optDebug: Start CG creation (mem=3358.4M)
[02/03 14:17:07    495s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[02/03 14:17:07    495s] (cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s]  ...processing cgPrt (cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s]  ...processing cgEgp (cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s]  ...processing cgPbk (cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s]  ...processing cgNrb(cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s]  ...processing cgObs (cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s]  ...processing cgCon (cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s]  ...processing cgPdm (cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3417.8M)
[02/03 14:17:07    495s] ### Creating RouteCongInterface, started
[02/03 14:17:07    495s] {MMLU 0 3 59}
[02/03 14:17:07    495s] ### Creating LA Mngr. totSessionCpu=0:08:15 mem=3417.8M
[02/03 14:17:07    495s] ### Creating LA Mngr, finished. totSessionCpu=0:08:15 mem=3417.8M
[02/03 14:17:07    495s] ### Creating RouteCongInterface, finished
[02/03 14:17:07    495s] 
[02/03 14:17:07    495s] Creating Lib Analyzer ...
[02/03 14:17:07    495s] 
[02/03 14:17:07    495s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:17:07    495s] Summary for sequential cells identification: 
[02/03 14:17:07    495s]   Identified SBFF number: 33
[02/03 14:17:07    495s]   Identified MBFF number: 0
[02/03 14:17:07    495s]   Identified SB Latch number: 0
[02/03 14:17:07    495s]   Identified MB Latch number: 0
[02/03 14:17:07    495s]   Not identified SBFF number: 0
[02/03 14:17:07    495s]   Not identified MBFF number: 0
[02/03 14:17:07    495s]   Not identified SB Latch number: 0
[02/03 14:17:07    495s]   Not identified MB Latch number: 0
[02/03 14:17:07    495s]   Number of sequential cells which are not FFs: 43
[02/03 14:17:07    495s]  Visiting view : slow_functional_mode
[02/03 14:17:07    495s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[02/03 14:17:07    495s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[02/03 14:17:07    495s]  Visiting view : fast_functional_mode
[02/03 14:17:07    495s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[02/03 14:17:07    495s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[02/03 14:17:07    495s] TLC MultiMap info (StdDelay):
[02/03 14:17:07    495s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[02/03 14:17:07    495s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[02/03 14:17:07    495s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[02/03 14:17:07    495s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[02/03 14:17:07    495s]  Setting StdDelay to: 91ps
[02/03 14:17:07    495s] 
[02/03 14:17:07    495s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:17:07    495s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:17:07    495s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:17:07    495s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:17:07    495s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:17:07    495s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:17:07    495s] 
[02/03 14:17:07    495s] {RT max_rc 0 3 3 0}
[02/03 14:17:08    495s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:16 mem=3417.8M
[02/03 14:17:08    495s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:16 mem=3417.8M
[02/03 14:17:08    495s] Creating Lib Analyzer, finished. 
[02/03 14:17:08    495s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[02/03 14:17:08    495s] [GPS-DRV] Optimizer parameters ============================= 
[02/03 14:17:08    495s] [GPS-DRV] maxDensity (design): 0.95
[02/03 14:17:08    495s] [GPS-DRV] maxLocalDensity: 0.96
[02/03 14:17:08    495s] [GPS-DRV] MaxBufDistForPlaceBlk: 686 Microns
[02/03 14:17:08    495s] [GPS-DRV] MaintainWNS: 1
[02/03 14:17:08    495s] [GPS-DRV] All active and enabled setup views
[02/03 14:17:08    495s] [GPS-DRV]     slow_functional_mode
[02/03 14:17:08    495s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[02/03 14:17:08    495s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[02/03 14:17:08    495s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/03 14:17:08    495s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[02/03 14:17:08    495s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3573.8M, EPOCH TIME: 1706987828.146415
[02/03 14:17:08    495s] Found 0 hard placement blockage before merging.
[02/03 14:17:08    495s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3573.8M, EPOCH TIME: 1706987828.146519
[02/03 14:17:08    495s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:17:08    495s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/03 14:17:08    495s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:17:08    495s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/03 14:17:08    495s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:17:08    495s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 14:17:08    495s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.22|    -0.22|       0|       0|       0| 54.53%|          |         |
[02/03 14:17:08    495s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/03 14:17:08    495s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.22|    -0.22|       0|       0|       0| 54.53%| 0:00:00.0|  3573.8M|
[02/03 14:17:08    495s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3573.8M) ***
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:17:08    495s] Total-nets :: 59, Stn-nets :: 0, ratio :: 0 %, Total-len 1346.79, Stn-len 0
[02/03 14:17:08    495s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3494.1M, EPOCH TIME: 1706987828.150297
[02/03 14:17:08    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[02/03 14:17:08    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3395.1M, EPOCH TIME: 1706987828.151555
[02/03 14:17:08    495s] TotalInstCnt at PhyDesignMc Destruction: 56
[02/03 14:17:08    495s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.27
[02/03 14:17:08    495s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:08:15.9/1:09:56.1 (0.1), mem = 3395.1M
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s] =============================================================================================
[02/03 14:17:08    495s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     21.18-s099_1
[02/03 14:17:08    495s] =============================================================================================
[02/03 14:17:08    495s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:08    495s] ---------------------------------------------------------------------------------------------
[02/03 14:17:08    495s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  80.5 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:17:08    495s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:17:08    495s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 14:17:08    495s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    495s] [ MISC                   ]          0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:17:08    495s] ---------------------------------------------------------------------------------------------
[02/03 14:17:08    495s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:17:08    495s] ---------------------------------------------------------------------------------------------
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s] drv optimizer changes nothing and skips refinePlace
[02/03 14:17:08    495s] End: GigaOpt DRV Optimization
[02/03 14:17:08    495s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2289.5M, totSessionCpu=0:08:16 **
[02/03 14:17:08    495s] *info:
[02/03 14:17:08    495s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3395.11M).
[02/03 14:17:08    495s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3395.1M, EPOCH TIME: 1706987828.153589
[02/03 14:17:08    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:08    495s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.008, MEM:3395.1M, EPOCH TIME: 1706987828.161464
[02/03 14:17:08    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:08    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=3395.1M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3540.9M, EPOCH TIME: 1706987828.181760
[02/03 14:17:08    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:08    495s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:3540.9M, EPOCH TIME: 1706987828.189460
[02/03 14:17:08    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:08    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] Density: 54.526%
------------------------------------------------------------------

[02/03 14:17:08    495s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2290.1M, totSessionCpu=0:08:16 **
[02/03 14:17:08    495s]   DRV Snapshot: (REF)
[02/03 14:17:08    495s]          Tran DRV: 0 (0)
[02/03 14:17:08    495s]           Cap DRV: 0 (0)
[02/03 14:17:08    495s]        Fanout DRV: 0 (0)
[02/03 14:17:08    495s]            Glitch: 0 (0)
[02/03 14:17:08    495s] *** Timing NOT met, worst failing slack is -0.223
[02/03 14:17:08    495s] *** Check timing (0:00:00.0)
[02/03 14:17:08    495s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 14:17:08    495s] Deleting Lib Analyzer.
[02/03 14:17:08    495s] Begin: GigaOpt Optimization in WNS mode
[02/03 14:17:08    495s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 4 -postRoute -usefulSkew -nativePathGroupFlow
[02/03 14:17:08    495s] Info: 3 clock nets excluded from IPO operation.
[02/03 14:17:08    495s] End AAE Lib Interpolated Model. (MEM=3492.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:08    495s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:15.9/1:09:56.1 (0.1), mem = 3492.2M
[02/03 14:17:08    495s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.606.28
[02/03 14:17:08    495s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/03 14:17:08    495s] ### Creating PhyDesignMc. totSessionCpu=0:08:16 mem=3492.2M
[02/03 14:17:08    495s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:17:08    495s] OPERPROF: Starting DPlace-Init at level 1, MEM:3492.2M, EPOCH TIME: 1706987828.199836
[02/03 14:17:08    495s] Processing tracks to init pin-track alignment.
[02/03 14:17:08    495s] z: 2, totalTracks: 1
[02/03 14:17:08    495s] z: 4, totalTracks: 1
[02/03 14:17:08    495s] z: 6, totalTracks: 1
[02/03 14:17:08    495s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:17:08    495s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3492.2M, EPOCH TIME: 1706987828.200843
[02/03 14:17:08    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:17:08    495s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3492.2M, EPOCH TIME: 1706987828.208617
[02/03 14:17:08    495s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3492.2M, EPOCH TIME: 1706987828.208671
[02/03 14:17:08    495s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:3492.2M, EPOCH TIME: 1706987828.209591
[02/03 14:17:08    495s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3492.2MB).
[02/03 14:17:08    495s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.010, MEM:3492.2M, EPOCH TIME: 1706987828.209690
[02/03 14:17:08    495s] TotalInstCnt at PhyDesignMc Initialization: 56
[02/03 14:17:08    495s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:16 mem=3492.2M
[02/03 14:17:08    495s] ### Creating RouteCongInterface, started
[02/03 14:17:08    495s] ### Creating RouteCongInterface, finished
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s] Creating Lib Analyzer ...
[02/03 14:17:08    495s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:17:08    495s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:17:08    495s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:17:08    495s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:17:08    495s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:17:08    495s] 
[02/03 14:17:08    495s] {RT max_rc 0 3 3 0}
[02/03 14:17:08    496s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:17 mem=3492.2M
[02/03 14:17:08    496s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:17 mem=3492.2M
[02/03 14:17:08    496s] Creating Lib Analyzer, finished. 
[02/03 14:17:08    496s] *info: 3 clock nets excluded
[02/03 14:17:08    496s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.606.1
[02/03 14:17:08    496s] PathGroup :  reg2reg  TargetSlack : 0 
[02/03 14:17:08    496s] ** GigaOpt Optimizer WNS Slack -0.223 TNS Slack -0.223 Density 54.53
[02/03 14:17:08    496s] Optimizer WNS Pass 0
[02/03 14:17:08    496s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.042| 0.000|
|reg2reg   |-0.223|-0.223|
|HEPG      |-0.223|-0.223|
|All Paths |-0.223|-0.223|
+----------+------+------+

[02/03 14:17:08    496s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3610.1M, EPOCH TIME: 1706987828.913939
[02/03 14:17:08    496s] Found 0 hard placement blockage before merging.
[02/03 14:17:08    496s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3610.1M, EPOCH TIME: 1706987828.914012
[02/03 14:17:08    496s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[02/03 14:17:08    496s] Info: End MT loop @oiCellDelayCachingJob.
[02/03 14:17:08    496s] Active Path Group: reg2reg  
[02/03 14:17:08    496s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:17:08    496s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
[02/03 14:17:08    496s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:17:08    496s] |  -0.223|   -0.223|  -0.223|   -0.223|   54.53%|   0:00:00.0| 3642.1M|slow_functional_mode|  reg2reg| out_reg[7]/D |
[02/03 14:17:08    496s] |   0.000|    0.042|   0.000|    0.000|   54.84%|   0:00:00.0| 3765.5M|slow_functional_mode|       NA| NA           |
[02/03 14:17:08    496s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+--------------+
[02/03 14:17:08    496s] 
[02/03 14:17:08    496s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=3765.5M) ***
[02/03 14:17:08    496s] 
[02/03 14:17:08    496s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3765.5M) ***
[02/03 14:17:08    496s] Deleting 0 temporary hard placement blockage(s).
[02/03 14:17:08    496s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.042|0.000|
|reg2reg   |0.433|0.000|
|HEPG      |0.433|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

[02/03 14:17:08    496s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 54.84
[02/03 14:17:08    496s] Update Timing Windows (Threshold 0.091) ...
[02/03 14:17:08    496s] Re Calculate Delays on 0 Nets
[02/03 14:17:08    496s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.042|0.000|
|reg2reg   |0.433|0.000|
|HEPG      |0.433|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

[02/03 14:17:08    496s] 
[02/03 14:17:08    496s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3765.5M) ***
[02/03 14:17:08    496s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.606.1
[02/03 14:17:08    496s] Total-nets :: 59, Stn-nets :: 0, ratio :: 0 %, Total-len 1346.79, Stn-len 0
[02/03 14:17:08    496s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3653.8M, EPOCH TIME: 1706987828.957405
[02/03 14:17:08    496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[02/03 14:17:08    496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:08    496s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3456.8M, EPOCH TIME: 1706987828.959258
[02/03 14:17:08    496s] TotalInstCnt at PhyDesignMc Destruction: 56
[02/03 14:17:08    496s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.606.28
[02/03 14:17:08    496s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.1), totSession cpu/real = 0:08:16.7/1:09:56.9 (0.1), mem = 3456.8M
[02/03 14:17:08    496s] 
[02/03 14:17:08    496s] =============================================================================================
[02/03 14:17:08    496s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     21.18-s099_1
[02/03 14:17:08    496s] =============================================================================================
[02/03 14:17:08    496s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:08    496s] ---------------------------------------------------------------------------------------------
[02/03 14:17:08    496s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  76.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:17:08    496s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.7
[02/03 14:17:08    496s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ TransformInit          ]      1   0:00:00.1  (  13.6 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:17:08    496s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:17:08    496s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 14:17:08    496s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/03 14:17:08    496s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:08    496s] [ MISC                   ]          0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    1.8
[02/03 14:17:08    496s] ---------------------------------------------------------------------------------------------
[02/03 14:17:08    496s]  WnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.1
[02/03 14:17:08    496s] ---------------------------------------------------------------------------------------------
[02/03 14:17:08    496s] 
[02/03 14:17:08    496s] **INFO: Skipping refine place as no non-legal commits were detected
[02/03 14:17:08    496s] End: GigaOpt Optimization in WNS mode
[02/03 14:17:08    496s] Skipping post route harden opt
[02/03 14:17:08    496s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/03 14:17:08    496s] Deleting Lib Analyzer.
[02/03 14:17:08    496s] GigaOpt: target slack met, skip TNS optimization
[02/03 14:17:08    496s]   Timing Snapshot: (REF)
[02/03 14:17:08    496s]      Weighted WNS: 0.000
[02/03 14:17:08    496s]       All  PG WNS: 0.000
[02/03 14:17:08    496s]       High PG WNS: 0.000
[02/03 14:17:08    496s]       All  PG TNS: 0.000
[02/03 14:17:08    496s]       High PG TNS: 0.000
[02/03 14:17:08    496s]       Low  PG TNS: 0.000
[02/03 14:17:08    496s]    Category Slack: { [L, 0.042] [H, 0.433] }
[02/03 14:17:08    496s] 
[02/03 14:17:08    496s] 
[02/03 14:17:08    496s] Creating Lib Analyzer ...
[02/03 14:17:08    496s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[02/03 14:17:08    496s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[02/03 14:17:08    496s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[02/03 14:17:08    496s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[02/03 14:17:08    496s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[02/03 14:17:08    496s] 
[02/03 14:17:08    496s] {RT max_rc 0 3 3 0}
[02/03 14:17:09    497s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:17 mem=3458.8M
[02/03 14:17:09    497s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:17 mem=3458.8M
[02/03 14:17:09    497s] Creating Lib Analyzer, finished. 
[02/03 14:17:09    497s] **INFO: flowCheckPoint #3 OptimizationPreEco
[02/03 14:17:09    497s] Running postRoute recovery in preEcoRoute mode
[02/03 14:17:09    497s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2315.0M, totSessionCpu=0:08:17 **
[02/03 14:17:09    497s]   DRV Snapshot: (TGT)
[02/03 14:17:09    497s]          Tran DRV: 0 (0)
[02/03 14:17:09    497s]           Cap DRV: 0 (0)
[02/03 14:17:09    497s]        Fanout DRV: 0 (0)
[02/03 14:17:09    497s]            Glitch: 0 (0)
[02/03 14:17:09    497s] Checking DRV degradation...
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s] Recovery Manager:
[02/03 14:17:09    497s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/03 14:17:09    497s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/03 14:17:09    497s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/03 14:17:09    497s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/03 14:17:09    497s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3459.20M, totSessionCpu=0:08:17).
[02/03 14:17:09    497s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2315.0M, totSessionCpu=0:08:17 **
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s]   DRV Snapshot: (REF)
[02/03 14:17:09    497s]          Tran DRV: 0 (0)
[02/03 14:17:09    497s]           Cap DRV: 0 (0)
[02/03 14:17:09    497s]        Fanout DRV: 0 (0)
[02/03 14:17:09    497s]            Glitch: 0 (0)
[02/03 14:17:09    497s] Skipping pre eco harden opt
[02/03 14:17:09    497s] Running refinePlace -preserveRouting true -hardFence false
[02/03 14:17:09    497s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3554.6M, EPOCH TIME: 1706987829.524171
[02/03 14:17:09    497s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3554.6M, EPOCH TIME: 1706987829.524229
[02/03 14:17:09    497s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3554.6M, EPOCH TIME: 1706987829.524309
[02/03 14:17:09    497s] Processing tracks to init pin-track alignment.
[02/03 14:17:09    497s] z: 2, totalTracks: 1
[02/03 14:17:09    497s] z: 4, totalTracks: 1
[02/03 14:17:09    497s] z: 6, totalTracks: 1
[02/03 14:17:09    497s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:17:09    497s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3554.6M, EPOCH TIME: 1706987829.525233
[02/03 14:17:09    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s]  Skipping Bad Lib Cell Checking (CMU) !
[02/03 14:17:09    497s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:3554.6M, EPOCH TIME: 1706987829.533196
[02/03 14:17:09    497s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3554.6M, EPOCH TIME: 1706987829.533250
[02/03 14:17:09    497s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:3554.6M, EPOCH TIME: 1706987829.534119
[02/03 14:17:09    497s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3554.6MB).
[02/03 14:17:09    497s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:3554.6M, EPOCH TIME: 1706987829.534219
[02/03 14:17:09    497s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:3554.6M, EPOCH TIME: 1706987829.534258
[02/03 14:17:09    497s] TDRefine: refinePlace mode is spiral
[02/03 14:17:09    497s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.606.15
[02/03 14:17:09    497s] OPERPROF:   Starting RefinePlace at level 2, MEM:3554.6M, EPOCH TIME: 1706987829.534315
[02/03 14:17:09    497s] *** Starting refinePlace (0:08:17 mem=3554.6M) ***
[02/03 14:17:09    497s] Total net bbox length = 1.105e+03 (5.057e+02 5.996e+02) (ext = 2.638e+02)
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:09    497s] (I)      Default pattern map key = counter_default.
[02/03 14:17:09    497s] (I)      Default pattern map key = counter_default.
[02/03 14:17:09    497s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3554.6M, EPOCH TIME: 1706987829.534862
[02/03 14:17:09    497s] Starting refinePlace ...
[02/03 14:17:09    497s] (I)      Default pattern map key = counter_default.
[02/03 14:17:09    497s] One DDP V2 for no tweak run.
[02/03 14:17:09    497s] (I)      Default pattern map key = counter_default.
[02/03 14:17:09    497s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3586.6M, EPOCH TIME: 1706987829.536048
[02/03 14:17:09    497s] DDP initSite1 nrRow 10 nrJob 10
[02/03 14:17:09    497s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3586.6M, EPOCH TIME: 1706987829.536171
[02/03 14:17:09    497s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3586.6M, EPOCH TIME: 1706987829.536282
[02/03 14:17:09    497s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3586.6M, EPOCH TIME: 1706987829.536394
[02/03 14:17:09    497s] DDP markSite nrRow 10 nrJob 10
[02/03 14:17:09    497s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3586.6M, EPOCH TIME: 1706987829.536505
[02/03 14:17:09    497s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:3586.6M, EPOCH TIME: 1706987829.536618
[02/03 14:17:09    497s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3586.6M, EPOCH TIME: 1706987829.536708
[02/03 14:17:09    497s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3586.6M, EPOCH TIME: 1706987829.536748
[02/03 14:17:09    497s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:3586.6M, EPOCH TIME: 1706987829.536858
[02/03 14:17:09    497s] ** Cut row section cpu time 0:00:00.0.
[02/03 14:17:09    497s]  ** Cut row section real time 0:00:00.0.
[02/03 14:17:09    497s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3586.6M, EPOCH TIME: 1706987829.536979
[02/03 14:17:09    497s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:17:09    497s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:17:09    497s]   Spread Effort: high, post-route mode, useDDP on.
[02/03 14:17:09    497s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3522.6MB) @(0:08:17 - 0:08:17).
[02/03 14:17:09    497s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:17:09    497s] wireLenOptFixPriorityInst 8 inst fixed
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s] Running Spiral MT with 4 threads  fetchWidth=8 
[02/03 14:17:09    497s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:17:09    497s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:17:09    497s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 14:17:09    497s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:17:09    497s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 14:17:09    497s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3522.6MB) @(0:08:17 - 0:08:17).
[02/03 14:17:09    497s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 14:17:09    497s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3522.6MB
[02/03 14:17:09    497s] Statistics of distance of Instance movement in refine placement:
[02/03 14:17:09    497s]   maximum (X+Y) =         0.00 um
[02/03 14:17:09    497s]   mean    (X+Y) =         0.00 um
[02/03 14:17:09    497s] Summary Report:
[02/03 14:17:09    497s] Instances move: 0 (out of 54 movable)
[02/03 14:17:09    497s] Instances flipped: 0
[02/03 14:17:09    497s] Mean displacement: 0.00 um
[02/03 14:17:09    497s] Max displacement: 0.00 um 
[02/03 14:17:09    497s] Total instances moved : 0
[02/03 14:17:09    497s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.010, MEM:3522.6M, EPOCH TIME: 1706987829.545050
[02/03 14:17:09    497s] Total net bbox length = 1.105e+03 (5.057e+02 5.996e+02) (ext = 2.638e+02)
[02/03 14:17:09    497s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3522.6MB
[02/03 14:17:09    497s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3522.6MB) @(0:08:17 - 0:08:17).
[02/03 14:17:09    497s] *** Finished refinePlace (0:08:17 mem=3522.6M) ***
[02/03 14:17:09    497s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.606.15
[02/03 14:17:09    497s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.011, MEM:3522.6M, EPOCH TIME: 1706987829.545274
[02/03 14:17:09    497s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3522.6M, EPOCH TIME: 1706987829.545319
[02/03 14:17:09    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[02/03 14:17:09    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:3427.6M, EPOCH TIME: 1706987829.545957
[02/03 14:17:09    497s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.022, MEM:3427.6M, EPOCH TIME: 1706987829.546008
[02/03 14:17:09    497s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[02/03 14:17:09    497s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[02/03 14:17:09    497s] {MMLU 0 3 59}
[02/03 14:17:09    497s] ### Creating LA Mngr. totSessionCpu=0:08:17 mem=3427.6M
[02/03 14:17:09    497s] ### Creating LA Mngr, finished. totSessionCpu=0:08:17 mem=3427.6M
[02/03 14:17:09    497s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3427.6M, EPOCH TIME: 1706987829.552555
[02/03 14:17:09    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:09    497s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3427.6M, EPOCH TIME: 1706987829.560195
[02/03 14:17:09    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:09    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.042  |  0.433  |  0.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3603.3M, EPOCH TIME: 1706987829.580791
[02/03 14:17:09    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:09    497s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3603.3M, EPOCH TIME: 1706987829.588511
[02/03 14:17:09    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:09    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:09    497s] Density: 54.842%
------------------------------------------------------------------

[02/03 14:17:09    497s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2315.2M, totSessionCpu=0:08:17 **
[02/03 14:17:09    497s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[02/03 14:17:09    497s] -routeWithEco false                       # bool, default=false
[02/03 14:17:09    497s] -routeSelectedNetOnly false               # bool, default=false
[02/03 14:17:09    497s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/03 14:17:09    497s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/03 14:17:09    497s] Existing Dirty Nets : 0
[02/03 14:17:09    497s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/03 14:17:09    497s] Reset Dirty Nets : 0
[02/03 14:17:09    497s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:17.4/1:09:57.5 (0.1), mem = 3451.8M
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s] globalDetailRoute
[02/03 14:17:09    497s] 
[02/03 14:17:09    497s] #Start globalDetailRoute on Sat Feb  3 14:17:09 2024
[02/03 14:17:09    497s] #
[02/03 14:17:09    497s] ### Time Record (globalDetailRoute) is installed.
[02/03 14:17:09    497s] ### Time Record (Pre Callback) is installed.
[02/03 14:17:09    497s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 230 access done (mem: 3448.805M)
[02/03 14:17:09    497s] ### Time Record (Pre Callback) is uninstalled.
[02/03 14:17:09    497s] ### Time Record (DB Import) is installed.
[02/03 14:17:09    497s] ### Time Record (Timing Data Generation) is installed.
[02/03 14:17:09    497s] ### Time Record (Timing Data Generation) is uninstalled.
[02/03 14:17:09    497s] ### Net info: total nets: 61
[02/03 14:17:09    497s] ### Net info: dirty nets: 0
[02/03 14:17:09    497s] ### Net info: marked as disconnected nets: 0
[02/03 14:17:09    497s] #num needed restored net=0
[02/03 14:17:09    497s] #need_extraction net=0 (total=61)
[02/03 14:17:09    497s] ### Net info: fully routed nets: 59
[02/03 14:17:09    497s] ### Net info: trivial (< 2 pins) nets: 2
[02/03 14:17:09    497s] ### Net info: unrouted nets: 0
[02/03 14:17:09    497s] ### Net info: re-extraction nets: 0
[02/03 14:17:09    497s] ### Net info: ignored nets: 0
[02/03 14:17:09    497s] ### Net info: skip routing nets: 0
[02/03 14:17:09    497s] ### import design signature (56): route=1018775856 fixed_route=1646519710 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1392733995 dirty_area=0 del_dirty_area=0 cell=556132945 placement=638710408 pin_access=793253067 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:17:09    497s] ### Time Record (DB Import) is uninstalled.
[02/03 14:17:09    497s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[02/03 14:17:09    497s] #RTESIG:78da95d3bb6ec3201406e0ce7d8a2392c195929403b681b56ad7b64a2f6b446b125972a0
[02/03 14:17:09    497s] #       e252296f5f944ca99cd866848fdf87039ecd3f9fd64018ae502e03556a83f0bc669c0a2a
[02/03 14:17:09    497s] #       96a8aaea9ee1262f7d3c90dbd9fce5f55d48d8ea2e1828be9ceb16d01cacdeb7dfd098ad
[02/03 14:17:09    497s] #       4e5d8460626cedeeeea439a553b8a00a08122842f47976012918ffdf6005e4b7f531b9e0
[02/03 14:17:09    497s] #       1e4f316f26a69f816d650944a7e8328bc65bed0fbd4e6537a162a4c8cf7d4f262297107d
[02/03 14:17:09    497s] #       1a9b89159fc6c5145e891a14aee87140b1ed9c8efd65d774c4d96a542390a4c348280484
[02/03 14:17:09    497s] #       a2b5d1ec8cef37525120216adb68dfe4ab3436ed2f4904629d3503aa3ceb5d9f51420e19
[02/03 14:17:09    497s] #       46190e1a2c6b20c72e5c7faa0c2583f27a23182a3ef8c15cd560d7332a470455238278fe
[02/03 14:17:09    497s] #       792f9eece60f88315e99
[02/03 14:17:09    497s] #
[02/03 14:17:09    497s] #Skip comparing routing design signature in db-snapshot flow
[02/03 14:17:09    497s] ### Time Record (Data Preparation) is installed.
[02/03 14:17:09    497s] #RTESIG:78da95d3bb4ec330140660669ee2c8ed10a4b6f8d8496caf085640e5b25686b855a4d446
[02/03 14:17:09    497s] #       be20f5edb1daa9286d928cc9e7dfbf2f99cd3f9fd64018ae502e03556a83f0bc669c0a2a
[02/03 14:17:09    497s] #       96a8aaea9ee1267ffa7820b7b3f9cbebbb90b0d55d30507c39d72da03958bd6fbfa1315b
[02/03 14:17:09    497s] #       9dba08c1c4d8dadddd49734aa770411510245084e8f3db05a460fc7f831590dfd6c7e482
[02/03 14:17:09    497s] #       7b3cc5bc99987e06869525109da2cb2c1a6fb53ff43a95dd84c648919ffb9e4c442e21fa
[02/03 14:17:09    497s] #       3436132b3e8d8b29bc1235285cd1e303c5b6733af6d7aee988b5d5a84620498791500808
[02/03 14:17:09    497s] #       456ba3d919df6fa4a24042d4b6d1bec947696cda5f9208c43a6b065479b6777d46f17ce3
[02/03 14:17:09    497s] #       8eedaf5f3154420e8531ca70d060598f9a90a164505edf3196eb0f4e985b0d1e4f46e588
[02/03 14:17:09    497s] #       a06a4410cf7ff9c595ddfc01c89b6b4f
[02/03 14:17:09    497s] #
[02/03 14:17:09    497s] ### Time Record (Data Preparation) is uninstalled.
[02/03 14:17:09    497s] ### Time Record (Global Routing) is installed.
[02/03 14:17:09    497s] ### Time Record (Global Routing) is uninstalled.
[02/03 14:17:09    497s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/03 14:17:09    497s] #Total number of routable nets = 59.
[02/03 14:17:09    497s] #Total number of nets in the design = 61.
[02/03 14:17:09    497s] #59 routable nets have routed wires.
[02/03 14:17:09    497s] #3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/03 14:17:09    497s] #No nets have been global routed.
[02/03 14:17:09    497s] #Using multithreading with 4 threads.
[02/03 14:17:09    497s] ### Time Record (Data Preparation) is installed.
[02/03 14:17:09    497s] #Start routing data preparation on Sat Feb  3 14:17:09 2024
[02/03 14:17:09    497s] #
[02/03 14:17:09    497s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:09    497s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:09    497s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:09    497s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:09    497s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:09    497s] #Build and mark too close pins for the same net.
[02/03 14:17:09    497s] ### Time Record (Cell Pin Access) is installed.
[02/03 14:17:09    497s] #Initial pin access analysis.
[02/03 14:17:09    497s] #Detail pin access analysis.
[02/03 14:17:09    497s] ### Time Record (Cell Pin Access) is uninstalled.
[02/03 14:17:09    497s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[02/03 14:17:09    497s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:17:09    497s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:17:09    497s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:17:09    497s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[02/03 14:17:09    497s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[02/03 14:17:09    497s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[02/03 14:17:09    497s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[02/03 14:17:09    497s] #pin_access_rlayer=2(MET2)
[02/03 14:17:09    497s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/03 14:17:09    497s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/03 14:17:09    497s] #Processed 1/0 dirty instance, 0/3 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[02/03 14:17:09    497s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2318.96 (MB), peak = 2355.48 (MB)
[02/03 14:17:09    497s] #Regenerating Ggrids automatically.
[02/03 14:17:09    497s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[02/03 14:17:09    497s] #Using automatically generated G-grids.
[02/03 14:17:10    498s] #Done routing data preparation.
[02/03 14:17:10    498s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2320.95 (MB), peak = 2355.48 (MB)
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] #Found 0 nets for post-route si or timing fixing.
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Finished routing data preparation on Sat Feb  3 14:17:10 2024
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Cpu time = 00:00:01
[02/03 14:17:10    498s] #Elapsed time = 00:00:01
[02/03 14:17:10    498s] #Increased memory = 5.96 (MB)
[02/03 14:17:10    498s] #Total memory = 2320.95 (MB)
[02/03 14:17:10    498s] #Peak memory = 2355.48 (MB)
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] ### Time Record (Data Preparation) is uninstalled.
[02/03 14:17:10    498s] ### Time Record (Global Routing) is installed.
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Start global routing on Sat Feb  3 14:17:10 2024
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Start global routing initialization on Sat Feb  3 14:17:10 2024
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #WARNING (NRGR-22) Design is already detail routed.
[02/03 14:17:10    498s] ### Time Record (Global Routing) is uninstalled.
[02/03 14:17:10    498s] ### Time Record (Data Preparation) is installed.
[02/03 14:17:10    498s] ### Time Record (Data Preparation) is uninstalled.
[02/03 14:17:10    498s] ### track-assign external-init starts on Sat Feb  3 14:17:10 2024 with memory = 2320.95 (MB), peak = 2355.48 (MB)
[02/03 14:17:10    498s] ### Time Record (Track Assignment) is installed.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] ### Time Record (Track Assignment) is uninstalled.
[02/03 14:17:10    498s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.3 GB --0.72 [4]--
[02/03 14:17:10    498s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/03 14:17:10    498s] #Cpu time = 00:00:01
[02/03 14:17:10    498s] #Elapsed time = 00:00:01
[02/03 14:17:10    498s] #Increased memory = 5.96 (MB)
[02/03 14:17:10    498s] #Total memory = 2320.95 (MB)
[02/03 14:17:10    498s] #Peak memory = 2355.48 (MB)
[02/03 14:17:10    498s] #Using multithreading with 4 threads.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] ### Time Record (Detail Routing) is installed.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Start Detail Routing..
[02/03 14:17:10    498s] #start initial detail routing ...
[02/03 14:17:10    498s] ### Design has 0 dirty nets, 1 dirty-area)
[02/03 14:17:10    498s] # ECO: 100.00% of the total area was rechecked for DRC, and 0.00% required routing.
[02/03 14:17:10    498s] #   number of violations = 0
[02/03 14:17:10    498s] #1 out of 56 instances (1.8%) need to be verified(marked ipoed), dirty area = 1.7%.
[02/03 14:17:10    498s] #0.0% of the total area is being checked for drcs
[02/03 14:17:10    498s] #0.0% of the total area was checked
[02/03 14:17:10    498s] ### Gcell dirty-map stats: routing = 0.00%, drc-check-only = 100.00%, dirty-area = 4.17%
[02/03 14:17:10    498s] #   number of violations = 0
[02/03 14:17:10    498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2320.89 (MB), peak = 2355.48 (MB)
[02/03 14:17:10    498s] #Complete Detail Routing.
[02/03 14:17:10    498s] #Total wire length = 1347 um.
[02/03 14:17:10    498s] #Total half perimeter of net bounding box = 1228 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET2 = 570 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET3 = 476 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:17:10    498s] #Total number of vias = 248
[02/03 14:17:10    498s] #Up-Via Summary (total 248):
[02/03 14:17:10    498s] #           
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] # MET1              150
[02/03 14:17:10    498s] # MET2               86
[02/03 14:17:10    498s] # MET3               12
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] #                   248 
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Total number of DRC violations = 0
[02/03 14:17:10    498s] ### Time Record (Detail Routing) is uninstalled.
[02/03 14:17:10    498s] #Cpu time = 00:00:00
[02/03 14:17:10    498s] #Elapsed time = 00:00:00
[02/03 14:17:10    498s] #Increased memory = -0.06 (MB)
[02/03 14:17:10    498s] #Total memory = 2320.89 (MB)
[02/03 14:17:10    498s] #Peak memory = 2355.48 (MB)
[02/03 14:17:10    498s] ### Time Record (Antenna Fixing) is installed.
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #start routing for process antenna violation fix ...
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:17:10    498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2320.79 (MB), peak = 2355.48 (MB)
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Total wire length = 1347 um.
[02/03 14:17:10    498s] #Total half perimeter of net bounding box = 1228 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET2 = 570 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET3 = 476 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:17:10    498s] #Total number of vias = 248
[02/03 14:17:10    498s] #Up-Via Summary (total 248):
[02/03 14:17:10    498s] #           
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] # MET1              150
[02/03 14:17:10    498s] # MET2               86
[02/03 14:17:10    498s] # MET3               12
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] #                   248 
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Total number of DRC violations = 0
[02/03 14:17:10    498s] #Total number of process antenna violations = 0
[02/03 14:17:10    498s] #Total number of net violated process antenna rule = 0
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Total wire length = 1347 um.
[02/03 14:17:10    498s] #Total half perimeter of net bounding box = 1228 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET2 = 570 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET3 = 476 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:17:10    498s] #Total number of vias = 248
[02/03 14:17:10    498s] #Up-Via Summary (total 248):
[02/03 14:17:10    498s] #           
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] # MET1              150
[02/03 14:17:10    498s] # MET2               86
[02/03 14:17:10    498s] # MET3               12
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] #                   248 
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Total number of DRC violations = 0
[02/03 14:17:10    498s] #Total number of process antenna violations = 0
[02/03 14:17:10    498s] #Total number of net violated process antenna rule = 0
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] ### Gcell dirty-map stats: routing = 0.00%, drc-check-only = 100.00%, dirty-area = 4.17%
[02/03 14:17:10    498s] ### Time Record (Antenna Fixing) is uninstalled.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] ### Time Record (Post Route Wire Spreading) is installed.
[02/03 14:17:10    498s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Start Post Route wire spreading..
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Start data preparation for wire spreading...
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Data preparation is done on Sat Feb  3 14:17:10 2024
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] ### track-assign engine-init starts on Sat Feb  3 14:17:10 2024 with memory = 2322.90 (MB), peak = 2355.48 (MB)
[02/03 14:17:10    498s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:10    498s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:10    498s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:10    498s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:10    498s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:10    498s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.3 GB --0.84 [4]--
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Start Post Route Wire Spread.
[02/03 14:17:10    498s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[02/03 14:17:10    498s] #Complete Post Route Wire Spread.
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #Total wire length = 1350 um.
[02/03 14:17:10    498s] #Total half perimeter of net bounding box = 1228 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET2 = 573 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET3 = 477 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:17:10    498s] #Total number of vias = 248
[02/03 14:17:10    498s] #Up-Via Summary (total 248):
[02/03 14:17:10    498s] #           
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] # MET1              150
[02/03 14:17:10    498s] # MET2               86
[02/03 14:17:10    498s] # MET3               12
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] #                   248 
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #   number of violations = 0
[02/03 14:17:10    498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2323.37 (MB), peak = 2355.48 (MB)
[02/03 14:17:10    498s] #CELL_VIEW counter,init has no DRC violation.
[02/03 14:17:10    498s] #Total number of DRC violations = 0
[02/03 14:17:10    498s] #Total number of process antenna violations = 0
[02/03 14:17:10    498s] #Total number of net violated process antenna rule = 0
[02/03 14:17:10    498s] #Post Route wire spread is done.
[02/03 14:17:10    498s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/03 14:17:10    498s] #Total wire length = 1350 um.
[02/03 14:17:10    498s] #Total half perimeter of net bounding box = 1228 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET2 = 573 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET3 = 477 um.
[02/03 14:17:10    498s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:17:10    498s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:17:10    498s] #Total number of vias = 248
[02/03 14:17:10    498s] #Up-Via Summary (total 248):
[02/03 14:17:10    498s] #           
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] # MET1              150
[02/03 14:17:10    498s] # MET2               86
[02/03 14:17:10    498s] # MET3               12
[02/03 14:17:10    498s] #-----------------------
[02/03 14:17:10    498s] #                   248 
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #detailRoute Statistics:
[02/03 14:17:10    498s] #Cpu time = 00:00:00
[02/03 14:17:10    498s] #Elapsed time = 00:00:00
[02/03 14:17:10    498s] #Increased memory = 2.42 (MB)
[02/03 14:17:10    498s] #Total memory = 2323.37 (MB)
[02/03 14:17:10    498s] #Peak memory = 2355.48 (MB)
[02/03 14:17:10    498s] #Skip updating routing design signature in db-snapshot flow
[02/03 14:17:10    498s] ### global_detail_route design signature (72): route=2123154313 flt_obj=0 vio=1905142130 shield_wire=1
[02/03 14:17:10    498s] ### Time Record (DB Export) is installed.
[02/03 14:17:10    498s] ### export design design signature (73): route=2123154313 fixed_route=1646519710 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2008404004 dirty_area=0 del_dirty_area=0 cell=556132945 placement=638710408 pin_access=1718596109 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:17:10    498s] ### Time Record (DB Export) is uninstalled.
[02/03 14:17:10    498s] ### Time Record (Post Callback) is installed.
[02/03 14:17:10    498s] ### Time Record (Post Callback) is uninstalled.
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] #globalDetailRoute statistics:
[02/03 14:17:10    498s] #Cpu time = 00:00:01
[02/03 14:17:10    498s] #Elapsed time = 00:00:01
[02/03 14:17:10    498s] #Increased memory = 5.81 (MB)
[02/03 14:17:10    498s] #Total memory = 2320.98 (MB)
[02/03 14:17:10    498s] #Peak memory = 2355.48 (MB)
[02/03 14:17:10    498s] #Number of warnings = 1
[02/03 14:17:10    498s] #Total number of warnings = 5
[02/03 14:17:10    498s] #Number of fails = 0
[02/03 14:17:10    498s] #Total number of fails = 0
[02/03 14:17:10    498s] #Complete globalDetailRoute on Sat Feb  3 14:17:10 2024
[02/03 14:17:10    498s] #
[02/03 14:17:10    498s] ### import design signature (74): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1718596109 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:17:10    498s] ### Time Record (globalDetailRoute) is uninstalled.
[02/03 14:17:10    498s] ### 
[02/03 14:17:10    498s] ###   Scalability Statistics
[02/03 14:17:10    498s] ### 
[02/03 14:17:10    498s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:17:10    498s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/03 14:17:10    498s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:17:10    498s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/03 14:17:10    498s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:10    498s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[02/03 14:17:10    498s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:17:10    498s] ### 
[02/03 14:17:10    498s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:08:18.7/1:09:58.9 (0.1), mem = 3438.2M
[02/03 14:17:10    498s] 
[02/03 14:17:10    498s] =============================================================================================
[02/03 14:17:10    498s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   21.18-s099_1
[02/03 14:17:10    498s] =============================================================================================
[02/03 14:17:10    498s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:10    498s] ---------------------------------------------------------------------------------------------
[02/03 14:17:10    498s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:10    498s] [ DetailRoute            ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.2
[02/03 14:17:10    498s] [ MISC                   ]          0:00:01.3  (  97.6 % )     0:00:01.3 /  0:00:01.3    1.0
[02/03 14:17:10    498s] ---------------------------------------------------------------------------------------------
[02/03 14:17:10    498s]  EcoRoute #1 TOTAL                  0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 14:17:10    498s] ---------------------------------------------------------------------------------------------
[02/03 14:17:10    498s] 
[02/03 14:17:10    498s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2317.9M, totSessionCpu=0:08:19 **
[02/03 14:17:10    498s] New Signature Flow (restoreNanoRouteOptions) ....
[02/03 14:17:10    498s] OPTC: user 20.0
[02/03 14:17:10    498s] **INFO: flowCheckPoint #5 PostEcoSummary
[02/03 14:17:10    498s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:17:10    498s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:17:10    498s] RC Extraction called in multi-corner(2) mode.
[02/03 14:17:10    498s] Process corner(s) are loaded.
[02/03 14:17:10    498s]  Corner: max_rc
[02/03 14:17:10    498s]  Corner: min_rc
[02/03 14:17:10    498s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
[02/03 14:17:10    498s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:17:10    498s]       RC Corner Indexes            0       1   
[02/03 14:17:10    498s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:17:10    498s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:17:10    498s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:10    498s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:10    498s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:10    498s] Shrink Factor                : 1.00000
[02/03 14:17:10    498s] 
[02/03 14:17:10    498s] Trim Metal Layers:
[02/03 14:17:10    498s] LayerId::1 widthSet size::4
[02/03 14:17:10    498s] LayerId::2 widthSet size::4
[02/03 14:17:10    498s] LayerId::3 widthSet size::4
[02/03 14:17:10    498s] LayerId::4 widthSet size::4
[02/03 14:17:10    498s] LayerId::5 widthSet size::4
[02/03 14:17:10    498s] LayerId::6 widthSet size::2
[02/03 14:17:10    498s] eee: pegSigSF::1.070000
[02/03 14:17:10    498s] Initializing multi-corner capacitance tables ... 
[02/03 14:17:10    498s] Initializing multi-corner resistance tables ...
[02/03 14:17:10    498s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:17:10    498s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:17:10    498s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:17:10    498s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:17:10    498s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:10    498s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:10    498s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:17:10    498s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3438.2M)
[02/03 14:17:11    498s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for storing RC.
[02/03 14:17:11    498s] Extracted 10.3275% (CPU Time= 0:00:00.0  MEM= 3458.2M)
[02/03 14:17:11    498s] Extracted 20.403% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Extracted 30.4786% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Extracted 40.3023% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Extracted 50.3778% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Extracted 60.4534% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Extracted 70.2771% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Extracted 80.3526% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Extracted 90.4282% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3482.3M)
[02/03 14:17:11    498s] Number of Extracted Resistors     : 659
[02/03 14:17:11    498s] Number of Extracted Ground Cap.   : 698
[02/03 14:17:11    498s] Number of Extracted Coupling Cap. : 884
[02/03 14:17:11    498s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3458.242M)
[02/03 14:17:11    498s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:17:11    498s]  Corner: max_rc
[02/03 14:17:11    498s]  Corner: min_rc
[02/03 14:17:11    498s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3458.2M)
[02/03 14:17:11    498s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:17:11    498s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3466.242M)
[02/03 14:17:11    498s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3466.242M)
[02/03 14:17:11    498s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3466.242M)
[02/03 14:17:11    498s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:17:11    498s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 0 access done (mem: 3466.242M)
[02/03 14:17:11    498s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=3466.242M)
[02/03 14:17:11    498s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3466.242M)
[02/03 14:17:11    498s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2216.6M, totSessionCpu=0:08:19 **
[02/03 14:17:11    498s] Starting delay calculation for Setup views
[02/03 14:17:11    499s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:17:11    499s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:17:11    499s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:17:11    499s] #################################################################################
[02/03 14:17:11    499s] # Design Stage: PostRoute
[02/03 14:17:11    499s] # Design Name: counter
[02/03 14:17:11    499s] # Design Mode: 180nm
[02/03 14:17:11    499s] # Analysis Mode: MMMC OCV 
[02/03 14:17:11    499s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:17:11    499s] # Signoff Settings: SI On 
[02/03 14:17:11    499s] #################################################################################
[02/03 14:17:11    499s] Topological Sorting (REAL = 0:00:00.0, MEM = 3333.5M, InitMEM = 3333.5M)
[02/03 14:17:11    499s] Setting infinite Tws ...
[02/03 14:17:11    499s] First Iteration Infinite Tw... 
[02/03 14:17:11    499s] Calculate early delays in OCV mode...
[02/03 14:17:11    499s] Calculate late delays in OCV mode...
[02/03 14:17:11    499s] Start delay calculation (fullDC) (4 T). (MEM=3333.52)
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s] Trim Metal Layers:
[02/03 14:17:11    499s] LayerId::1 widthSet size::4
[02/03 14:17:11    499s] LayerId::2 widthSet size::4
[02/03 14:17:11    499s] LayerId::3 widthSet size::4
[02/03 14:17:11    499s] LayerId::4 widthSet size::4
[02/03 14:17:11    499s] LayerId::5 widthSet size::4
[02/03 14:17:11    499s] LayerId::6 widthSet size::2
[02/03 14:17:11    499s] eee: pegSigSF::1.070000
[02/03 14:17:11    499s] Initializing multi-corner capacitance tables ... 
[02/03 14:17:11    499s] Initializing multi-corner resistance tables ...
[02/03 14:17:11    499s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:17:11    499s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:17:11    499s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:17:11    499s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:17:11    499s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:11    499s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:11    499s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:17:11    499s] End AAE Lib Interpolated Model. (MEM=3345.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:11    499s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3345.129M)
[02/03 14:17:11    499s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3345.1M)
[02/03 14:17:11    499s] AAE_INFO: 4 threads acquired from CTE.
[02/03 14:17:11    499s] Total number of fetched objects 59
[02/03 14:17:11    499s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:17:11    499s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:11    499s] End delay calculation. (MEM=3484.82 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:11    499s] End delay calculation (fullDC). (MEM=3484.82 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:17:11    499s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3484.8M) ***
[02/03 14:17:11    499s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3515.8M)
[02/03 14:17:11    499s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:17:11    499s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3484.8M)
[02/03 14:17:11    499s] Starting SI iteration 2
[02/03 14:17:11    499s] Calculate early delays in OCV mode...
[02/03 14:17:11    499s] Calculate late delays in OCV mode...
[02/03 14:17:11    499s] Start delay calculation (fullDC) (4 T). (MEM=3361.95)
[02/03 14:17:11    499s] End AAE Lib Interpolated Model. (MEM=3361.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:11    499s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:17:11    499s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:17:11    499s] Total number of fetched objects 59
[02/03 14:17:11    499s] AAE_INFO-618: Total number of nets in the design is 61,  6.6 percent of the nets selected for SI analysis
[02/03 14:17:11    499s] End delay calculation. (MEM=3522.61 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:11    499s] End delay calculation (fullDC). (MEM=3522.61 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:11    499s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3522.6M) ***
[02/03 14:17:11    499s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:19 mem=3551.6M)
[02/03 14:17:11    499s] End AAE Lib Interpolated Model. (MEM=3551.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:11    499s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3551.6M, EPOCH TIME: 1706987831.844096
[02/03 14:17:11    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:11    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:11    499s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:3551.6M, EPOCH TIME: 1706987831.852062
[02/03 14:17:11    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:11    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:11    499s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.433  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3552.6M, EPOCH TIME: 1706987831.876089
[02/03 14:17:11    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:11    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:11    499s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.008, MEM:3552.6M, EPOCH TIME: 1706987831.883972
[02/03 14:17:11    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:11    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:11    499s] Density: 54.842%
------------------------------------------------------------------

[02/03 14:17:11    499s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2297.7M, totSessionCpu=0:08:19 **
[02/03 14:17:11    499s] Executing marking Critical Nets1
[02/03 14:17:11    499s] **INFO: flowCheckPoint #6 OptimizationRecovery
[02/03 14:17:11    499s] *** Timing Is met
[02/03 14:17:11    499s] *** Check timing (0:00:00.0)
[02/03 14:17:11    499s] Running postRoute recovery in postEcoRoute mode
[02/03 14:17:11    499s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2297.7M, totSessionCpu=0:08:19 **
[02/03 14:17:11    499s]   Timing/DRV Snapshot: (TGT)
[02/03 14:17:11    499s]      Weighted WNS: 0.000
[02/03 14:17:11    499s]       All  PG WNS: 0.000
[02/03 14:17:11    499s]       High PG WNS: 0.000
[02/03 14:17:11    499s]       All  PG TNS: 0.000
[02/03 14:17:11    499s]       High PG TNS: 0.000
[02/03 14:17:11    499s]       Low  PG TNS: 0.000
[02/03 14:17:11    499s]          Tran DRV: 0 (0)
[02/03 14:17:11    499s]           Cap DRV: 0 (0)
[02/03 14:17:11    499s]        Fanout DRV: 0 (0)
[02/03 14:17:11    499s]            Glitch: 0 (0)
[02/03 14:17:11    499s]    Category Slack: { [L, 0.040] [H, 0.433] }
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s] Checking setup slack degradation ...
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s] Recovery Manager:
[02/03 14:17:11    499s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[02/03 14:17:11    499s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[02/03 14:17:11    499s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/03 14:17:11    499s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s] Checking DRV degradation...
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s] Recovery Manager:
[02/03 14:17:11    499s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/03 14:17:11    499s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/03 14:17:11    499s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/03 14:17:11    499s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/03 14:17:11    499s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3400.09M, totSessionCpu=0:08:19).
[02/03 14:17:11    499s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2297.7M, totSessionCpu=0:08:19 **
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s] Latch borrow mode reset to max_borrow
[02/03 14:17:11    499s] **INFO: flowCheckPoint #7 FinalSummary
[02/03 14:17:11    499s] OPTC: user 20.0
[02/03 14:17:11    499s] Reported timing to dir ./timingReports
[02/03 14:17:11    499s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2296.6M, totSessionCpu=0:08:19 **
[02/03 14:17:11    499s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3399.1M, EPOCH TIME: 1706987831.909493
[02/03 14:17:11    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:11    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:11    499s] 
[02/03 14:17:11    499s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:11    499s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3399.1M, EPOCH TIME: 1706987831.917366
[02/03 14:17:11    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:11    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.433  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3402.5M, EPOCH TIME: 1706987832.729677
[02/03 14:17:12    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] 
[02/03 14:17:12    499s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:12    499s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3402.5M, EPOCH TIME: 1706987832.737935
[02/03 14:17:12    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:12    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] Density: 54.842%
------------------------------------------------------------------

[02/03 14:17:12    499s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3402.5M, EPOCH TIME: 1706987832.739161
[02/03 14:17:12    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] 
[02/03 14:17:12    499s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:12    499s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:3402.5M, EPOCH TIME: 1706987832.747141
[02/03 14:17:12    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:12    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2298.8M, totSessionCpu=0:08:20 **
[02/03 14:17:12    499s]  ReSet Options after AAE Based Opt flow 
[02/03 14:17:12    499s] *** Finished optDesign ***
[02/03 14:17:12    499s] Deleting Lib Analyzer.
[02/03 14:17:12    499s] Info: Destroy the CCOpt slew target map.
[02/03 14:17:12    499s] clean pInstBBox. size 0
[02/03 14:17:12    499s] All LLGs are deleted
[02/03 14:17:12    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:12    499s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3402.5M, EPOCH TIME: 1706987832.775758
[02/03 14:17:12    499s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3402.5M, EPOCH TIME: 1706987832.775857
[02/03 14:17:12    499s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:17:12    499s] *** optDesign #3 [finish] : cpu/real = 0:00:07.0/0:00:08.2 (0.9), totSession cpu/real = 0:08:19.6/1:10:00.7 (0.1), mem = 3402.5M
[02/03 14:17:12    499s] 
[02/03 14:17:12    499s] =============================================================================================
[02/03 14:17:12    499s]  Final TAT Report : optDesign #3                                                21.18-s099_1
[02/03 14:17:12    499s] =============================================================================================
[02/03 14:17:12    499s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:12    499s] ---------------------------------------------------------------------------------------------
[02/03 14:17:12    499s] [ InitOpt                ]      1   0:00:00.7  (   9.1 % )     0:00:00.8 /  0:00:00.8    1.0
[02/03 14:17:12    499s] [ WnsOpt                 ]      1   0:00:00.8  (   9.3 % )     0:00:00.8 /  0:00:00.8    1.1
[02/03 14:17:12    499s] [ DrvOpt                 ]      1   0:00:00.7  (   8.9 % )     0:00:00.7 /  0:00:00.7    1.0
[02/03 14:17:12    499s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:12    499s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:12    499s] [ BuildHoldData          ]      1   0:00:00.2  (   1.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:17:12    499s] [ OptSummaryReport       ]      5   0:00:00.1  (   1.4 % )     0:00:01.0 /  0:00:00.2    0.2
[02/03 14:17:12    499s] [ DrvReport              ]      9   0:00:00.8  (   9.5 % )     0:00:00.8 /  0:00:00.0    0.0
[02/03 14:17:12    499s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:12    499s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   6.7 % )     0:00:00.5 /  0:00:00.5    1.0
[02/03 14:17:12    499s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[02/03 14:17:12    499s] [ RefinePlace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[02/03 14:17:12    499s] [ ClockDrv               ]      1   0:00:00.9  (  10.6 % )     0:00:00.9 /  0:00:00.9    1.0
[02/03 14:17:12    499s] [ EcoRoute               ]      1   0:00:01.4  (  16.8 % )     0:00:01.4 /  0:00:01.4    1.0
[02/03 14:17:12    499s] [ ExtractRC              ]      2   0:00:01.0  (  12.5 % )     0:00:01.0 /  0:00:00.6    0.5
[02/03 14:17:12    499s] [ TimingUpdate           ]     18   0:00:00.6  (   7.4 % )     0:00:00.8 /  0:00:00.9    1.1
[02/03 14:17:12    499s] [ FullDelayCalc          ]      5   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/03 14:17:12    499s] [ TimingReport           ]      5   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:17:12    499s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[02/03 14:17:12    499s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:17:12    499s] ---------------------------------------------------------------------------------------------
[02/03 14:17:12    499s]  optDesign #3 TOTAL                 0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:07.0    0.9
[02/03 14:17:12    499s] ---------------------------------------------------------------------------------------------
[02/03 14:17:12    499s] 
[02/03 14:17:12    499s] 
[02/03 14:17:12    499s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:17:12    499s] 
[02/03 14:17:12    499s] TimeStamp Deleting Cell Server End ...
[02/03 14:17:25    499s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:17:25    499s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
[02/03 14:17:25    499s] *** timeDesign #15 [begin] : totSession cpu/real = 0:08:20.0/1:10:13.2 (0.1), mem = 3402.5M
[02/03 14:17:25    500s]  Reset EOS DB
[02/03 14:17:25    500s] Ignoring AAE DB Resetting ...
[02/03 14:17:25    500s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3402.516M)
[02/03 14:17:25    500s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:17:25    500s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:17:25    500s] RC Extraction called in multi-corner(2) mode.
[02/03 14:17:25    500s] Process corner(s) are loaded.
[02/03 14:17:25    500s]  Corner: max_rc
[02/03 14:17:25    500s]  Corner: min_rc
[02/03 14:17:25    500s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
[02/03 14:17:25    500s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:17:25    500s]       RC Corner Indexes            0       1   
[02/03 14:17:25    500s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:17:25    500s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:17:25    500s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:25    500s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:25    500s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:25    500s] Shrink Factor                : 1.00000
[02/03 14:17:25    500s] 
[02/03 14:17:25    500s] Trim Metal Layers:
[02/03 14:17:25    500s] LayerId::1 widthSet size::4
[02/03 14:17:25    500s] LayerId::2 widthSet size::4
[02/03 14:17:25    500s] LayerId::3 widthSet size::4
[02/03 14:17:25    500s] LayerId::4 widthSet size::4
[02/03 14:17:25    500s] LayerId::5 widthSet size::4
[02/03 14:17:25    500s] LayerId::6 widthSet size::2
[02/03 14:17:25    500s] eee: pegSigSF::1.070000
[02/03 14:17:25    500s] Initializing multi-corner capacitance tables ... 
[02/03 14:17:25    500s] Initializing multi-corner resistance tables ...
[02/03 14:17:25    500s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:17:25    500s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:17:25    500s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:17:25    500s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:17:25    500s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:25    500s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:25    500s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:17:25    500s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3367.5M)
[02/03 14:17:25    500s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for storing RC.
[02/03 14:17:25    500s] Extracted 10.3275% (CPU Time= 0:00:00.0  MEM= 3395.5M)
[02/03 14:17:25    500s] Extracted 20.403% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Extracted 30.4786% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Extracted 40.3023% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Extracted 50.3778% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Extracted 60.4534% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Extracted 70.2771% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Extracted 80.3526% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Extracted 90.4282% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3419.5M)
[02/03 14:17:25    500s] Number of Extracted Resistors     : 659
[02/03 14:17:25    500s] Number of Extracted Ground Cap.   : 698
[02/03 14:17:25    500s] Number of Extracted Coupling Cap. : 884
[02/03 14:17:25    500s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3387.523M)
[02/03 14:17:25    500s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:17:25    500s]  Corner: max_rc
[02/03 14:17:25    500s]  Corner: min_rc
[02/03 14:17:25    500s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3387.5M)
[02/03 14:17:25    500s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:17:25    500s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3395.523M)
[02/03 14:17:25    500s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3395.523M)
[02/03 14:17:25    500s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3395.523M)
[02/03 14:17:25    500s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:17:25    500s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 0 access done (mem: 3395.523M)
[02/03 14:17:25    500s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=3395.523M)
[02/03 14:17:25    500s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3395.523M)
[02/03 14:17:25    500s] Starting delay calculation for Setup views
[02/03 14:17:25    500s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:17:25    500s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:17:25    500s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:17:25    500s] #################################################################################
[02/03 14:17:25    500s] # Design Stage: PostRoute
[02/03 14:17:25    500s] # Design Name: counter
[02/03 14:17:25    500s] # Design Mode: 180nm
[02/03 14:17:25    500s] # Analysis Mode: MMMC OCV 
[02/03 14:17:25    500s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:17:25    500s] # Signoff Settings: SI On 
[02/03 14:17:25    500s] #################################################################################
[02/03 14:17:26    500s] Topological Sorting (REAL = 0:00:00.0, MEM = 3345.8M, InitMEM = 3345.8M)
[02/03 14:17:26    500s] Setting infinite Tws ...
[02/03 14:17:26    500s] First Iteration Infinite Tw... 
[02/03 14:17:26    500s] Calculate early delays in OCV mode...
[02/03 14:17:26    500s] Calculate late delays in OCV mode...
[02/03 14:17:26    500s] Start delay calculation (fullDC) (4 T). (MEM=3345.79)
[02/03 14:17:26    500s] 
[02/03 14:17:26    500s] Trim Metal Layers:
[02/03 14:17:26    500s] LayerId::1 widthSet size::4
[02/03 14:17:26    500s] LayerId::2 widthSet size::4
[02/03 14:17:26    500s] LayerId::3 widthSet size::4
[02/03 14:17:26    500s] LayerId::4 widthSet size::4
[02/03 14:17:26    500s] LayerId::5 widthSet size::4
[02/03 14:17:26    500s] LayerId::6 widthSet size::2
[02/03 14:17:26    500s] eee: pegSigSF::1.070000
[02/03 14:17:26    500s] Initializing multi-corner capacitance tables ... 
[02/03 14:17:26    500s] Initializing multi-corner resistance tables ...
[02/03 14:17:26    500s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:17:26    500s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:17:26    500s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:17:26    500s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:17:26    500s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:26    500s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:26    500s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:17:26    500s] End AAE Lib Interpolated Model. (MEM=3357.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:26    500s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3357.395M)
[02/03 14:17:26    500s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3357.4M)
[02/03 14:17:26    500s] AAE_INFO: 4 threads acquired from CTE.
[02/03 14:17:26    500s] Total number of fetched objects 59
[02/03 14:17:26    500s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:17:26    500s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:26    500s] End delay calculation. (MEM=3497.08 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:26    500s] End delay calculation (fullDC). (MEM=3497.08 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:17:26    500s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 3497.1M) ***
[02/03 14:17:26    500s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3528.1M)
[02/03 14:17:26    500s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:17:26    500s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3497.1M)
[02/03 14:17:26    500s] Starting SI iteration 2
[02/03 14:17:26    500s] Calculate early delays in OCV mode...
[02/03 14:17:26    500s] Calculate late delays in OCV mode...
[02/03 14:17:26    500s] Start delay calculation (fullDC) (4 T). (MEM=3378.21)
[02/03 14:17:26    500s] End AAE Lib Interpolated Model. (MEM=3378.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:26    500s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:17:26    500s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:17:26    500s] Total number of fetched objects 59
[02/03 14:17:26    500s] AAE_INFO-618: Total number of nets in the design is 61,  6.6 percent of the nets selected for SI analysis
[02/03 14:17:26    500s] End delay calculation. (MEM=3539.88 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:26    500s] End delay calculation (fullDC). (MEM=3539.88 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:26    500s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3539.9M) ***
[02/03 14:17:26    500s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:08:21 mem=3568.9M)
[02/03 14:17:26    500s] Effort level <high> specified for reg2reg path_group
[02/03 14:17:26    500s] All LLGs are deleted
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3418.9M, EPOCH TIME: 1706987846.275448
[02/03 14:17:26    500s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3418.9M, EPOCH TIME: 1706987846.275555
[02/03 14:17:26    500s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3418.9M, EPOCH TIME: 1706987846.275619
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3418.9M, EPOCH TIME: 1706987846.275786
[02/03 14:17:26    500s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:26    500s] Core basic site is core_ji3v
[02/03 14:17:26    500s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3418.9M, EPOCH TIME: 1706987846.283713
[02/03 14:17:26    500s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:17:26    500s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:17:26    500s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3419.9M, EPOCH TIME: 1706987846.285419
[02/03 14:17:26    500s] Fast DP-INIT is on for default
[02/03 14:17:26    500s] Atter site array init, number of instance map data is 0.
[02/03 14:17:26    500s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3419.9M, EPOCH TIME: 1706987846.285756
[02/03 14:17:26    500s] 
[02/03 14:17:26    500s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:26    500s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3419.9M, EPOCH TIME: 1706987846.286189
[02/03 14:17:26    500s] All LLGs are deleted
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3419.9M, EPOCH TIME: 1706987846.286363
[02/03 14:17:26    500s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3419.9M, EPOCH TIME: 1706987846.286422
[02/03 14:17:26    500s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.433  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:17:26    500s] All LLGs are deleted
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3588.2M, EPOCH TIME: 1706987846.341166
[02/03 14:17:26    500s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3588.2M, EPOCH TIME: 1706987846.341243
[02/03 14:17:26    500s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3588.2M, EPOCH TIME: 1706987846.341302
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3588.2M, EPOCH TIME: 1706987846.341453
[02/03 14:17:26    500s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:26    500s] Core basic site is core_ji3v
[02/03 14:17:26    500s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3588.2M, EPOCH TIME: 1706987846.348958
[02/03 14:17:26    500s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:17:26    500s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:17:26    500s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:3588.2M, EPOCH TIME: 1706987846.350271
[02/03 14:17:26    500s] Fast DP-INIT is on for default
[02/03 14:17:26    500s] Atter site array init, number of instance map data is 0.
[02/03 14:17:26    500s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3588.2M, EPOCH TIME: 1706987846.350530
[02/03 14:17:26    500s] 
[02/03 14:17:26    500s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:26    500s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3588.2M, EPOCH TIME: 1706987846.350805
[02/03 14:17:26    500s] All LLGs are deleted
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3588.2M, EPOCH TIME: 1706987846.350983
[02/03 14:17:26    500s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3588.2M, EPOCH TIME: 1706987846.351043
[02/03 14:17:26    500s] Density: 54.842%
------------------------------------------------------------------

[02/03 14:17:26    500s] All LLGs are deleted
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3588.2M, EPOCH TIME: 1706987846.352123
[02/03 14:17:26    500s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3588.2M, EPOCH TIME: 1706987846.352186
[02/03 14:17:26    500s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3588.2M, EPOCH TIME: 1706987846.352242
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3588.2M, EPOCH TIME: 1706987846.352370
[02/03 14:17:26    500s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:26    500s] Core basic site is core_ji3v
[02/03 14:17:26    500s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3588.2M, EPOCH TIME: 1706987846.359672
[02/03 14:17:26    500s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:17:26    500s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:17:26    500s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3588.2M, EPOCH TIME: 1706987846.360735
[02/03 14:17:26    500s] Fast DP-INIT is on for default
[02/03 14:17:26    500s] Atter site array init, number of instance map data is 0.
[02/03 14:17:26    500s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3588.2M, EPOCH TIME: 1706987846.361004
[02/03 14:17:26    500s] 
[02/03 14:17:26    500s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:26    500s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3588.2M, EPOCH TIME: 1706987846.361421
[02/03 14:17:26    500s] All LLGs are deleted
[02/03 14:17:26    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:26    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:26    500s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3588.2M, EPOCH TIME: 1706987846.361567
[02/03 14:17:26    500s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3588.2M, EPOCH TIME: 1706987846.361626
[02/03 14:17:26    500s] Reported timing to dir timingReports
[02/03 14:17:26    500s] Total CPU time: 0.82 sec
[02/03 14:17:26    500s] Total Real time: 1.0 sec
[02/03 14:17:26    500s] Total Memory Usage: 3419.246094 Mbytes
[02/03 14:17:26    500s] Reset AAE Options
[02/03 14:17:26    500s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:17:26    500s] *** timeDesign #15 [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), totSession cpu/real = 0:08:20.8/1:10:14.3 (0.1), mem = 3419.2M
[02/03 14:17:26    500s] 
[02/03 14:17:26    500s] =============================================================================================
[02/03 14:17:26    500s]  Final TAT Report : timeDesign #15                                              21.18-s099_1
[02/03 14:17:26    500s] =============================================================================================
[02/03 14:17:26    500s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:26    500s] ---------------------------------------------------------------------------------------------
[02/03 14:17:26    500s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:26    500s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:17:26    500s] [ DrvReport              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:26    500s] [ ExtractRC              ]      1   0:00:00.5  (  47.9 % )     0:00:00.5 /  0:00:00.3    0.5
[02/03 14:17:26    500s] [ TimingUpdate           ]      2   0:00:00.3  (  26.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/03 14:17:26    500s] [ FullDelayCalc          ]      2   0:00:00.1  (  11.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:17:26    500s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:17:26    500s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:17:26    500s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.0    0.8
[02/03 14:17:26    500s] ---------------------------------------------------------------------------------------------
[02/03 14:17:26    500s]  timeDesign #15 TOTAL               0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.8    0.8
[02/03 14:17:26    500s] ---------------------------------------------------------------------------------------------
[02/03 14:17:26    500s] 
[02/03 14:17:34    502s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:17:34    502s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
[02/03 14:17:34    502s] *** timeDesign #16 [begin] : totSession cpu/real = 0:08:22.1/1:10:22.0 (0.1), mem = 3419.2M
[02/03 14:17:34    502s]  Reset EOS DB
[02/03 14:17:34    502s] Ignoring AAE DB Resetting ...
[02/03 14:17:34    502s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3419.246M)
[02/03 14:17:34    502s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:17:34    502s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:17:34    502s] RC Extraction called in multi-corner(2) mode.
[02/03 14:17:34    502s] Process corner(s) are loaded.
[02/03 14:17:34    502s]  Corner: max_rc
[02/03 14:17:34    502s]  Corner: min_rc
[02/03 14:17:34    502s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
[02/03 14:17:34    502s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:17:34    502s]       RC Corner Indexes            0       1   
[02/03 14:17:34    502s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:17:34    502s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:17:34    502s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:34    502s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:34    502s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:17:34    502s] Shrink Factor                : 1.00000
[02/03 14:17:34    502s] 
[02/03 14:17:34    502s] Trim Metal Layers:
[02/03 14:17:34    502s] LayerId::1 widthSet size::4
[02/03 14:17:34    502s] LayerId::2 widthSet size::4
[02/03 14:17:34    502s] LayerId::3 widthSet size::4
[02/03 14:17:34    502s] LayerId::4 widthSet size::4
[02/03 14:17:34    502s] LayerId::5 widthSet size::4
[02/03 14:17:34    502s] LayerId::6 widthSet size::2
[02/03 14:17:34    502s] eee: pegSigSF::1.070000
[02/03 14:17:34    502s] Initializing multi-corner capacitance tables ... 
[02/03 14:17:34    502s] Initializing multi-corner resistance tables ...
[02/03 14:17:34    502s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:17:34    502s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:17:34    502s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:17:34    502s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:17:34    502s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:34    502s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:34    502s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:17:34    502s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3417.2M)
[02/03 14:17:34    502s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for storing RC.
[02/03 14:17:34    502s] Extracted 10.3275% (CPU Time= 0:00:00.0  MEM= 3437.3M)
[02/03 14:17:34    502s] Extracted 20.403% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Extracted 30.4786% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Extracted 40.3023% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Extracted 50.3778% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Extracted 60.4534% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Extracted 70.2771% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Extracted 80.3526% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Extracted 90.4282% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3461.3M)
[02/03 14:17:34    502s] Number of Extracted Resistors     : 659
[02/03 14:17:34    502s] Number of Extracted Ground Cap.   : 698
[02/03 14:17:34    502s] Number of Extracted Coupling Cap. : 884
[02/03 14:17:34    502s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3437.250M)
[02/03 14:17:34    502s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:17:34    502s]  Corner: max_rc
[02/03 14:17:34    502s]  Corner: min_rc
[02/03 14:17:34    502s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3437.2M)
[02/03 14:17:34    502s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:17:34    502s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3445.250M)
[02/03 14:17:34    502s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3445.250M)
[02/03 14:17:34    502s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3445.250M)
[02/03 14:17:34    502s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:17:34    502s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 0 access done (mem: 3445.250M)
[02/03 14:17:34    502s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=3445.250M)
[02/03 14:17:34    502s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3445.250M)
[02/03 14:17:34    502s] Effort level <high> specified for reg2reg path_group
[02/03 14:17:34    502s] All LLGs are deleted
[02/03 14:17:34    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:34    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:34    502s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3364.9M, EPOCH TIME: 1706987854.721958
[02/03 14:17:34    502s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3364.9M, EPOCH TIME: 1706987854.722057
[02/03 14:17:34    502s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3364.9M, EPOCH TIME: 1706987854.722131
[02/03 14:17:34    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:34    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:34    502s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3364.9M, EPOCH TIME: 1706987854.722320
[02/03 14:17:34    502s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:34    502s] Core basic site is core_ji3v
[02/03 14:17:34    502s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3364.9M, EPOCH TIME: 1706987854.730220
[02/03 14:17:34    502s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:17:34    502s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:17:34    502s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3364.9M, EPOCH TIME: 1706987854.731256
[02/03 14:17:34    502s] Fast DP-INIT is on for default
[02/03 14:17:34    502s] Atter site array init, number of instance map data is 0.
[02/03 14:17:34    502s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3364.9M, EPOCH TIME: 1706987854.731535
[02/03 14:17:34    502s] 
[02/03 14:17:34    502s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:34    502s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3364.9M, EPOCH TIME: 1706987854.731900
[02/03 14:17:34    502s] All LLGs are deleted
[02/03 14:17:34    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:34    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:34    502s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3364.9M, EPOCH TIME: 1706987854.732080
[02/03 14:17:34    502s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3364.9M, EPOCH TIME: 1706987854.732140
[02/03 14:17:34    502s] OPTC: user 20.0
[02/03 14:17:34    502s] Starting delay calculation for Hold views
[02/03 14:17:34    502s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:17:34    502s] AAE_INFO: resetNetProps viewIdx 1 
[02/03 14:17:34    502s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:17:34    502s] #################################################################################
[02/03 14:17:34    502s] # Design Stage: PostRoute
[02/03 14:17:34    502s] # Design Name: counter
[02/03 14:17:34    502s] # Design Mode: 180nm
[02/03 14:17:34    502s] # Analysis Mode: MMMC OCV 
[02/03 14:17:34    502s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:17:34    502s] # Signoff Settings: SI On 
[02/03 14:17:34    502s] #################################################################################
[02/03 14:17:34    502s] Topological Sorting (REAL = 0:00:00.0, MEM = 3356.9M, InitMEM = 3356.9M)
[02/03 14:17:34    502s] Setting infinite Tws ...
[02/03 14:17:34    502s] First Iteration Infinite Tw... 
[02/03 14:17:34    502s] Calculate late delays in OCV mode...
[02/03 14:17:34    502s] Calculate early delays in OCV mode...
[02/03 14:17:34    502s] Start delay calculation (fullDC) (4 T). (MEM=3356.86)
[02/03 14:17:34    502s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:17:34    502s] 
[02/03 14:17:34    502s] Trim Metal Layers:
[02/03 14:17:34    502s] LayerId::1 widthSet size::4
[02/03 14:17:34    502s] LayerId::2 widthSet size::4
[02/03 14:17:34    502s] LayerId::3 widthSet size::4
[02/03 14:17:34    502s] LayerId::4 widthSet size::4
[02/03 14:17:34    502s] LayerId::5 widthSet size::4
[02/03 14:17:34    502s] LayerId::6 widthSet size::2
[02/03 14:17:34    502s] eee: pegSigSF::1.070000
[02/03 14:17:34    502s] Initializing multi-corner capacitance tables ... 
[02/03 14:17:34    502s] Initializing multi-corner resistance tables ...
[02/03 14:17:34    502s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:17:34    502s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:17:34    502s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:17:34    502s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:17:34    502s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:34    502s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:17:34    502s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:17:34    502s] End AAE Lib Interpolated Model. (MEM=3368.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:34    502s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d' for reading (mem: 3368.469M)
[02/03 14:17:34    502s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3368.5M)
[02/03 14:17:34    502s] AAE_INFO: 4 threads acquired from CTE.
[02/03 14:17:34    502s] Total number of fetched objects 59
[02/03 14:17:34    502s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:17:34    502s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:34    502s] End delay calculation. (MEM=3508.16 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:34    502s] End delay calculation (fullDC). (MEM=3508.16 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:17:34    502s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3508.2M) ***
[02/03 14:17:34    502s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3539.2M)
[02/03 14:17:34    502s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:17:34    502s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3508.2M)
[02/03 14:17:34    502s] Starting SI iteration 2
[02/03 14:17:34    502s] Calculate late delays in OCV mode...
[02/03 14:17:34    502s] Calculate early delays in OCV mode...
[02/03 14:17:34    502s] Start delay calculation (fullDC) (4 T). (MEM=3392.29)
[02/03 14:17:34    502s] End AAE Lib Interpolated Model. (MEM=3392.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:17:34    502s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 2. 
[02/03 14:17:34    502s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:17:34    502s] Total number of fetched objects 59
[02/03 14:17:34    502s] AAE_INFO-618: Total number of nets in the design is 61,  3.3 percent of the nets selected for SI analysis
[02/03 14:17:34    502s] End delay calculation. (MEM=3553.95 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:34    502s] End delay calculation (fullDC). (MEM=3553.95 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:17:34    502s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3553.9M) ***
[02/03 14:17:35    502s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:08:23 mem=3583.0M)
[02/03 14:17:35    502s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.536  |  0.536  |  0.763  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:17:35    502s] All LLGs are deleted
[02/03 14:17:35    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3485.4M, EPOCH TIME: 1706987855.069408
[02/03 14:17:35    502s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3485.4M, EPOCH TIME: 1706987855.069526
[02/03 14:17:35    502s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3485.4M, EPOCH TIME: 1706987855.069593
[02/03 14:17:35    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3485.4M, EPOCH TIME: 1706987855.069788
[02/03 14:17:35    502s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:35    502s] Core basic site is core_ji3v
[02/03 14:17:35    502s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3485.4M, EPOCH TIME: 1706987855.077243
[02/03 14:17:35    502s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:17:35    502s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:17:35    502s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3486.4M, EPOCH TIME: 1706987855.078737
[02/03 14:17:35    502s] Fast DP-INIT is on for default
[02/03 14:17:35    502s] Atter site array init, number of instance map data is 0.
[02/03 14:17:35    502s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3486.4M, EPOCH TIME: 1706987855.079085
[02/03 14:17:35    502s] 
[02/03 14:17:35    502s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:35    502s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3486.4M, EPOCH TIME: 1706987855.079482
[02/03 14:17:35    502s] All LLGs are deleted
[02/03 14:17:35    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:35    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3486.4M, EPOCH TIME: 1706987855.079635
[02/03 14:17:35    502s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3486.4M, EPOCH TIME: 1706987855.079694
[02/03 14:17:35    502s] Density: 54.842%
------------------------------------------------------------------

[02/03 14:17:35    502s] All LLGs are deleted
[02/03 14:17:35    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3486.4M, EPOCH TIME: 1706987855.080816
[02/03 14:17:35    502s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3486.4M, EPOCH TIME: 1706987855.080881
[02/03 14:17:35    502s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3486.4M, EPOCH TIME: 1706987855.080938
[02/03 14:17:35    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3486.4M, EPOCH TIME: 1706987855.081066
[02/03 14:17:35    502s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:35    502s] Core basic site is core_ji3v
[02/03 14:17:35    502s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3486.4M, EPOCH TIME: 1706987855.088295
[02/03 14:17:35    502s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:17:35    502s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:17:35    502s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3486.4M, EPOCH TIME: 1706987855.088850
[02/03 14:17:35    502s] Fast DP-INIT is on for default
[02/03 14:17:35    502s] Atter site array init, number of instance map data is 0.
[02/03 14:17:35    502s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3486.4M, EPOCH TIME: 1706987855.089166
[02/03 14:17:35    502s] 
[02/03 14:17:35    502s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:35    502s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3486.4M, EPOCH TIME: 1706987855.089511
[02/03 14:17:35    502s] All LLGs are deleted
[02/03 14:17:35    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:17:35    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:35    502s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3486.4M, EPOCH TIME: 1706987855.089653
[02/03 14:17:35    502s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3486.4M, EPOCH TIME: 1706987855.089711
[02/03 14:17:35    502s] Reported timing to dir timingReports
[02/03 14:17:35    502s] Total CPU time: 0.77 sec
[02/03 14:17:35    502s] Total Real time: 1.0 sec
[02/03 14:17:35    502s] Total Memory Usage: 3364.675781 Mbytes
[02/03 14:17:35    502s] Reset AAE Options
[02/03 14:17:35    502s] *** timeDesign #16 [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), totSession cpu/real = 0:08:22.8/1:10:23.0 (0.1), mem = 3364.7M
[02/03 14:17:35    502s] 
[02/03 14:17:35    502s] =============================================================================================
[02/03 14:17:35    502s]  Final TAT Report : timeDesign #16                                              21.18-s099_1
[02/03 14:17:35    502s] =============================================================================================
[02/03 14:17:35    502s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:17:35    502s] ---------------------------------------------------------------------------------------------
[02/03 14:17:35    502s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:17:35    502s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.7 % )     0:00:00.4 /  0:00:00.4    1.1
[02/03 14:17:35    502s] [ ExtractRC              ]      1   0:00:00.5  (  52.1 % )     0:00:00.5 /  0:00:00.3    0.6
[02/03 14:17:35    502s] [ TimingUpdate           ]      1   0:00:00.2  (  22.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/03 14:17:35    502s] [ FullDelayCalc          ]      2   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/03 14:17:35    502s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[02/03 14:17:35    502s] [ GenerateReports        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.1
[02/03 14:17:35    502s] [ MISC                   ]          0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/03 14:17:35    502s] ---------------------------------------------------------------------------------------------
[02/03 14:17:35    502s]  timeDesign #16 TOTAL               0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.8    0.8
[02/03 14:17:35    502s] ---------------------------------------------------------------------------------------------
[02/03 14:17:35    502s] 
[02/03 14:17:58    505s] <CMD> setNanoRouteMode -droutePostRouteSwapVia multiCut
[02/03 14:17:58    505s] #WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
[02/03 14:17:58    505s] <CMD> routeDesign -viaOpt
[02/03 14:17:58    505s] #% Begin routeDesign (date=02/03 14:17:58, mem=2207.6M)
[02/03 14:17:58    505s] ### Time Record (routeDesign) is installed.
[02/03 14:17:58    505s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2207.63 (MB), peak = 2355.48 (MB)
[02/03 14:17:58    505s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/03 14:17:58    505s] #**INFO: setDesignMode -flowEffort standard
[02/03 14:17:58    505s] #**INFO: setDesignMode -powerEffort none
[02/03 14:17:58    505s] **INFO: User settings:
[02/03 14:17:58    505s] setNanoRouteMode -drouteAntennaFactor                           1
[02/03 14:17:58    505s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[02/03 14:17:58    505s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[02/03 14:17:58    505s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[02/03 14:17:58    505s] setNanoRouteMode -drouteStartIteration                          0
[02/03 14:17:58    505s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[02/03 14:17:58    505s] setNanoRouteMode -extractThirdPartyCompatible                   false
[02/03 14:17:58    505s] setNanoRouteMode -grouteExpTdStdDelay                           91
[02/03 14:17:58    505s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[02/03 14:17:58    505s] setNanoRouteMode -routeBottomRoutingLayer                       1
[02/03 14:17:58    505s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[02/03 14:17:58    505s] setNanoRouteMode -routeTopRoutingLayer                          4
[02/03 14:17:58    505s] setNanoRouteMode -routeWithSiDriven                             false
[02/03 14:17:58    505s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[02/03 14:17:58    505s] setNanoRouteMode -routeWithTimingDriven                         false
[02/03 14:17:58    505s] setNanoRouteMode -timingEngine                                  {}
[02/03 14:17:58    505s] setDesignMode -process                                          180
[02/03 14:17:58    505s] setExtractRCMode -coupled                                       true
[02/03 14:17:58    505s] setExtractRCMode -coupling_c_th                                 3
[02/03 14:17:58    505s] setExtractRCMode -engine                                        postRoute
[02/03 14:17:58    505s] setExtractRCMode -noCleanRCDB                                   true
[02/03 14:17:58    505s] setExtractRCMode -nrNetInMemory                                 100000
[02/03 14:17:58    505s] setExtractRCMode -relative_c_th                                 0.03
[02/03 14:17:58    505s] setExtractRCMode -total_c_th                                    5
[02/03 14:17:58    505s] setDelayCalMode -enable_high_fanout                             true
[02/03 14:17:58    505s] setDelayCalMode -engine                                         aae
[02/03 14:17:58    505s] setDelayCalMode -ignoreNetLoad                                  false
[02/03 14:17:58    505s] setDelayCalMode -SIAware                                        true
[02/03 14:17:58    505s] setDelayCalMode -socv_accuracy_mode                             low
[02/03 14:17:58    505s] setSIMode -separate_delta_delay_on_data                         true
[02/03 14:17:58    505s] 
[02/03 14:17:58    505s] #**INFO: multi-cut via swapping will be performed after routing.
[02/03 14:17:58    505s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/03 14:17:58    505s] OPERPROF: Starting checkPlace at level 1, MEM:3364.7M, EPOCH TIME: 1706987878.189252
[02/03 14:17:58    505s] Processing tracks to init pin-track alignment.
[02/03 14:17:58    505s] z: 2, totalTracks: 1
[02/03 14:17:58    505s] z: 4, totalTracks: 1
[02/03 14:17:58    505s] z: 6, totalTracks: 1
[02/03 14:17:58    505s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:17:58    505s] All LLGs are deleted
[02/03 14:17:58    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:58    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:58    505s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3364.7M, EPOCH TIME: 1706987878.190422
[02/03 14:17:58    505s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3364.7M, EPOCH TIME: 1706987878.190500
[02/03 14:17:58    505s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3364.7M, EPOCH TIME: 1706987878.190550
[02/03 14:17:58    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:58    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:58    505s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3364.7M, EPOCH TIME: 1706987878.190730
[02/03 14:17:58    505s] Max number of tech site patterns supported in site array is 256.
[02/03 14:17:58    505s] Core basic site is core_ji3v
[02/03 14:17:58    505s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3364.7M, EPOCH TIME: 1706987878.190846
[02/03 14:17:58    505s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:17:58    505s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:17:58    505s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3364.7M, EPOCH TIME: 1706987878.191452
[02/03 14:17:58    505s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:17:58    505s] SiteArray: use 16,384 bytes
[02/03 14:17:58    505s] SiteArray: current memory after site array memory allocation 3364.7M
[02/03 14:17:58    505s] SiteArray: FP blocked sites are writable
[02/03 14:17:58    505s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:17:58    505s] Atter site array init, number of instance map data is 0.
[02/03 14:17:58    505s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:3364.7M, EPOCH TIME: 1706987878.191997
[02/03 14:17:58    505s] 
[02/03 14:17:58    505s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:17:58    505s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3364.7M, EPOCH TIME: 1706987878.192398
[02/03 14:17:58    505s] Begin checking placement ... (start mem=3364.7M, init mem=3364.7M)
[02/03 14:17:58    505s] Begin checking exclusive groups violation ...
[02/03 14:17:58    505s] There are 0 groups to check, max #box is 0, total #box is 0
[02/03 14:17:58    505s] Finished checking exclusive groups violations. Found 0 Vio.
[02/03 14:17:58    505s] 
[02/03 14:17:58    505s] Running CheckPlace using 4 threads!...
[02/03 14:17:58    505s] 
[02/03 14:17:58    505s] ...checkPlace MT is done!
[02/03 14:17:58    505s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:17:58    505s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:17:58    505s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3332.7M, EPOCH TIME: 1706987878.197132
[02/03 14:17:58    505s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3332.7M, EPOCH TIME: 1706987878.197259
[02/03 14:17:58    505s] *info: Placed = 56             (Fixed = 2)
[02/03 14:17:58    505s] *info: Unplaced = 0           
[02/03 14:17:58    505s] Placement Density:54.84%(1307/2383)
[02/03 14:17:58    505s] Placement Density (including fixed std cells):54.84%(1307/2383)
[02/03 14:17:58    505s] All LLGs are deleted
[02/03 14:17:58    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[02/03 14:17:58    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:58    505s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3332.7M, EPOCH TIME: 1706987878.197444
[02/03 14:17:58    505s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3332.7M, EPOCH TIME: 1706987878.197511
[02/03 14:17:58    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:58    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:17:58    505s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3332.7M)
[02/03 14:17:58    505s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.009, MEM:3332.7M, EPOCH TIME: 1706987878.197928
[02/03 14:17:58    505s] 
[02/03 14:17:58    505s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/03 14:17:58    505s] *** Changed status on (0) nets in Clock.
[02/03 14:17:58    505s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3332.7M) ***
[02/03 14:17:58    505s] % Begin detailRoute (date=02/03 14:17:58, mem=2205.2M)
[02/03 14:17:58    505s] 
[02/03 14:17:58    505s] detailRoute
[02/03 14:17:58    505s] 
[02/03 14:17:58    505s] #Start detailRoute on Sat Feb  3 14:17:58 2024
[02/03 14:17:58    505s] #
[02/03 14:17:58    505s] ### Time Record (detailRoute) is installed.
[02/03 14:17:58    505s] ### Time Record (Pre Callback) is installed.
[02/03 14:17:58    505s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d': 59 access done (mem: 3364.676M)
[02/03 14:17:58    505s] ### Time Record (Pre Callback) is uninstalled.
[02/03 14:17:58    505s] ### Time Record (DB Import) is installed.
[02/03 14:17:58    505s] ### Net info: total nets: 61
[02/03 14:17:58    505s] ### Net info: dirty nets: 0
[02/03 14:17:58    505s] ### Net info: marked as disconnected nets: 0
[02/03 14:17:58    505s] #num needed restored net=0
[02/03 14:17:58    505s] #need_extraction net=0 (total=61)
[02/03 14:17:58    505s] ### Net info: fully routed nets: 59
[02/03 14:17:58    505s] ### Net info: trivial (< 2 pins) nets: 2
[02/03 14:17:58    505s] ### Net info: unrouted nets: 0
[02/03 14:17:58    505s] ### Net info: re-extraction nets: 0
[02/03 14:17:58    505s] ### Net info: ignored nets: 0
[02/03 14:17:58    505s] ### Net info: skip routing nets: 0
[02/03 14:17:58    505s] ### import design signature (75): route=1919887998 fixed_route=1646519710 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1392733995 dirty_area=0 del_dirty_area=0 cell=556132945 placement=638710408 pin_access=1718596109 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:17:58    505s] ### Time Record (DB Import) is uninstalled.
[02/03 14:17:58    505s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[02/03 14:17:58    505s] #RTESIG:78da95d2c94ec330100660ce3cc5c8eda1486df1d8711c5f59ae80ca72ad0c71da48a983
[02/03 14:17:58    505s] #       bc20f5edb1da5351c8e2eb7cf93de3cc6cfef1b801c2708dc5ca53a5b6084f1bc6a9a472
[02/03 14:17:58    505s] #       854a885b86db547abf23d7b3f9f3cb9b2ca0d28d37b0f86cdb6609e5d1ea43fd05a5a974
[02/03 14:17:58    505s] #       6c027813426d7737678d5c02aee9e9c0a26a5a1d9610bd717f1c4fe509b159ce21e5d536
[02/03 14:17:58    505s] #       989d719d89922a20a748020b1f5caa743ba4400ee98afa3e86212a80fcd42ec4d6b70fe7
[02/03 14:17:58    505s] #       c65e4d88df039f6519101d439b5830ce6a77ec742ab9294f4b915ffa8e4c445e4070716c
[02/03 14:17:58    505s] #       260a3e8dcb295cc81cd49875c09c5ef6d1690a3a3cbf5408d8bf29c9e440f6f56edfff1f
[02/03 14:17:58    505s] #       b15069557cd0b6d4ae4cd6d878f84f2210db5ad3a71832313424c32c1fb5c60c0b0659ff
[02/03 14:17:58    505s] #       a08cd1d4d6400ea36cf05513cac620310271d5d3d2d52f860b6dd3
[02/03 14:17:58    505s] #
[02/03 14:17:58    505s] ### Time Record (Data Preparation) is installed.
[02/03 14:17:58    505s] #Start routing data preparation on Sat Feb  3 14:17:58 2024
[02/03 14:17:58    505s] #
[02/03 14:17:58    505s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:58    505s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:58    505s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:58    505s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:58    505s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:58    505s] #Build and mark too close pins for the same net.
[02/03 14:17:58    505s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[02/03 14:17:58    505s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:17:58    505s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:17:58    505s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[02/03 14:17:58    505s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[02/03 14:17:58    505s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[02/03 14:17:58    505s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[02/03 14:17:58    505s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[02/03 14:17:58    505s] #pin_access_rlayer=2(MET2)
[02/03 14:17:58    505s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/03 14:17:58    505s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/03 14:17:58    505s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2210.42 (MB), peak = 2355.48 (MB)
[02/03 14:17:58    505s] #Regenerating Ggrids automatically.
[02/03 14:17:58    505s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[02/03 14:17:58    505s] #Using automatically generated G-grids.
[02/03 14:17:59    506s] #Done routing data preparation.
[02/03 14:17:59    506s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2212.47 (MB), peak = 2355.48 (MB)
[02/03 14:17:59    506s] ### Time Record (Data Preparation) is uninstalled.
[02/03 14:17:59    506s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:59    506s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:59    506s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:59    506s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:59    506s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:59    506s] #Minimum voltage of a net in the design = 0.000.
[02/03 14:17:59    506s] #Maximum voltage of a net in the design = 3.600.
[02/03 14:17:59    506s] #Voltage range [0.000 - 3.600] has 59 nets.
[02/03 14:17:59    506s] #Voltage range [0.000 - 0.000] has 1 net.
[02/03 14:17:59    506s] #Voltage range [3.000 - 3.600] has 1 net.
[02/03 14:17:59    506s] ### Time Record (Post Route Via Swapping) is installed.
[02/03 14:17:59    506s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[02/03 14:17:59    506s] #
[02/03 14:17:59    506s] #Start Post Route via swapping...
[02/03 14:17:59    506s] #   number of violations = 0
[02/03 14:17:59    506s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2218.65 (MB), peak = 2355.48 (MB)
[02/03 14:17:59    506s] #CELL_VIEW counter,init has no DRC violation.
[02/03 14:17:59    506s] #Total number of DRC violations = 0
[02/03 14:17:59    506s] #Total number of process antenna violations = 0
[02/03 14:17:59    506s] #Total number of net violated process antenna rule = 0
[02/03 14:17:59    506s] #Post Route via swapping is done.
[02/03 14:17:59    506s] ### Time Record (Post Route Via Swapping) is uninstalled.
[02/03 14:17:59    506s] #Total wire length = 1350 um.
[02/03 14:17:59    506s] #Total half perimeter of net bounding box = 1228 um.
[02/03 14:17:59    506s] #Total wire length on LAYER MET1 = 149 um.
[02/03 14:17:59    506s] #Total wire length on LAYER MET2 = 573 um.
[02/03 14:17:59    506s] #Total wire length on LAYER MET3 = 477 um.
[02/03 14:17:59    506s] #Total wire length on LAYER MET4 = 152 um.
[02/03 14:17:59    506s] #Total wire length on LAYER METTP = 0 um.
[02/03 14:17:59    506s] #Total wire length on LAYER METTPL = 0 um.
[02/03 14:17:59    506s] #Total number of vias = 248
[02/03 14:17:59    506s] #Total number of multi-cut vias = 226 ( 91.1%)
[02/03 14:17:59    506s] #Total number of single cut vias = 22 (  8.9%)
[02/03 14:17:59    506s] #Up-Via Summary (total 248):
[02/03 14:17:59    506s] #                   single-cut          multi-cut      Total
[02/03 14:17:59    506s] #-----------------------------------------------------------
[02/03 14:17:59    506s] # MET1              22 ( 14.7%)       128 ( 85.3%)        150
[02/03 14:17:59    506s] # MET2               0 (  0.0%)        86 (100.0%)         86
[02/03 14:17:59    506s] # MET3               0 (  0.0%)        12 (100.0%)         12
[02/03 14:17:59    506s] #-----------------------------------------------------------
[02/03 14:17:59    506s] #                   22 (  8.9%)       226 ( 91.1%)        248 
[02/03 14:17:59    506s] #
[02/03 14:17:59    506s] ### Time Record (DB Export) is installed.
[02/03 14:17:59    506s] ### export design design signature (80): route=1876173696 fixed_route=1646519710 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1577379794 dirty_area=0 del_dirty_area=0 cell=556132945 placement=638710408 pin_access=1718596109 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:17:59    506s] ### Time Record (DB Export) is uninstalled.
[02/03 14:17:59    506s] ### Time Record (Post Callback) is installed.
[02/03 14:17:59    506s] ### Time Record (Post Callback) is uninstalled.
[02/03 14:17:59    506s] #
[02/03 14:17:59    506s] #detailRoute statistics:
[02/03 14:17:59    506s] #Cpu time = 00:00:01
[02/03 14:17:59    506s] #Elapsed time = 00:00:01
[02/03 14:17:59    506s] #Increased memory = 8.27 (MB)
[02/03 14:17:59    506s] #Total memory = 2213.43 (MB)
[02/03 14:17:59    506s] #Peak memory = 2355.48 (MB)
[02/03 14:17:59    506s] #Number of warnings = 0
[02/03 14:17:59    506s] #Total number of warnings = 6
[02/03 14:17:59    506s] #Number of fails = 0
[02/03 14:17:59    506s] #Total number of fails = 0
[02/03 14:17:59    506s] #Complete detailRoute on Sat Feb  3 14:17:59 2024
[02/03 14:17:59    506s] #
[02/03 14:17:59    506s] ### import design signature (81): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1718596109 inst_pattern=1 via=1588046920 routing_via=1346020735
[02/03 14:17:59    506s] ### Time Record (detailRoute) is uninstalled.
[02/03 14:17:59    507s] % End detailRoute (date=02/03 14:17:59, total cpu=0:00:01.3, real=0:00:01.0, peak res=2213.3M, current mem=2213.3M)
[02/03 14:17:59    507s] #Default setup view is reset to slow_functional_mode.
[02/03 14:17:59    507s] AAE_INFO: Post Route call back at the end of routeDesign
[02/03 14:17:59    507s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2208.77 (MB), peak = 2355.48 (MB)
[02/03 14:17:59    507s] 
[02/03 14:17:59    507s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:17:59    507s] Severity  ID               Count  Summary                                  
[02/03 14:17:59    507s] WARNING   NRIF-80              1  When droutePostRouteSwapVia is set to 'm...
[02/03 14:17:59    507s] *** Message Summary: 1 warning(s), 0 error(s)
[02/03 14:17:59    507s] 
[02/03 14:17:59    507s] ### Time Record (routeDesign) is uninstalled.
[02/03 14:17:59    507s] ### 
[02/03 14:17:59    507s] ###   Scalability Statistics
[02/03 14:17:59    507s] ### 
[02/03 14:17:59    507s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:17:59    507s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/03 14:17:59    507s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:17:59    507s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:59    507s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:59    507s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:59    507s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:59    507s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/03 14:17:59    507s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[02/03 14:17:59    507s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[02/03 14:17:59    507s] ### --------------------------------+----------------+----------------+----------------+
[02/03 14:17:59    507s] ### 
[02/03 14:17:59    507s] #% End routeDesign (date=02/03 14:17:59, total cpu=0:00:01.4, real=0:00:01.0, peak res=2213.3M, current mem=2208.8M)
[02/03 14:18:02    507s] <CMD> zoomBox 4.16200 -1.15000 72.75300 60.25400
[02/03 14:18:03    507s] <CMD> zoomBox 10.81700 0.99300 69.11900 53.18600
[02/03 14:18:05    507s] <CMD> zoomBox 29.06400 7.65400 59.49800 34.89900
[02/03 14:18:07    507s] <CMD> zoomBox 34.67900 9.82700 56.66900 29.51300
[02/03 14:18:08    507s] <CMD> zoomBox 29.16000 8.03000 59.59700 35.27800
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -quiet -area
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -check_only -quiet
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/03 14:18:21    508s] <CMD> get_verify_drc_mode -limit -quiet
[02/03 14:18:26    508s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[02/03 14:18:26    508s] <CMD> verify_drc
[02/03 14:18:26    508s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/03 14:18:26    508s] #-check_same_via_cell true               # bool, default=false, user setting
[02/03 14:18:26    508s] #-report counter.drc.rpt                 # string, default="", user setting
[02/03 14:18:26    508s]  *** Starting Verify DRC (MEM: 3362.4) ***
[02/03 14:18:26    508s] 
[02/03 14:18:26    508s]   VERIFY DRC ...... Starting Verification
[02/03 14:18:26    508s]   VERIFY DRC ...... Initializing
[02/03 14:18:26    508s]   VERIFY DRC ...... Deleting Existing Violations
[02/03 14:18:26    508s]   VERIFY DRC ...... Creating Sub-Areas
[02/03 14:18:26    508s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[02/03 14:18:26    508s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[02/03 14:18:26    508s]   VERIFY DRC ...... Using new threading
[02/03 14:18:26    508s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 73.360 64.960} 1 of 1
[02/03 14:18:26    508s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/03 14:18:26    508s] 
[02/03 14:18:26    508s]   Verification Complete : 0 Viols.
[02/03 14:18:26    508s] 
[02/03 14:18:26    508s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 264.1M) ***
[02/03 14:18:26    508s] 
[02/03 14:18:26    508s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/03 14:18:41    508s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/03 14:18:41    508s] VERIFY_CONNECTIVITY use new engine.
[02/03 14:18:41    508s] 
[02/03 14:18:41    508s] ******** Start: VERIFY CONNECTIVITY ********
[02/03 14:18:41    508s] Start Time: Sat Feb  3 14:18:41 2024
[02/03 14:18:41    508s] 
[02/03 14:18:41    508s] Design Name: counter
[02/03 14:18:41    508s] Database Units: 1000
[02/03 14:18:41    508s] Design Boundary: (0.0000, 0.0000) (73.3600, 64.9600)
[02/03 14:18:41    508s] Error Limit = 1000; Warning Limit = 50
[02/03 14:18:41    508s] Check all nets
[02/03 14:18:41    508s] Use 4 pthreads
[02/03 14:18:41    508s] 
[02/03 14:18:41    508s] Begin Summary 
[02/03 14:18:41    508s]   Found no problems or warnings.
[02/03 14:18:41    508s] End Summary
[02/03 14:18:41    508s] 
[02/03 14:18:41    508s] End Time: Sat Feb  3 14:18:41 2024
[02/03 14:18:41    508s] Time Elapsed: 0:00:00.0
[02/03 14:18:41    508s] 
[02/03 14:18:41    508s] ******** End: VERIFY CONNECTIVITY ********
[02/03 14:18:41    508s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/03 14:18:41    508s]   (CPU Time: 0:00:00.0  MEM: 32.016M)
[02/03 14:18:41    508s] 
[02/03 14:19:13    510s] <CMD> saveDesign counter_ld_fp_pw_pn_pl_cts_rt
[02/03 14:19:13    510s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[02/03 14:19:13    510s] #% Begin save design ... (date=02/03 14:19:13, mem=2214.3M)
[02/03 14:19:13    510s] ----- oaOut ---------------------------
[02/03 14:19:13    510s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn_pl_cts_rt
[02/03 14:19:13    510s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 14:19:13    510s] Special routes: 43 strips and 45 vias are created in OpenAccess database.
[02/03 14:19:13    510s] Signal Routes: Created 232 routes.
[02/03 14:19:13    510s] Created 56 insts; 112 instTerms; 61 nets; 0 routes.
[02/03 14:19:13    510s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:19:13    510s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:19:13    510s] TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:19:13    510s] % Begin Save ccopt configuration ... (date=02/03 14:19:13, mem=2214.4M)
[02/03 14:19:13    510s] % End Save ccopt configuration ... (date=02/03 14:19:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2214.7M, current mem=2214.7M)
[02/03 14:19:13    510s] % Begin Save AAE data ... (date=02/03 14:19:13, mem=2214.7M)
[02/03 14:19:13    510s] Saving AAE Data ...
[02/03 14:19:14    510s] AAE DB initialization (MEM=3408.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/03 14:19:14    510s] % End Save AAE data ... (date=02/03 14:19:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=2215.5M, current mem=2215.5M)
[02/03 14:19:14    510s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[02/03 14:19:14    510s] Type 'man IMPCTE-104' for more detail.
[02/03 14:19:14    510s] Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt/inn_data/gui.pref.tcl ...
[02/03 14:19:14    510s] Saving mode setting ...
[02/03 14:19:14    510s] Saving global file ...
[02/03 14:19:14    510s] #Saving pin access data to file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt/inn_data/counter.apa ...
[02/03 14:19:14    510s] #
[02/03 14:19:14    510s] Saving thumbnail file...
[02/03 14:19:14    510s] % Begin Save power constraints data ... (date=02/03 14:19:14, mem=2218.4M)
[02/03 14:19:14    510s] % End Save power constraints data ... (date=02/03 14:19:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2218.4M, current mem=2218.4M)
[02/03 14:19:14    510s] Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
[02/03 14:19:15    510s] Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt/inn_data/counter.prop
[02/03 14:19:15    510s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:01.0 mem=3407.6M) ***
[02/03 14:19:15    510s] #% End save design ... (date=02/03 14:19:15, total cpu=0:00:00.5, real=0:00:02.0, peak res=2218.6M, current mem=2218.6M)
[02/03 14:19:15    510s] 
[02/03 14:19:15    510s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:19:15    510s] Severity  ID               Count  Summary                                  
[02/03 14:19:15    510s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[02/03 14:19:15    510s] *** Message Summary: 1 warning(s), 0 error(s)
[02/03 14:19:15    510s] 
[02/03 14:19:33    511s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:19:33    511s] <CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_signOff -outDir timingReports
[02/03 14:19:33    511s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[02/03 14:19:33    511s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[02/03 14:19:33    511s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[02/03 14:19:33    511s] *** timeDesign #17 [begin] : totSession cpu/real = 0:08:31.5/1:12:21.0 (0.1), mem = 3412.7M
[02/03 14:19:33    511s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[02/03 14:19:33    511s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[02/03 14:19:33    511s]  Reset EOS DB
[02/03 14:19:33    511s] Ignoring AAE DB Resetting ...
[02/03 14:19:33    511s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:33    511s] Deleting AAE DB and timing data for delay calculations...
[02/03 14:19:33    511s] AAE DB initialization (MEM=3412.7 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/03 14:19:33    511s] [14:19:33.272058] Periodic Lic check successful
[14:19:33.272089] Feature usage summary:
[14:19:33.272090] Innovus_Impl_System
[14:19:33.272090] Tempus_Timing_Signoff_XL

[02/03 14:19:33    511s] This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
[02/03 14:19:33    511s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[02/03 14:19:33    511s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:33    511s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:33    511s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:33    511s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:33    511s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Starting delay calculation for Setup views
[02/03 14:19:33    511s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:19:33    511s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:19:33    511s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:19:33    511s] #################################################################################
[02/03 14:19:33    511s] # Design Stage: PostRoute
[02/03 14:19:33    511s] # Design Name: counter
[02/03 14:19:33    511s] # Design Mode: 180nm
[02/03 14:19:33    511s] # Analysis Mode: MMMC OCV 
[02/03 14:19:33    511s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:19:33    511s] # Signoff Settings: SI On 
[02/03 14:19:33    511s] #################################################################################
[02/03 14:19:33    511s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:33    511s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[02/03 14:19:33    511s] Topological Sorting (REAL = 0:00:00.0, MEM = 3410.5M, InitMEM = 3410.5M)
Setting infinite Tws ...
[02/03 14:19:33    511s] First Iteration Infinite Tw... 
[02/03 14:19:33    511s] Calculate early delays in OCV mode...
[02/03 14:19:33    511s] Calculate late delays in OCV mode...
[02/03 14:19:33    511s] Start delay calculation (fullDC) (4 T). (MEM=3411.5)
[02/03 14:19:33    511s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:33    511s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[02/03 14:19:33    511s] 
[02/03 14:19:33    511s] Trim Metal Layers:
[02/03 14:19:33    511s] LayerId::1 widthSet size::4
[02/03 14:19:33    511s] LayerId::2 widthSet size::4
[02/03 14:19:33    511s] LayerId::3 widthSet size::4
[02/03 14:19:33    511s] LayerId::4 widthSet size::4
[02/03 14:19:33    511s] LayerId::5 widthSet size::4
[02/03 14:19:33    511s] LayerId::6 widthSet size::2
[02/03 14:19:33    511s] eee: pegSigSF::1.070000
[02/03 14:19:33    511s] Initializing multi-corner capacitance tables ... 
[02/03 14:19:33    511s] Initializing multi-corner resistance tables ...
[02/03 14:19:33    511s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:19:33    511s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:19:33    511s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:19:33    511s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:19:33    511s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:19:33    511s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:19:33    511s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:19:33    511s] Start AAE Lib Loading. (MEM=3423.11)
[02/03 14:19:33    511s] End AAE Lib Loading. (MEM=3442.19 CPU=0:00:00.0 Real=0:00:00.0)
[02/03 14:19:33    511s] End AAE Lib Interpolated Model. (MEM=3442.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:33    511s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:33    511s] Total number of fetched objects 59
[02/03 14:19:33    511s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:33    511s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:33    511s] End delay calculation. (MEM=3652.04 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:33    511s] End delay calculation (fullDC). (MEM=3620.04 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:19:33    511s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3620.0M) ***
[02/03 14:19:33    511s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3651.0M)
[02/03 14:19:33    511s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:19:33    511s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3620.0M)
[02/03 14:19:33    511s] Starting SI iteration 2
[02/03 14:19:33    511s] Calculate early delays in OCV mode...
[02/03 14:19:33    511s] Calculate late delays in OCV mode...
[02/03 14:19:33    511s] Start delay calculation (fullDC) (4 T). (MEM=3516.16)
[02/03 14:19:33    511s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:33    511s] End AAE Lib Interpolated Model. (MEM=3516.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:33    511s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:33    511s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:33    511s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:33    511s] Total number of fetched objects 59
[02/03 14:19:33    511s] AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
[02/03 14:19:33    511s] End delay calculation. (MEM=3675.83 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:33    511s] End delay calculation (fullDC). (MEM=3675.83 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:33    511s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3675.8M) ***
[02/03 14:19:33    511s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:32 mem=3704.8M)
[02/03 14:19:33    511s] Effort level <high> specified for reg2reg path_group
[02/03 14:19:33    511s] All LLGs are deleted
[02/03 14:19:33    511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:33    511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:33    511s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3554.8M, EPOCH TIME: 1706987973.725563
[02/03 14:19:33    511s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3554.8M, EPOCH TIME: 1706987973.725655
[02/03 14:19:33    511s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3554.8M, EPOCH TIME: 1706987973.725724
[02/03 14:19:33    511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:33    511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:33    511s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3554.8M, EPOCH TIME: 1706987973.725924
[02/03 14:19:33    511s] Max number of tech site patterns supported in site array is 256.
[02/03 14:19:33    511s] Core basic site is core_ji3v
[02/03 14:19:33    512s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3554.8M, EPOCH TIME: 1706987973.733601
[02/03 14:19:33    512s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:19:33    512s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:19:33    512s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3555.8M, EPOCH TIME: 1706987973.735212
[02/03 14:19:33    512s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:19:33    512s] SiteArray: use 16,384 bytes
[02/03 14:19:33    512s] SiteArray: current memory after site array memory allocation 3555.8M
[02/03 14:19:33    512s] SiteArray: FP blocked sites are writable
[02/03 14:19:33    512s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3555.8M, EPOCH TIME: 1706987973.735608
[02/03 14:19:33    512s] Process 46 wires and vias for routing blockage analysis
[02/03 14:19:33    512s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:3555.8M, EPOCH TIME: 1706987973.736114
[02/03 14:19:33    512s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:19:33    512s] Atter site array init, number of instance map data is 0.
[02/03 14:19:33    512s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:3555.8M, EPOCH TIME: 1706987973.736258
[02/03 14:19:33    512s] 
[02/03 14:19:33    512s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:19:33    512s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:3555.8M, EPOCH TIME: 1706987973.736604
[02/03 14:19:33    512s] All LLGs are deleted
[02/03 14:19:33    512s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:19:33    512s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:33    512s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3555.8M, EPOCH TIME: 1706987973.736789
[02/03 14:19:33    512s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3555.8M, EPOCH TIME: 1706987973.736853
[02/03 14:19:33    512s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:19:33    512s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:19:33    512s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:19:33    512s] #################################################################################
[02/03 14:19:33    512s] # Design Stage: PostRoute
[02/03 14:19:33    512s] # Design Name: counter
[02/03 14:19:33    512s] # Design Mode: 180nm
[02/03 14:19:33    512s] # Analysis Mode: MMMC OCV 
[02/03 14:19:33    512s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:19:33    512s] # Signoff Settings: SI On 
[02/03 14:19:33    512s] #################################################################################
[02/03 14:19:33    512s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:33    512s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Setting infinite Tws ...
[02/03 14:19:33    512s] First Iteration Infinite Tw... 
[02/03 14:19:33    512s] Calculate early delays in OCV mode...
[02/03 14:19:33    512s] Calculate late delays in OCV mode...
[02/03 14:19:33    512s] Start delay calculation (fullDC) (4 T). (MEM=3562.84)
[02/03 14:19:33    512s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:33    512s] End AAE Lib Interpolated Model. (MEM=3572.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:33    512s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:33    512s] Total number of fetched objects 59
[02/03 14:19:33    512s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:33    512s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:33    512s] End delay calculation. (MEM=3724.62 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:33    512s] End delay calculation (fullDC). (MEM=3724.62 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:33    512s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3724.6M) ***
[02/03 14:19:33    512s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3723.6M)
[02/03 14:19:33    512s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:19:33    512s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3692.6M)
[02/03 14:19:33    512s] Starting SI iteration 2
[02/03 14:19:33    512s] Calculate early delays in OCV mode...
[02/03 14:19:33    512s] Calculate late delays in OCV mode...
[02/03 14:19:33    512s] Start delay calculation (fullDC) (4 T). (MEM=3544.61)
[02/03 14:19:33    512s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:33    512s] End AAE Lib Interpolated Model. (MEM=3544.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:33    512s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:33    512s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:33    512s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:33    512s] Total number of fetched objects 59
[02/03 14:19:33    512s] AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
[02/03 14:19:33    512s] End delay calculation. (MEM=3700.25 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:33    512s] End delay calculation (fullDC). (MEM=3700.25 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:33    512s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3700.3M) ***
[02/03 14:19:34    512s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:19:34    512s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:19:34    512s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:19:34    512s] #################################################################################
[02/03 14:19:34    512s] # Design Stage: PostRoute
[02/03 14:19:34    512s] # Design Name: counter
[02/03 14:19:34    512s] # Design Mode: 180nm
[02/03 14:19:34    512s] # Analysis Mode: MMMC OCV 
[02/03 14:19:34    512s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:19:34    512s] # Signoff Settings: SI On 
[02/03 14:19:34    512s] #################################################################################
[02/03 14:19:34    512s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:34    512s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Setting infinite Tws ...
[02/03 14:19:34    512s] First Iteration Infinite Tw... 
[02/03 14:19:34    512s] Calculate early delays in OCV mode...
[02/03 14:19:34    512s] Calculate late delays in OCV mode...
[02/03 14:19:34    512s] Start delay calculation (fullDC) (4 T). (MEM=3729.26)
[02/03 14:19:34    512s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:34    512s] End AAE Lib Interpolated Model. (MEM=3739.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    512s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:34    512s] Total number of fetched objects 59
[02/03 14:19:34    512s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:34    512s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    512s] End delay calculation. (MEM=3727.34 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:34    512s] End delay calculation (fullDC). (MEM=3727.34 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:34    512s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3727.3M) ***
[02/03 14:19:34    512s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3726.3M)
[02/03 14:19:34    512s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:19:34    512s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3695.3M)
[02/03 14:19:34    512s] Starting SI iteration 2
[02/03 14:19:34    512s] Calculate early delays in OCV mode...
[02/03 14:19:34    512s] Calculate late delays in OCV mode...
[02/03 14:19:34    512s] Start delay calculation (fullDC) (4 T). (MEM=3562.33)
[02/03 14:19:34    512s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:34    512s] End AAE Lib Interpolated Model. (MEM=3562.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    512s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:34    512s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:34    512s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:34    512s] Total number of fetched objects 59
[02/03 14:19:34    512s] AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
[02/03 14:19:34    512s] End delay calculation. (MEM=3721 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:34    512s] End delay calculation (fullDC). (MEM=3721 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:34    512s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3721.0M) ***
[02/03 14:19:34    512s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:34    512s] End AAE Lib Interpolated Model. (MEM=3608 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    512s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:34    512s] Total number of fetched objects 59
[02/03 14:19:34    512s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:34    512s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    512s] End delay calculation. (MEM=3767.78 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:34    512s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:34    512s] End AAE Lib Interpolated Model. (MEM=3584.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    512s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:34    512s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:34    512s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:34    512s] Total number of fetched objects 59
[02/03 14:19:34    512s] AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
[02/03 14:19:34    512s] End delay calculation. (MEM=3744.45 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:34    513s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:34    513s] End AAE Lib Interpolated Model. (MEM=3633.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    513s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:34    513s] Total number of fetched objects 59
[02/03 14:19:34    513s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:34    513s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    513s] End delay calculation. (MEM=3774.16 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:34    513s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:34    513s] End AAE Lib Interpolated Model. (MEM=3607.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:34    513s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:34    513s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:34    513s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:34    513s] Total number of fetched objects 59
[02/03 14:19:34    513s] AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
[02/03 14:19:34    513s] End delay calculation. (MEM=3765.82 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:35    513s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:35    513s] End AAE Lib Interpolated Model. (MEM=3652.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    513s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:35    513s] Total number of fetched objects 59
[02/03 14:19:35    513s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:35    513s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    513s] End delay calculation. (MEM=3789.48 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:35    513s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:35    513s] End AAE Lib Interpolated Model. (MEM=3628.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    513s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:35    513s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:35    513s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:35    513s] Total number of fetched objects 59
[02/03 14:19:35    513s] AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
[02/03 14:19:35    513s] End delay calculation. (MEM=3788.15 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:35    513s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:35    513s] End AAE Lib Interpolated Model. (MEM=3675.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    513s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:35    513s] Total number of fetched objects 59
[02/03 14:19:35    513s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:35    513s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    513s] End delay calculation. (MEM=3815.86 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:35    513s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:35    513s] End AAE Lib Interpolated Model. (MEM=3653.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    513s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:35    513s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:35    513s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:35    513s] Total number of fetched objects 59
[02/03 14:19:35    513s] AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
[02/03 14:19:35    513s] End delay calculation. (MEM=3811.51 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:35    514s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:35    514s] End AAE Lib Interpolated Model. (MEM=3955.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    514s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:35    514s] Total number of fetched objects 59
[02/03 14:19:35    514s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:35    514s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    514s] End delay calculation. (MEM=4086.27 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:35    514s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:35    514s] End AAE Lib Interpolated Model. (MEM=3925.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:35    514s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:35    514s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:35    514s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:35    514s] Total number of fetched objects 59
[02/03 14:19:35    514s] AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
[02/03 14:19:35    514s] End delay calculation. (MEM=4084.93 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:36    514s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.134  |  0.525  |  0.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:19:36    514s] All LLGs are deleted
[02/03 14:19:36    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3712.8M, EPOCH TIME: 1706987976.789720
[02/03 14:19:36    514s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3712.8M, EPOCH TIME: 1706987976.789977
[02/03 14:19:36    514s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3712.8M, EPOCH TIME: 1706987976.790114
[02/03 14:19:36    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3712.8M, EPOCH TIME: 1706987976.790441
[02/03 14:19:36    514s] Max number of tech site patterns supported in site array is 256.
[02/03 14:19:36    514s] Core basic site is core_ji3v
[02/03 14:19:36    514s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3712.8M, EPOCH TIME: 1706987976.806483
[02/03 14:19:36    514s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:19:36    514s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:19:36    514s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3712.8M, EPOCH TIME: 1706987976.808023
[02/03 14:19:36    514s] Fast DP-INIT is on for default
[02/03 14:19:36    514s] Atter site array init, number of instance map data is 0.
[02/03 14:19:36    514s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:3712.8M, EPOCH TIME: 1706987976.808303
[02/03 14:19:36    514s] 
[02/03 14:19:36    514s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:19:36    514s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:3712.8M, EPOCH TIME: 1706987976.808662
[02/03 14:19:36    514s] All LLGs are deleted
[02/03 14:19:36    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:19:36    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3712.8M, EPOCH TIME: 1706987976.808842
[02/03 14:19:36    514s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3712.8M, EPOCH TIME: 1706987976.808904
[02/03 14:19:36    514s] Density: 54.842%
Total number of glitch violations: 0
------------------------------------------------------------------

[02/03 14:19:36    514s] All LLGs are deleted
[02/03 14:19:36    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3712.8M, EPOCH TIME: 1706987976.810162
[02/03 14:19:36    514s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3712.8M, EPOCH TIME: 1706987976.810227
[02/03 14:19:36    514s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3712.8M, EPOCH TIME: 1706987976.810284
[02/03 14:19:36    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3712.8M, EPOCH TIME: 1706987976.810418
[02/03 14:19:36    514s] Max number of tech site patterns supported in site array is 256.
[02/03 14:19:36    514s] Core basic site is core_ji3v
[02/03 14:19:36    514s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3712.8M, EPOCH TIME: 1706987976.817885
[02/03 14:19:36    514s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:19:36    514s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:19:36    514s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:3712.8M, EPOCH TIME: 1706987976.819153
[02/03 14:19:36    514s] Fast DP-INIT is on for default
[02/03 14:19:36    514s] Atter site array init, number of instance map data is 0.
[02/03 14:19:36    514s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3712.8M, EPOCH TIME: 1706987976.819552
[02/03 14:19:36    514s] 
[02/03 14:19:36    514s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:19:36    514s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3712.8M, EPOCH TIME: 1706987976.819903
[02/03 14:19:36    514s] All LLGs are deleted
[02/03 14:19:36    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:19:36    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:36    514s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3712.8M, EPOCH TIME: 1706987976.820065
[02/03 14:19:36    514s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3712.8M, EPOCH TIME: 1706987976.820129
[02/03 14:19:36    514s] Total CPU time: 2.83 sec
[02/03 14:19:36    514s] Total Real time: 3.0 sec
[02/03 14:19:36    514s] Total Memory Usage: 3712.769531 Mbytes
[02/03 14:19:36    514s] Reset AAE Options
[02/03 14:19:36    514s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:36    514s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:36    514s] Info: pop threads available for lower-level modules during optimization.
[02/03 14:19:36    514s] *** timeDesign #17 [finish] : cpu/real = 0:00:02.9/0:00:03.7 (0.8), totSession cpu/real = 0:08:34.3/1:12:24.8 (0.1), mem = 3671.0M
[02/03 14:19:36    514s] 
[02/03 14:19:36    514s] =============================================================================================
[02/03 14:19:36    514s]  Final TAT Report : timeDesign #17                                              21.18-s099_1
[02/03 14:19:36    514s] =============================================================================================
[02/03 14:19:36    514s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:19:36    514s] ---------------------------------------------------------------------------------------------
[02/03 14:19:36    514s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:03.1 /  0:00:02.3    0.7
[02/03 14:19:36    514s] [ DrvReport              ]      1   0:00:01.3  (  33.6 % )     0:00:01.3 /  0:00:00.4    0.3
[02/03 14:19:36    514s] [ ExtractRC              ]      9   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:19:36    514s] [ TimingUpdate           ]      2   0:00:00.2  (   6.1 % )     0:00:00.4 /  0:00:00.4    1.1
[02/03 14:19:36    514s] [ FullDelayCalc          ]     14   0:00:00.4  (  11.9 % )     0:00:00.4 /  0:00:00.5    1.1
[02/03 14:19:36    514s] [ TimingReport           ]      1   0:00:00.5  (  13.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 14:19:36    514s] [ GenerateReports        ]      1   0:00:01.0  (  26.7 % )     0:00:01.2 /  0:00:01.3    1.1
[02/03 14:19:36    514s] [ MISC                   ]          0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.1    0.5
[02/03 14:19:36    514s] ---------------------------------------------------------------------------------------------
[02/03 14:19:36    514s]  timeDesign #17 TOTAL               0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:02.9    0.8
[02/03 14:19:36    514s] ---------------------------------------------------------------------------------------------
[02/03 14:19:36    514s] 
[02/03 14:19:57    515s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/03 14:19:57    515s] <CMD> timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix counter_signOff -outDir timingReports
[02/03 14:19:57    515s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[02/03 14:19:57    515s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[02/03 14:19:57    515s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[02/03 14:19:57    515s] *** timeDesign #18 [begin] : totSession cpu/real = 0:08:35.3/1:12:45.0 (0.1), mem = 3671.0M
[02/03 14:19:57    515s]  Reset EOS DB
[02/03 14:19:57    515s] Ignoring AAE DB Resetting ...
[02/03 14:19:57    515s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:57    515s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:57    515s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:57    515s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:57    515s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Effort level <high> specified for reg2reg path_group
[02/03 14:19:57    515s] All LLGs are deleted
[02/03 14:19:57    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:57    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:57    515s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3668.1M, EPOCH TIME: 1706987997.127948
[02/03 14:19:57    515s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3668.1M, EPOCH TIME: 1706987997.128051
[02/03 14:19:57    515s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3668.1M, EPOCH TIME: 1706987997.128130
[02/03 14:19:57    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:57    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:57    515s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3668.1M, EPOCH TIME: 1706987997.128348
[02/03 14:19:57    515s] Max number of tech site patterns supported in site array is 256.
[02/03 14:19:57    515s] Core basic site is core_ji3v
[02/03 14:19:57    515s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3668.1M, EPOCH TIME: 1706987997.135854
[02/03 14:19:57    515s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:19:57    515s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:19:57    515s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:3668.1M, EPOCH TIME: 1706987997.137564
[02/03 14:19:57    515s] Fast DP-INIT is on for default
[02/03 14:19:57    515s] Atter site array init, number of instance map data is 0.
[02/03 14:19:57    515s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3668.1M, EPOCH TIME: 1706987997.137858
[02/03 14:19:57    515s] 
[02/03 14:19:57    515s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:19:57    515s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3668.1M, EPOCH TIME: 1706987997.138452
[02/03 14:19:57    515s] All LLGs are deleted
[02/03 14:19:57    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:19:57    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:57    515s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3668.1M, EPOCH TIME: 1706987997.138636
[02/03 14:19:57    515s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3668.1M, EPOCH TIME: 1706987997.138703
[02/03 14:19:57    515s] OPTC: user 20.0
[02/03 14:19:57    515s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:57    515s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Starting delay calculation for Hold views
[02/03 14:19:57    515s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:19:57    515s] AAE_INFO: resetNetProps viewIdx 1 
[02/03 14:19:57    515s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:19:57    515s] #################################################################################
[02/03 14:19:57    515s] # Design Stage: PostRoute
[02/03 14:19:57    515s] # Design Name: counter
[02/03 14:19:57    515s] # Design Mode: 180nm
[02/03 14:19:57    515s] # Analysis Mode: MMMC OCV 
[02/03 14:19:57    515s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:19:57    515s] # Signoff Settings: SI On 
[02/03 14:19:57    515s] #################################################################################
[02/03 14:19:57    515s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:57    515s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[02/03 14:19:57    515s] Topological Sorting (REAL = 0:00:00.0, MEM = 3660.1M, InitMEM = 3660.1M)
Setting infinite Tws ...
[02/03 14:19:57    515s] First Iteration Infinite Tw... 
[02/03 14:19:57    515s] Calculate late delays in OCV mode...
[02/03 14:19:57    515s] Calculate early delays in OCV mode...
[02/03 14:19:57    515s] Start delay calculation (fullDC) (4 T). (MEM=3660.11)
[02/03 14:19:57    515s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:57    515s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[02/03 14:19:57    515s] End AAE Lib Interpolated Model. (MEM=3671.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    515s]  Report initialization with DMWrite ... (0, Best)
[02/03 14:19:57    515s] Total number of fetched objects 59
[02/03 14:19:57    515s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:57    515s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    515s] End delay calculation. (MEM=3811.41 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    515s] End delay calculation (fullDC). (MEM=3811.41 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    515s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3811.4M) ***
[02/03 14:19:57    515s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3842.4M)
[02/03 14:19:57    515s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:19:57    515s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3811.4M)
[02/03 14:19:57    515s] Starting SI iteration 2
[02/03 14:19:57    515s] Calculate late delays in OCV mode...
[02/03 14:19:57    515s] Calculate early delays in OCV mode...
[02/03 14:19:57    515s] Start delay calculation (fullDC) (4 T). (MEM=3695.54)
[02/03 14:19:57    515s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:57    515s] End AAE Lib Interpolated Model. (MEM=3695.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    515s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:57    515s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:57    515s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:57    515s] Total number of fetched objects 59
[02/03 14:19:57    515s] AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
[02/03 14:19:57    515s] End delay calculation. (MEM=3854.21 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    515s] End delay calculation (fullDC). (MEM=3854.21 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    515s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3854.2M) ***
[02/03 14:19:57    515s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:08:36 mem=3883.2M)
[02/03 14:19:57    515s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:19:57    515s] AAE_INFO: resetNetProps viewIdx 1 
[02/03 14:19:57    515s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:19:57    515s] #################################################################################
[02/03 14:19:57    515s] # Design Stage: PostRoute
[02/03 14:19:57    515s] # Design Name: counter
[02/03 14:19:57    515s] # Design Mode: 180nm
[02/03 14:19:57    515s] # Analysis Mode: MMMC OCV 
[02/03 14:19:57    515s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:19:57    515s] # Signoff Settings: SI On 
[02/03 14:19:57    515s] #################################################################################
[02/03 14:19:57    515s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:57    515s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Setting infinite Tws ...
[02/03 14:19:57    515s] First Iteration Infinite Tw... 
[02/03 14:19:57    515s] Calculate late delays in OCV mode...
[02/03 14:19:57    515s] Calculate early delays in OCV mode...
[02/03 14:19:57    515s] Start delay calculation (fullDC) (4 T). (MEM=3883.21)
[02/03 14:19:57    515s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:57    515s] End AAE Lib Interpolated Model. (MEM=3893.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    515s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:57    515s] Total number of fetched objects 59
[02/03 14:19:57    515s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:57    515s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    515s] End delay calculation. (MEM=3881.29 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    515s] End delay calculation (fullDC). (MEM=3881.29 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    515s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3881.3M) ***
[02/03 14:19:57    515s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3880.3M)
[02/03 14:19:57    515s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:19:57    515s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3849.3M)
[02/03 14:19:57    515s] Starting SI iteration 2
[02/03 14:19:57    516s] Calculate late delays in OCV mode...
[02/03 14:19:57    516s] Calculate early delays in OCV mode...
[02/03 14:19:57    516s] Start delay calculation (fullDC) (4 T). (MEM=3719.29)
[02/03 14:19:57    516s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:57    516s] End AAE Lib Interpolated Model. (MEM=3719.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    516s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:57    516s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:57    516s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:57    516s] Total number of fetched objects 59
[02/03 14:19:57    516s] AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
[02/03 14:19:57    516s] End delay calculation. (MEM=3873.93 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    516s] End delay calculation (fullDC). (MEM=3873.93 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    516s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3873.9M) ***
[02/03 14:19:57    516s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:19:57    516s] AAE_INFO: resetNetProps viewIdx 1 
[02/03 14:19:57    516s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:19:57    516s] #################################################################################
[02/03 14:19:57    516s] # Design Stage: PostRoute
[02/03 14:19:57    516s] # Design Name: counter
[02/03 14:19:57    516s] # Design Mode: 180nm
[02/03 14:19:57    516s] # Analysis Mode: MMMC OCV 
[02/03 14:19:57    516s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:19:57    516s] # Signoff Settings: SI On 
[02/03 14:19:57    516s] #################################################################################
[02/03 14:19:57    516s] Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
[02/03 14:19:57    516s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Setting infinite Tws ...
[02/03 14:19:57    516s] First Iteration Infinite Tw... 
[02/03 14:19:57    516s] Calculate late delays in OCV mode...
[02/03 14:19:57    516s] Calculate early delays in OCV mode...
[02/03 14:19:57    516s] Start delay calculation (fullDC) (4 T). (MEM=3902.93)
[02/03 14:19:57    516s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:57    516s] End AAE Lib Interpolated Model. (MEM=3912.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    516s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:57    516s] Total number of fetched objects 59
[02/03 14:19:57    516s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:57    516s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    516s] End delay calculation. (MEM=3901.01 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    516s] End delay calculation (fullDC). (MEM=3901.01 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    516s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3901.0M) ***
[02/03 14:19:57    516s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3900.0M)
[02/03 14:19:57    516s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:19:57    516s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3869.0M)
[02/03 14:19:57    516s] Starting SI iteration 2
[02/03 14:19:57    516s] Calculate late delays in OCV mode...
[02/03 14:19:57    516s] Calculate early delays in OCV mode...
[02/03 14:19:57    516s] Start delay calculation (fullDC) (4 T). (MEM=3736)
[02/03 14:19:57    516s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:57    516s] End AAE Lib Interpolated Model. (MEM=3736 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:57    516s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:57    516s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:57    516s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:57    516s] Total number of fetched objects 59
[02/03 14:19:57    516s] AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
[02/03 14:19:57    516s] End delay calculation. (MEM=3894.68 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    516s] End delay calculation (fullDC). (MEM=3894.68 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:57    516s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3894.7M) ***
[02/03 14:19:58    516s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:58    516s] End AAE Lib Interpolated Model. (MEM=3781.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    516s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:58    516s] Total number of fetched objects 59
[02/03 14:19:58    516s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:58    516s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    516s] End delay calculation. (MEM=3922.38 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:58    516s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:58    516s] End AAE Lib Interpolated Model. (MEM=3757.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    516s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:58    516s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:58    516s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:58    516s] Total number of fetched objects 59
[02/03 14:19:58    516s] AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
[02/03 14:19:58    516s] End delay calculation. (MEM=3916.05 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:58    516s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:58    516s] End AAE Lib Interpolated Model. (MEM=3805.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    516s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:58    516s] Total number of fetched objects 59
[02/03 14:19:58    516s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:58    516s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    516s] End delay calculation. (MEM=3938.71 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:58    516s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:58    516s] End AAE Lib Interpolated Model. (MEM=3778.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    516s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:58    516s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:58    516s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:58    516s] Total number of fetched objects 59
[02/03 14:19:58    516s] AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
[02/03 14:19:58    516s] End delay calculation. (MEM=3937.38 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:58    517s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:58    517s] End AAE Lib Interpolated Model. (MEM=3824.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    517s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:58    517s] Total number of fetched objects 59
[02/03 14:19:58    517s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:58    517s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    517s] End delay calculation. (MEM=3961.04 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:58    517s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:58    517s] End AAE Lib Interpolated Model. (MEM=3801.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:58    517s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:58    517s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:58    517s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:58    517s] Total number of fetched objects 59
[02/03 14:19:58    517s] AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
[02/03 14:19:58    517s] End delay calculation. (MEM=3958.7 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:59    517s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:59    517s] End AAE Lib Interpolated Model. (MEM=3845.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:59    517s]  Report initialization with DMWrite ... (0, Worst)
[02/03 14:19:59    517s] Total number of fetched objects 59
[02/03 14:19:59    517s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:19:59    517s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:59    517s] End delay calculation. (MEM=3981.36 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:59    517s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/03 14:19:59    517s] End AAE Lib Interpolated Model. (MEM=3822.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:19:59    517s]  Report initialization with DMUpdate ... (1, Worst)
[02/03 14:19:59    517s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[02/03 14:19:59    517s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
[02/03 14:19:59    517s] Total number of fetched objects 59
[02/03 14:19:59    517s] AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
[02/03 14:19:59    517s] End delay calculation. (MEM=3979.01 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:19:59    517s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.862  |  1.557  |  0.862  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/03 14:19:59    517s] All LLGs are deleted
[02/03 14:19:59    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4008.0M, EPOCH TIME: 1706987999.229113
[02/03 14:19:59    517s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4008.0M, EPOCH TIME: 1706987999.229200
[02/03 14:19:59    517s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4008.0M, EPOCH TIME: 1706987999.229263
[02/03 14:19:59    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4008.0M, EPOCH TIME: 1706987999.229468
[02/03 14:19:59    517s] Max number of tech site patterns supported in site array is 256.
[02/03 14:19:59    517s] Core basic site is core_ji3v
[02/03 14:19:59    517s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4008.0M, EPOCH TIME: 1706987999.237211
[02/03 14:19:59    517s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:19:59    517s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:19:59    517s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:4009.0M, EPOCH TIME: 1706987999.238605
[02/03 14:19:59    517s] Fast DP-INIT is on for default
[02/03 14:19:59    517s] Atter site array init, number of instance map data is 0.
[02/03 14:19:59    517s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:4009.0M, EPOCH TIME: 1706987999.238906
[02/03 14:19:59    517s] 
[02/03 14:19:59    517s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:19:59    517s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:4009.0M, EPOCH TIME: 1706987999.239325
[02/03 14:19:59    517s] All LLGs are deleted
[02/03 14:19:59    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:19:59    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4009.0M, EPOCH TIME: 1706987999.239495
[02/03 14:19:59    517s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4009.0M, EPOCH TIME: 1706987999.239559
[02/03 14:19:59    517s] Density: 54.842%
------------------------------------------------------------------

[02/03 14:19:59    517s] All LLGs are deleted
[02/03 14:19:59    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4009.0M, EPOCH TIME: 1706987999.240761
[02/03 14:19:59    517s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4009.0M, EPOCH TIME: 1706987999.240829
[02/03 14:19:59    517s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4009.0M, EPOCH TIME: 1706987999.240890
[02/03 14:19:59    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4009.0M, EPOCH TIME: 1706987999.241034
[02/03 14:19:59    517s] Max number of tech site patterns supported in site array is 256.
[02/03 14:19:59    517s] Core basic site is core_ji3v
[02/03 14:19:59    517s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4009.0M, EPOCH TIME: 1706987999.248361
[02/03 14:19:59    517s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:19:59    517s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 14:19:59    517s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:4009.0M, EPOCH TIME: 1706987999.249015
[02/03 14:19:59    517s] Fast DP-INIT is on for default
[02/03 14:19:59    517s] Atter site array init, number of instance map data is 0.
[02/03 14:19:59    517s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:4009.0M, EPOCH TIME: 1706987999.249620
[02/03 14:19:59    517s] 
[02/03 14:19:59    517s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:19:59    517s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.009, MEM:4009.0M, EPOCH TIME: 1706987999.250111
[02/03 14:19:59    517s] All LLGs are deleted
[02/03 14:19:59    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[02/03 14:19:59    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:19:59    517s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4009.0M, EPOCH TIME: 1706987999.250287
[02/03 14:19:59    517s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4009.0M, EPOCH TIME: 1706987999.250352
[02/03 14:19:59    517s] Total CPU time: 2.38 sec
[02/03 14:19:59    517s] Total Real time: 2.0 sec
[02/03 14:19:59    517s] Total Memory Usage: 3788.277344 Mbytes
[02/03 14:19:59    517s] Reset AAE Options
[02/03 14:19:59    517s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:59    517s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[02/03 14:19:59    517s] *** timeDesign #18 [finish] : cpu/real = 0:00:02.4/0:00:02.2 (1.1), totSession cpu/real = 0:08:37.7/1:12:47.2 (0.1), mem = 3788.3M
[02/03 14:19:59    517s] 
[02/03 14:19:59    517s] =============================================================================================
[02/03 14:19:59    517s]  Final TAT Report : timeDesign #18                                              21.18-s099_1
[02/03 14:19:59    517s] =============================================================================================
[02/03 14:19:59    517s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 14:19:59    517s] ---------------------------------------------------------------------------------------------
[02/03 14:19:59    517s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:02.1 /  0:00:02.3    1.1
[02/03 14:19:59    517s] [ ExtractRC              ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/03 14:19:59    517s] [ TimingUpdate           ]      1   0:00:00.3  (  11.6 % )     0:00:00.3 /  0:00:00.3    1.1
[02/03 14:19:59    517s] [ FullDelayCalc          ]     14   0:00:00.3  (  14.5 % )     0:00:00.3 /  0:00:00.4    1.2
[02/03 14:19:59    517s] [ TimingReport           ]      1   0:00:00.5  (  22.7 % )     0:00:00.6 /  0:00:00.6    1.1
[02/03 14:19:59    517s] [ GenerateReports        ]      1   0:00:01.0  (  44.9 % )     0:00:01.2 /  0:00:01.3    1.1
[02/03 14:19:59    517s] [ MISC                   ]          0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/03 14:19:59    517s] ---------------------------------------------------------------------------------------------
[02/03 14:19:59    517s]  timeDesign #18 TOTAL               0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.4    1.1
[02/03 14:19:59    517s] ---------------------------------------------------------------------------------------------
[02/03 14:19:59    517s] 
[02/03 14:28:27    548s] <CMD> getFillerMode -quiet
[02/03 14:28:27    548s] <CMD> setFillerMode -add_fillers_with_drc false
[02/03 14:28:27    548s] <CMD> addFiller -prefix FILLCAP -cell DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V
[02/03 14:28:27    548s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/03 14:28:27    548s] Type 'man IMPSP-5217' for more detail.
[02/03 14:28:27    548s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3792.4M, EPOCH TIME: 1706988507.898283
[02/03 14:28:27    548s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3792.4M, EPOCH TIME: 1706988507.898447
[02/03 14:28:27    548s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3792.4M, EPOCH TIME: 1706988507.898531
[02/03 14:28:27    548s] Processing tracks to init pin-track alignment.
[02/03 14:28:27    548s] z: 2, totalTracks: 1
[02/03 14:28:27    548s] z: 4, totalTracks: 1
[02/03 14:28:27    548s] z: 6, totalTracks: 1
[02/03 14:28:27    548s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:28:27    548s] All LLGs are deleted
[02/03 14:28:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3792.4M, EPOCH TIME: 1706988507.899551
[02/03 14:28:27    548s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3792.4M, EPOCH TIME: 1706988507.899631
[02/03 14:28:27    548s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3792.4M, EPOCH TIME: 1706988507.899686
[02/03 14:28:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3792.4M, EPOCH TIME: 1706988507.899954
[02/03 14:28:27    548s] Max number of tech site patterns supported in site array is 256.
[02/03 14:28:27    548s] Core basic site is core_ji3v
[02/03 14:28:27    548s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3792.4M, EPOCH TIME: 1706988507.907525
[02/03 14:28:27    548s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 14:28:27    548s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 14:28:27    548s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:3792.4M, EPOCH TIME: 1706988507.908725
[02/03 14:28:27    548s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:28:27    548s] SiteArray: use 16,384 bytes
[02/03 14:28:27    548s] SiteArray: current memory after site array memory allocation 3792.4M
[02/03 14:28:27    548s] SiteArray: FP blocked sites are writable
[02/03 14:28:27    548s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:28:27    548s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3792.4M, EPOCH TIME: 1706988507.909013
[02/03 14:28:27    548s] Process 674 wires and vias for routing blockage analysis
[02/03 14:28:27    548s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.001, MEM:3792.4M, EPOCH TIME: 1706988507.909951
[02/03 14:28:27    548s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:28:27    548s] Atter site array init, number of instance map data is 0.
[02/03 14:28:27    548s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.010, MEM:3792.4M, EPOCH TIME: 1706988507.910055
[02/03 14:28:27    548s] 
[02/03 14:28:27    548s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:28:27    548s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.011, MEM:3792.4M, EPOCH TIME: 1706988507.910310
[02/03 14:28:27    548s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3792.4M, EPOCH TIME: 1706988507.910357
[02/03 14:28:27    548s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.003, MEM:3792.4M, EPOCH TIME: 1706988507.913521
[02/03 14:28:27    548s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3792.4MB).
[02/03 14:28:27    548s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.015, MEM:3792.4M, EPOCH TIME: 1706988507.913665
[02/03 14:28:27    548s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.020, REAL:0.015, MEM:3792.4M, EPOCH TIME: 1706988507.913711
[02/03 14:28:27    548s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3792.4M, EPOCH TIME: 1706988507.913756
[02/03 14:28:27    548s]   Signal wire search tree: 659 elements. (cpu=0:00:00.0, mem=0.0M)
[02/03 14:28:27    548s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3792.4M, EPOCH TIME: 1706988507.914050
[02/03 14:28:27    548s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3792.4M, EPOCH TIME: 1706988507.914301
[02/03 14:28:27    548s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3792.4M, EPOCH TIME: 1706988507.914362
[02/03 14:28:27    548s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3792.4M, EPOCH TIME: 1706988507.914432
[02/03 14:28:27    548s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3792.4M, EPOCH TIME: 1706988507.914490
[02/03 14:28:27    548s] AddFiller init all instances time CPU:0.000, REAL:0.000
[02/03 14:28:27    548s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:28:27    548s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:28:27    548s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:28:27    548s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:28:27    548s] AddFiller main function time CPU:0.001, REAL:0.008
[02/03 14:28:27    548s] Filler instance commit time CPU:0.000, REAL:0.000
[02/03 14:28:27    548s] *INFO: Adding fillers to top-module.
[02/03 14:28:27    548s] *INFO:   Added 1 filler inst  (cell DECAP25JI3V / prefix FILLCAP).
[02/03 14:28:27    548s] *INFO:   Added 3 filler insts (cell DECAP15JI3V / prefix FILLCAP).
[02/03 14:28:27    548s] *INFO:   Added 5 filler insts (cell DECAP10JI3V / prefix FILLCAP).
[02/03 14:28:27    548s] *INFO:   Added 18 filler insts (cell DECAP7JI3V / prefix FILLCAP).
[02/03 14:28:27    548s] *INFO:   Added 11 filler insts (cell DECAP5JI3V / prefix FILLCAP).
[02/03 14:28:27    548s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.008, MEM:3760.4M, EPOCH TIME: 1706988507.922561
[02/03 14:28:27    548s] *INFO: Total 38 filler insts added - prefix FILLCAP (CPU: 0:00:00.0).
[02/03 14:28:27    548s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.008, MEM:3760.4M, EPOCH TIME: 1706988507.922657
[02/03 14:28:27    548s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3760.4M, EPOCH TIME: 1706988507.922704
[02/03 14:28:27    548s] For 38 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:3760.4M, EPOCH TIME: 1706988507.922857
[02/03 14:28:27    548s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.009, MEM:3760.4M, EPOCH TIME: 1706988507.922903
[02/03 14:28:27    548s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.009, MEM:3760.4M, EPOCH TIME: 1706988507.922942
[02/03 14:28:27    548s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3760.4M, EPOCH TIME: 1706988507.922983
[02/03 14:28:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:94).
[02/03 14:28:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] All LLGs are deleted
[02/03 14:28:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3760.4M, EPOCH TIME: 1706988507.923224
[02/03 14:28:27    548s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3760.3M, EPOCH TIME: 1706988507.923319
[02/03 14:28:27    548s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.000, REAL:0.001, MEM:3756.3M, EPOCH TIME: 1706988507.924033
[02/03 14:28:27    548s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.030, REAL:0.026, MEM:3756.3M, EPOCH TIME: 1706988507.924082
[02/03 14:28:27    548s] <CMD> addFiller -prefix FILL -cell FEED25JI3V FEED15JI3V FEED10JI3V FEED7JI3V FEED5JI3V FEED3JI3V FEED2JI3V FEED1JI3V
[02/03 14:28:27    548s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/03 14:28:27    548s] Type 'man IMPSP-5217' for more detail.
[02/03 14:28:27    548s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3756.3M, EPOCH TIME: 1706988507.928494
[02/03 14:28:27    548s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3756.3M, EPOCH TIME: 1706988507.928597
[02/03 14:28:27    548s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3756.3M, EPOCH TIME: 1706988507.928674
[02/03 14:28:27    548s] Processing tracks to init pin-track alignment.
[02/03 14:28:27    548s] z: 2, totalTracks: 1
[02/03 14:28:27    548s] z: 4, totalTracks: 1
[02/03 14:28:27    548s] z: 6, totalTracks: 1
[02/03 14:28:27    548s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 14:28:27    548s] All LLGs are deleted
[02/03 14:28:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3756.3M, EPOCH TIME: 1706988507.929622
[02/03 14:28:27    548s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3756.3M, EPOCH TIME: 1706988507.929691
[02/03 14:28:27    548s] # Building counter llgBox search-tree.
[02/03 14:28:27    548s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3756.3M, EPOCH TIME: 1706988507.929766
[02/03 14:28:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3756.3M, EPOCH TIME: 1706988507.929917
[02/03 14:28:27    548s] Max number of tech site patterns supported in site array is 256.
[02/03 14:28:27    548s] Core basic site is core_ji3v
[02/03 14:28:27    548s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3756.3M, EPOCH TIME: 1706988507.937591
[02/03 14:28:27    548s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 14:28:27    548s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/03 14:28:27    548s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:3788.4M, EPOCH TIME: 1706988507.939162
[02/03 14:28:27    548s] SiteArray: non-trimmed site array dimensions = 10 x 95
[02/03 14:28:27    548s] SiteArray: use 16,384 bytes
[02/03 14:28:27    548s] SiteArray: current memory after site array memory allocation 3788.4M
[02/03 14:28:27    548s] SiteArray: FP blocked sites are writable
[02/03 14:28:27    548s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 14:28:27    548s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3788.4M, EPOCH TIME: 1706988507.939443
[02/03 14:28:27    548s] Process 674 wires and vias for routing blockage analysis
[02/03 14:28:27    548s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:3788.4M, EPOCH TIME: 1706988507.940590
[02/03 14:28:27    548s] SiteArray: number of non floorplan blocked sites for llg default is 950
[02/03 14:28:27    548s] Atter site array init, number of instance map data is 0.
[02/03 14:28:27    548s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.011, MEM:3788.4M, EPOCH TIME: 1706988507.940730
[02/03 14:28:27    548s] 
[02/03 14:28:27    548s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[02/03 14:28:27    548s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:3788.4M, EPOCH TIME: 1706988507.940988
[02/03 14:28:27    548s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3788.4M, EPOCH TIME: 1706988507.941037
[02/03 14:28:27    548s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:3788.4M, EPOCH TIME: 1706988507.942276
[02/03 14:28:27    548s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3788.4MB).
[02/03 14:28:27    548s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.014, MEM:3788.4M, EPOCH TIME: 1706988507.942376
[02/03 14:28:27    548s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.010, REAL:0.014, MEM:3788.4M, EPOCH TIME: 1706988507.942415
[02/03 14:28:27    548s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3788.4M, EPOCH TIME: 1706988507.942452
[02/03 14:28:27    548s]   Signal wire search tree: 659 elements. (cpu=0:00:00.0, mem=0.0M)
[02/03 14:28:27    548s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3788.4M, EPOCH TIME: 1706988507.942659
[02/03 14:28:27    548s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3788.4M, EPOCH TIME: 1706988507.942882
[02/03 14:28:27    548s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3788.4M, EPOCH TIME: 1706988507.942931
[02/03 14:28:27    548s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3788.4M, EPOCH TIME: 1706988507.942992
[02/03 14:28:27    548s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3788.4M, EPOCH TIME: 1706988507.943037
[02/03 14:28:27    548s] AddFiller init all instances time CPU:0.000, REAL:0.000
[02/03 14:28:27    548s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:28:27    548s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:28:27    548s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f3fe70c89b8.
[02/03 14:28:27    548s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[02/03 14:28:27    548s] AddFiller main function time CPU:0.001, REAL:0.006
[02/03 14:28:27    548s] Filler instance commit time CPU:0.000, REAL:0.000
[02/03 14:28:27    548s] *INFO: Adding fillers to top-module.
[02/03 14:28:27    548s] *INFO:   Added 0 filler inst  (cell FEED25JI3V / prefix FILL).
[02/03 14:28:27    548s] *INFO:   Added 0 filler inst  (cell FEED15JI3V / prefix FILL).
[02/03 14:28:27    548s] *INFO:   Added 1 filler inst  (cell FEED10JI3V / prefix FILL).
[02/03 14:28:27    548s] *INFO:   Added 2 filler insts (cell FEED7JI3V / prefix FILL).
[02/03 14:28:27    548s] *INFO:   Added 6 filler insts (cell FEED5JI3V / prefix FILL).
[02/03 14:28:27    548s] *INFO:   Added 11 filler insts (cell FEED3JI3V / prefix FILL).
[02/03 14:28:27    548s] *INFO:   Added 15 filler insts (cell FEED2JI3V / prefix FILL).
[02/03 14:28:27    548s] *INFO:   Added 11 filler insts (cell FEED1JI3V / prefix FILL).
[02/03 14:28:27    548s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.020, REAL:0.006, MEM:3756.4M, EPOCH TIME: 1706988507.949497
[02/03 14:28:27    548s] *INFO: Total 46 filler insts added - prefix FILL (CPU: 0:00:00.0).
[02/03 14:28:27    548s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.020, REAL:0.007, MEM:3756.4M, EPOCH TIME: 1706988507.949575
[02/03 14:28:27    548s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3756.4M, EPOCH TIME: 1706988507.949630
[02/03 14:28:27    548s] For 46 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:3756.4M, EPOCH TIME: 1706988507.949739
[02/03 14:28:27    548s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.020, REAL:0.007, MEM:3756.4M, EPOCH TIME: 1706988507.949781
[02/03 14:28:27    548s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.020, REAL:0.007, MEM:3756.4M, EPOCH TIME: 1706988507.949835
[02/03 14:28:27    548s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3756.4M, EPOCH TIME: 1706988507.949880
[02/03 14:28:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[02/03 14:28:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] All LLGs are deleted
[02/03 14:28:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 14:28:27    548s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3756.4M, EPOCH TIME: 1706988507.950101
[02/03 14:28:27    548s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3756.3M, EPOCH TIME: 1706988507.950192
[02/03 14:28:27    548s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.000, REAL:0.001, MEM:3756.3M, EPOCH TIME: 1706988507.950613
[02/03 14:28:27    548s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.030, REAL:0.022, MEM:3756.3M, EPOCH TIME: 1706988507.950657
[02/03 14:28:38    548s] <CMD> fit
[02/03 14:29:01    549s] <CMD> saveDesign counter_ld_fp_pw_pn_pl_cts_rt_final
[02/03 14:29:01    549s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[02/03 14:29:01    549s] #% Begin save design ... (date=02/03 14:29:01, mem=2362.6M)
[02/03 14:29:01    549s] ----- oaOut ---------------------------
[02/03 14:29:01    549s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn_pl_cts_rt_final
[02/03 14:29:01    549s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 14:29:01    549s] Special routes: 43 strips and 45 vias are created in OpenAccess database.
[02/03 14:29:01    549s] Signal Routes: Created 232 routes.
[02/03 14:29:01    549s] Created 140 insts; 280 instTerms; 61 nets; 0 routes.
[02/03 14:29:01    549s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:29:01    549s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:29:01    549s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:29:01    549s] % Begin Save ccopt configuration ... (date=02/03 14:29:01, mem=2362.6M)
[02/03 14:29:01    549s] % End Save ccopt configuration ... (date=02/03 14:29:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.9M, current mem=2362.9M)
[02/03 14:29:01    549s] % Begin Save AAE data ... (date=02/03 14:29:01, mem=2362.9M)
[02/03 14:29:01    549s] Saving AAE Data ...
[02/03 14:29:01    549s] % End Save AAE data ... (date=02/03 14:29:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.9M, current mem=2362.9M)
[02/03 14:29:01    549s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[02/03 14:29:01    549s] Type 'man IMPCTE-104' for more detail.
[02/03 14:29:01    549s] Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt_final/inn_data/gui.pref.tcl ...
[02/03 14:29:01    549s] Saving mode setting ...
[02/03 14:29:01    549s] Saving global file ...
[02/03 14:29:02    549s] #Saving pin access data to file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt_final/inn_data/counter.apa ...
[02/03 14:29:02    549s] #
[02/03 14:29:02    549s] Saving thumbnail file...
[02/03 14:29:02    549s] % Begin Save power constraints data ... (date=02/03 14:29:02, mem=2368.5M)
[02/03 14:29:02    549s] % End Save power constraints data ... (date=02/03 14:29:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2368.5M, current mem=2368.5M)
[02/03 14:29:02    549s] Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
[02/03 14:29:03    549s] Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt_final/inn_data/counter.prop
[02/03 14:29:03    549s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:01.0 mem=3759.0M) ***
[02/03 14:29:03    549s] #% End save design ... (date=02/03 14:29:03, total cpu=0:00:00.5, real=0:00:02.0, peak res=2368.5M, current mem=2364.2M)
[02/03 14:29:03    550s] 
[02/03 14:29:03    550s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:29:03    550s] Severity  ID               Count  Summary                                  
[02/03 14:29:03    550s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[02/03 14:29:03    550s] *** Message Summary: 1 warning(s), 0 error(s)
[02/03 14:29:03    550s] 
[02/03 14:33:32    571s] <CMD> saveNetlist output/pnr.v
[02/03 14:33:32    571s] Writing Netlist "output/pnr.v" ...
[02/03 14:33:32    571s] <CMD> saveNetlist output/pnr_lvs.v -phys -excludeLeafCell
[02/03 14:33:32    571s] Writing Netlist "output/pnr_lvs.v" ...
[02/03 14:33:32    571s] Pwr name (vdd3i).
[02/03 14:33:32    571s] Gnd name (gnd3i).
[02/03 14:33:32    571s] 1 Pwr names and 1 Gnd names.
[02/03 14:33:32    571s] <CMD> saveNetlist output/pnr_cap.v -includePhysicalCell { DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V }
[02/03 14:33:32    571s] Writing Netlist "output/pnr_cap.v" ...
[02/03 14:34:05    572s] <CMD> saveDesign -cellview {COUNTER_JI3 counter layout}
[02/03 14:34:05    572s] #% Begin save design ... (date=02/03 14:34:05, mem=2364.7M)
[02/03 14:34:05    572s] ----- oaOut ---------------------------
[02/03 14:34:05    572s] Saving OpenAccess database: Lib: COUNTER_JI3, Cell: counter, View: layout
[02/03 14:34:05    572s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v_dh' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[02/03 14:34:05    572s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[02/03 14:34:05    572s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[02/03 14:34:05    572s] Special routes: 43 strips and 45 vias are created in OpenAccess database.
[02/03 14:34:05    572s] Signal Routes: Created 232 routes.
[02/03 14:34:05    572s] Created 140 insts; 280 instTerms; 61 nets; 0 routes.
[02/03 14:34:05    572s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:34:05    572s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:34:05    572s] TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
[02/03 14:34:05    572s] % Begin Save ccopt configuration ... (date=02/03 14:34:05, mem=2364.7M)
[02/03 14:34:05    573s] % End Save ccopt configuration ... (date=02/03 14:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2364.7M, current mem=2364.7M)
[02/03 14:34:05    573s] % Begin Save AAE data ... (date=02/03 14:34:05, mem=2364.7M)
[02/03 14:34:05    573s] Saving AAE Data ...
[02/03 14:34:05    573s] % End Save AAE data ... (date=02/03 14:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2364.7M, current mem=2364.7M)
[02/03 14:34:05    573s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[02/03 14:34:05    573s] Type 'man IMPCTE-104' for more detail.
[02/03 14:34:05    573s] Saving preference file /home/saul/projects/mytests/test_mix/virtuoso/COUNTER_JI3/counter/layout/inn_data/gui.pref.tcl ...
[02/03 14:34:05    573s] Saving mode setting ...
[02/03 14:34:05    573s] Saving global file ...
[02/03 14:34:05    573s] #Saving pin access data to file /home/saul/projects/mytests/test_mix/virtuoso/COUNTER_JI3/counter/layout/inn_data/counter.apa ...
[02/03 14:34:05    573s] #
[02/03 14:34:05    573s] Saving thumbnail file...
[02/03 14:34:06    573s] % Begin Save power constraints data ... (date=02/03 14:34:06, mem=2364.7M)
[02/03 14:34:06    573s] % End Save power constraints data ... (date=02/03 14:34:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2364.7M, current mem=2364.7M)
[02/03 14:34:06    573s] Generated self-contained design: /home/saul/projects/mytests/test_mix/virtuoso
[02/03 14:34:06    573s] Saving property file /home/saul/projects/mytests/test_mix/virtuoso/COUNTER_JI3/counter/layout/inn_data/counter.prop
[02/03 14:34:06    573s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=3759.6M) ***
[02/03 14:34:06    573s] #% End save design ... (date=02/03 14:34:06, total cpu=0:00:00.5, real=0:00:01.0, peak res=2364.7M, current mem=2364.7M)
[02/03 14:34:06    573s] 
[02/03 14:34:06    573s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:34:06    573s] Severity  ID               Count  Summary                                  
[02/03 14:34:06    573s] WARNING   IMPOAX-1820          2  Not able to save Site '%s' in the techno...
[02/03 14:34:06    573s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[02/03 14:34:06    573s] *** Message Summary: 3 warning(s), 0 error(s)
[02/03 14:34:06    573s] 
[02/03 14:39:30    599s] <CMD> extractRC
[02/03 14:39:30    599s] Extraction called for design 'counter' of instances=140 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
[02/03 14:39:30    599s] PostRoute (effortLevel low) RC Extraction called for design counter.
[02/03 14:39:30    599s] RC Extraction called in multi-corner(2) mode.
[02/03 14:39:30    599s] Process corner(s) are loaded.
[02/03 14:39:30    599s]  Corner: max_rc
[02/03 14:39:30    599s]  Corner: min_rc
[02/03 14:39:30    599s] extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d -maxResLength 200  -extended
[02/03 14:39:30    599s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/03 14:39:30    599s]       RC Corner Indexes            0       1   
[02/03 14:39:30    599s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/03 14:39:30    599s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/03 14:39:30    599s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/03 14:39:30    599s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/03 14:39:30    599s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/03 14:39:30    599s] Shrink Factor                : 1.00000
[02/03 14:39:30    599s] 
[02/03 14:39:30    599s] Trim Metal Layers:
[02/03 14:39:30    599s] LayerId::1 widthSet size::4
[02/03 14:39:30    599s] LayerId::2 widthSet size::4
[02/03 14:39:30    599s] LayerId::3 widthSet size::4
[02/03 14:39:30    599s] LayerId::4 widthSet size::4
[02/03 14:39:30    599s] LayerId::5 widthSet size::4
[02/03 14:39:30    599s] LayerId::6 widthSet size::2
[02/03 14:39:30    599s] eee: pegSigSF::1.070000
[02/03 14:39:30    599s] Initializing multi-corner capacitance tables ... 
[02/03 14:39:30    599s] Initializing multi-corner resistance tables ...
[02/03 14:39:30    599s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:39:30    599s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:39:30    599s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:39:30    599s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:39:30    599s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:39:30    599s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:39:30    599s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:39:30    599s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3764.7M)
[02/03 14:39:30    599s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d' for storing RC.
[02/03 14:39:30    599s] Extracted 10.3275% (CPU Time= 0:00:00.0  MEM= 3800.7M)
[02/03 14:39:30    599s] Extracted 20.403% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Extracted 30.4786% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Extracted 40.3023% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Extracted 50.3778% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Extracted 60.4534% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Extracted 70.2771% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Extracted 80.3526% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Extracted 90.4282% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3824.7M)
[02/03 14:39:30    599s] Number of Extracted Resistors     : 659
[02/03 14:39:30    599s] Number of Extracted Ground Cap.   : 698
[02/03 14:39:30    599s] Number of Extracted Coupling Cap. : 884
[02/03 14:39:30    599s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d' for reading (mem: 3808.703M)
[02/03 14:39:30    599s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/03 14:39:30    599s]  Corner: max_rc
[02/03 14:39:30    599s]  Corner: min_rc
[02/03 14:39:30    599s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3808.7M)
[02/03 14:39:30    599s] Creating parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb_Filter.rcdb.d' for storing RC.
[02/03 14:39:30    599s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d': 59 access done (mem: 3816.703M)
[02/03 14:39:30    599s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3816.703M)
[02/03 14:39:30    599s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d' for reading (mem: 3816.703M)
[02/03 14:39:30    599s] processing rcdb (/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d) for hinst (top) of cell (counter);
[02/03 14:39:30    600s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d': 0 access done (mem: 3816.703M)
[02/03 14:39:30    600s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=3816.703M)
[02/03 14:39:30    600s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3816.703M)
[02/03 14:39:30    600s] <CMD> rcOut -spef output/TOP_TM_select.spf -rc_corner max_rc
[02/03 14:39:30    600s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d' for reading (mem: 3816.703M)
[02/03 14:39:30    600s] RC Out has the following PVT Info:
[02/03 14:39:30    600s]    RC:max_rc, Operating temperature 25 C
[02/03 14:39:30    600s] Dumping Spef file.....
[02/03 14:39:30    600s] Printing D_NET...
[02/03 14:39:30    600s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 3816.7M)
[02/03 14:39:30    600s] Closing parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d': 59 access done (mem: 3816.703M)
[02/03 14:39:30    600s] <CMD> all_hold_analysis_views 
[02/03 14:39:30    600s] <CMD> all_setup_analysis_views 
[02/03 14:39:30    600s] <CMD> write_sdf -view fast_functional_mode "output/design_fast.sdf"
[02/03 14:39:30    600s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[02/03 14:39:30    600s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:39:30    600s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:39:30    600s] AAE_INFO: resetNetProps viewIdx 1 
[02/03 14:39:30    600s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:39:30    600s] #################################################################################
[02/03 14:39:30    600s] # Design Stage: PostRoute
[02/03 14:39:30    600s] # Design Name: counter
[02/03 14:39:30    600s] # Design Mode: 180nm
[02/03 14:39:30    600s] # Analysis Mode: MMMC OCV 
[02/03 14:39:30    600s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:39:30    600s] # Signoff Settings: SI On 
[02/03 14:39:30    600s] #################################################################################
[02/03 14:39:30    600s] Topological Sorting (REAL = 0:00:00.0, MEM = 3812.7M, InitMEM = 3812.7M)
[02/03 14:39:30    600s] Setting infinite Tws ...
[02/03 14:39:30    600s] First Iteration Infinite Tw... 
[02/03 14:39:30    600s] Calculate early delays in OCV mode...
[02/03 14:39:30    600s] Calculate late delays in OCV mode...
[02/03 14:39:30    600s] Calculate late delays in OCV mode...
[02/03 14:39:30    600s] Calculate early delays in OCV mode...
[02/03 14:39:30    600s] Start delay calculation (fullDC) (4 T). (MEM=3812.72)
[02/03 14:39:30    600s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[02/03 14:39:30    600s] 
[02/03 14:39:30    600s] Trim Metal Layers:
[02/03 14:39:30    600s] LayerId::1 widthSet size::4
[02/03 14:39:30    600s] LayerId::2 widthSet size::4
[02/03 14:39:30    600s] LayerId::3 widthSet size::4
[02/03 14:39:30    600s] LayerId::4 widthSet size::4
[02/03 14:39:30    600s] LayerId::5 widthSet size::4
[02/03 14:39:30    600s] LayerId::6 widthSet size::2
[02/03 14:39:30    600s] eee: pegSigSF::1.070000
[02/03 14:39:30    600s] Initializing multi-corner capacitance tables ... 
[02/03 14:39:30    600s] Initializing multi-corner resistance tables ...
[02/03 14:39:30    600s] eee: l::1 avDens::0.081364 usedTrk::26.036607 availTrk::320.000000 sigTrk::26.036607
[02/03 14:39:30    600s] eee: l::2 avDens::0.064694 usedTrk::20.702121 availTrk::320.000000 sigTrk::20.702121
[02/03 14:39:30    600s] eee: l::3 avDens::0.033255 usedTrk::10.641741 availTrk::320.000000 sigTrk::10.641741
[02/03 14:39:30    600s] eee: l::4 avDens::0.014115 usedTrk::3.387500 availTrk::240.000000 sigTrk::3.387500
[02/03 14:39:30    600s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:39:30    600s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:39:30    600s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.118740 aWlH=0.000000 lMod=0 pMax=0.837200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 14:39:30    600s] End AAE Lib Interpolated Model. (MEM=3824.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:39:30    600s] Opening parasitic data file '/tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d' for reading (mem: 3824.516M)
[02/03 14:39:30    600s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3824.5M)
[02/03 14:39:30    600s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:39:30    600s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:39:30    600s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:39:30    600s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:39:30    600s] End delay calculation. (MEM=3972.2 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:39:30    600s] End delay calculation (fullDC). (MEM=3972.2 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:39:30    600s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3972.2M) ***
[02/03 14:39:30    600s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4003.2M)
[02/03 14:39:30    600s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:39:30    600s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3972.2M)
[02/03 14:39:30    600s] Starting SI iteration 2
[02/03 14:39:30    600s] Calculate early delays in OCV mode...
[02/03 14:39:30    600s] Calculate late delays in OCV mode...
[02/03 14:39:30    600s] Calculate late delays in OCV mode...
[02/03 14:39:30    600s] Calculate early delays in OCV mode...
[02/03 14:39:30    600s] Start delay calculation (fullDC) (4 T). (MEM=3877.43)
[02/03 14:39:30    600s] End AAE Lib Interpolated Model. (MEM=3877.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:39:30    600s] AAE_INFO-618: Total number of nets in the design is 61,  6.6 percent of the nets selected for SI analysis
[02/03 14:39:30    600s] AAE_INFO-618: Total number of nets in the design is 61,  3.3 percent of the nets selected for SI analysis
[02/03 14:39:30    600s] End delay calculation. (MEM=4061.17 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:39:30    600s] End delay calculation (fullDC). (MEM=4061.17 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:39:30    600s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4061.2M) ***
[02/03 14:39:30    600s] <CMD> write_sdf -view slow_functional_mode "output/design_slow.sdf"
[02/03 14:39:31    600s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[02/03 14:39:31    600s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 14:39:31    600s] AAE_INFO: resetNetProps viewIdx 0 
[02/03 14:39:31    600s] AAE_INFO: resetNetProps viewIdx 1 
[02/03 14:39:31    600s] Starting SI iteration 1 using Infinite Timing Windows
[02/03 14:39:31    600s] #################################################################################
[02/03 14:39:31    600s] # Design Stage: PostRoute
[02/03 14:39:31    600s] # Design Name: counter
[02/03 14:39:31    600s] # Design Mode: 180nm
[02/03 14:39:31    600s] # Analysis Mode: MMMC OCV 
[02/03 14:39:31    600s] # Parasitics Mode: SPEF/RCDB 
[02/03 14:39:31    600s] # Signoff Settings: SI On 
[02/03 14:39:31    600s] #################################################################################
[02/03 14:39:31    600s] Topological Sorting (REAL = 0:00:00.0, MEM = 4017.2M, InitMEM = 4017.2M)
[02/03 14:39:31    600s] Setting infinite Tws ...
[02/03 14:39:31    600s] First Iteration Infinite Tw... 
[02/03 14:39:31    600s] Calculate early delays in OCV mode...
[02/03 14:39:31    600s] Calculate late delays in OCV mode...
[02/03 14:39:31    600s] Calculate late delays in OCV mode...
[02/03 14:39:31    600s] Calculate early delays in OCV mode...
[02/03 14:39:31    600s] Start delay calculation (fullDC) (4 T). (MEM=4017.15)
[02/03 14:39:31    600s] End AAE Lib Interpolated Model. (MEM=4028.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:39:31    600s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:39:31    600s] AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
[02/03 14:39:31    600s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:39:31    600s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:39:31    600s] End delay calculation. (MEM=4043.02 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:39:31    600s] End delay calculation (fullDC). (MEM=4043.02 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 14:39:31    600s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4043.0M) ***
[02/03 14:39:31    600s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4074.0M)
[02/03 14:39:31    600s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/03 14:39:31    600s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4043.0M)
[02/03 14:39:31    600s] Starting SI iteration 2
[02/03 14:39:31    600s] Calculate early delays in OCV mode...
[02/03 14:39:31    600s] Calculate late delays in OCV mode...
[02/03 14:39:31    600s] Calculate late delays in OCV mode...
[02/03 14:39:31    600s] Calculate early delays in OCV mode...
[02/03 14:39:31    600s] Start delay calculation (fullDC) (4 T). (MEM=3932.25)
[02/03 14:39:31    600s] End AAE Lib Interpolated Model. (MEM=3932.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:39:31    600s] AAE_INFO-618: Total number of nets in the design is 61,  6.6 percent of the nets selected for SI analysis
[02/03 14:39:31    600s] AAE_INFO-618: Total number of nets in the design is 61,  3.3 percent of the nets selected for SI analysis
[02/03 14:39:31    600s] End delay calculation. (MEM=4116.99 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:39:31    600s] End delay calculation (fullDC). (MEM=4116.99 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 14:39:31    600s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4117.0M) ***
[02/03 14:40:36    609s] <CMD> zoomBox -18.38400 -17.19400 93.30700 82.79300
[02/03 14:41:19    610s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Feb  3 14:41:19 2024
  Total CPU time:     0:10:29
  Total real time:    1:34:19
  Peak memory (main): 2531.67MB

[02/03 14:41:19    610s] 
[02/03 14:41:19    610s] *** Memory Usage v#1 (Current mem = 4080.973M, initial mem = 478.105M) ***
[02/03 14:41:19    610s] 
[02/03 14:41:19    610s] *** Summary of all messages that are not suppressed in this session:
[02/03 14:41:19    610s] Severity  ID               Count  Summary                                  
[02/03 14:41:19    610s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/03 14:41:19    610s] ERROR     IMPEXT-3491         19  Extraction failed because Quantus QRC te...
[02/03 14:41:19    610s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[02/03 14:41:19    610s] WARNING   IMPESI-2017         30  There is no coupling capacitance found i...
[02/03 14:41:19    610s] WARNING   IMPVFG-1198          4  The number of CPUs requested %d is large...
[02/03 14:41:19    610s] WARNING   IMPPP-4055           3  The run time of addStripe will degrade w...
[02/03 14:41:19    610s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[02/03 14:41:19    610s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[02/03 14:41:19    610s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[02/03 14:41:19    610s] WARNING   IMPSP-9025           5  No scan chain specified/traced.          
[02/03 14:41:19    610s] WARNING   IMPOPT-7250          2  Option -signOff for command timeDesign i...
[02/03 14:41:19    610s] ERROR     IMPOPT-608           1  Design is not routed yet.                
[02/03 14:41:19    610s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[02/03 14:41:19    610s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[02/03 14:41:19    610s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[02/03 14:41:19    610s] WARNING   IMPCCOPT-5067     6273  Top layer net attribute %s for net %s is...
[02/03 14:41:19    610s] WARNING   IMPCCOPT-1261        1  The skew target of %s for %s in %sdelay ...
[02/03 14:41:19    610s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[02/03 14:41:19    610s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[02/03 14:41:19    610s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[02/03 14:41:19    610s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[02/03 14:41:19    610s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[02/03 14:41:19    610s] WARNING   IMPOAX-1249          2  Cannot save NanoRoute Congestion Map dat...
[02/03 14:41:19    610s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[02/03 14:41:19    610s] WARNING   IMPOAX-773           6  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/03 14:41:19    610s] WARNING   IMPOAX-1820          2  Not able to save Site '%s' in the techno...
[02/03 14:41:19    610s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[02/03 14:41:19    610s] WARNING   NRGR-22              1  Design is already detail routed.         
[02/03 14:41:19    610s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/03 14:41:19    610s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[02/03 14:41:19    610s] WARNING   IMPCTE-104           5  The constraint mode of this inactive vie...
[02/03 14:41:19    610s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[02/03 14:41:19    610s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[02/03 14:41:19    610s] WARNING   IMPPSP-1003         18  Found use of '%s'. This will continue to...
[02/03 14:41:19    610s] WARNING   GLOBAL-100          10  Global '%s' has become obsolete. It will...
[02/03 14:41:19    610s] WARNING   SDF-808              2  The software is currently operating in a...
[02/03 14:41:19    610s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[02/03 14:41:19    610s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/03 14:41:19    610s] *** Message Summary: 6424 warning(s), 21 error(s)
[02/03 14:41:19    610s] 
[02/03 14:41:19    610s] --- Ending "Innovus" (totcpu=0:10:11, real=1:34:18, mem=4081.0M) ---
