0.6
2019.1
May 24 2019
14:51:52
/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task2/task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task2/task2.srcs/sim_1/new/tb_halfadder.sv,1731329793,systemVerilog,,,,tb_halfadder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task2/task2.srcs/sources_1/new/halfadder.sv,1731329903,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task2/task2.srcs/sim_1/new/tb_halfadder.sv,,halfadder,,,,,,,,
