Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: TopDesign.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopDesign.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopDesign"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : TopDesign
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Trigger_generator.vhd" in Library work.
Architecture behavioral of Entity trigger_generator is up to date.
Compiling vhdl file "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Distance_calculation.vhd" in Library work.
Architecture behavioral of Entity distance_calculation is up to date.
Compiling vhdl file "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/BCD_converter.vhd" in Library work.
Architecture behavioral of Entity bcd_converter is up to date.
Compiling vhdl file "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Range_Sensor.vhd" in Library work.
Architecture behavioral of Entity range_sensor is up to date.
Compiling vhdl file "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/TopDesign.vhd" in Library work.
Entity <topdesign> compiled.
Entity <topdesign> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopDesign> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <range_sensor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trigger_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Distance_calculation> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd_converter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter> in library <work> (architecture <behavioral>) with generics.
	n = 24

Analyzing hierarchy for entity <Counter> in library <work> (architecture <behavioral>) with generics.
	n = 22


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopDesign> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/TopDesign.vhd" line 90: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ai>
Entity <TopDesign> analyzed. Unit <TopDesign> generated.

Analyzing Entity <range_sensor> in library <work> (Architecture <behavioral>).
Entity <range_sensor> analyzed. Unit <range_sensor> generated.

Analyzing Entity <trigger_generator> in library <work> (Architecture <behavioral>).
WARNING:Xst:795 - "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Trigger_generator.vhd" line 59: Size of operands are different : result is <false>.
WARNING:Xst:819 - "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Trigger_generator.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <outputCounter>
Entity <trigger_generator> analyzed. Unit <trigger_generator> generated.

Analyzing generic Entity <Counter.1> in library <work> (Architecture <behavioral>).
	n = 24
Entity <Counter.1> analyzed. Unit <Counter.1> generated.

Analyzing Entity <Distance_calculation> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Distance_calculation.vhd" line 54: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Pulse_width>
Entity <Distance_calculation> analyzed. Unit <Distance_calculation> generated.

Analyzing generic Entity <Counter.2> in library <work> (Architecture <behavioral>).
	n = 22
Entity <Counter.2> analyzed. Unit <Counter.2> generated.

Analyzing Entity <bcd_converter> in library <work> (Architecture <behavioral>).
Entity <bcd_converter> analyzed. Unit <bcd_converter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bcd_converter>.
    Related source file is "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/BCD_converter.vhd".
WARNING:Xst:1305 - Output <tens> is never assigned. Tied to value 0000.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0000> created at line 54.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0001> created at line 54.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0002> created at line 54.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0003> created at line 54.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0004> created at line 54.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0005> created at line 54.
    Found 4-bit adder for signal <bcd_12_9$add0000> created at line 55.
    Found 4-bit adder for signal <bcd_12_9$add0001> created at line 55.
    Found 4-bit adder for signal <bcd_12_9$add0002> created at line 55.
    Found 4-bit adder for signal <bcd_12_9$add0003> created at line 55.
    Found 4-bit adder for signal <bcd_12_9$add0004> created at line 55.
    Found 4-bit adder for signal <bcd_12_9$add0005> created at line 55.
    Found 4-bit comparator greater for signal <bcd_15$cmp_gt0000> created at line 57.
    Found 4-bit comparator greater for signal <bcd_15$cmp_gt0001> created at line 57.
    Found 4-bit comparator greater for signal <bcd_15$cmp_gt0002> created at line 57.
    Found 4-bit adder for signal <bcd_16_13$add0000> created at line 58.
    Found 4-bit adder for signal <bcd_16_13$add0001> created at line 58.
    Found 4-bit adder for signal <bcd_16_13$add0002> created at line 58.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <bcd_converter> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Counter.vhd".
    Found 24-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Counter.vhd".
    Found 22-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <trigger_generator>.
    Related source file is "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Trigger_generator.vhd".
    Found 24-bit comparator greater for signal <Trigger$cmp_gt0000> created at line 54.
    Found 24-bit comparator less for signal <Trigger$cmp_lt0000> created at line 54.
    Summary:
	inferred   2 Comparator(s).
Unit <trigger_generator> synthesized.


Synthesizing Unit <Distance_calculation>.
    Related source file is "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Distance_calculation.vhd".
WARNING:Xst:737 - Found 9-bit latch for signal <distance>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <distance$cmp_gt0000> created at line 62.
    Found 22x2-bit multiplier for signal <multiplier$mult0000> created at line 60.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <Distance_calculation> synthesized.


Synthesizing Unit <range_sensor>.
    Related source file is "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/Range_Sensor.vhd".
Unit <range_sensor> synthesized.


Synthesizing Unit <TopDesign>.
    Related source file is "/home/waqas/CS331-FinalExamProject-VHDL/Sonar/TopDesign.vhd".
WARNING:Xst:646 - Signal <Di> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ci> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator greater for signal <led0$cmp_gt0000> created at line 92.
    Summary:
	inferred   1 Comparator(s).
Unit <TopDesign> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 22x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 9
# Counters                                             : 2
 22-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Latches                                              : 1
 9-bit latch                                           : 1
# Comparators                                          : 13
 11-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 24-bit comparator less                                : 1
 4-bit comparator greater                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 22x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 3
 4-bit adder                                           : 6
# Counters                                             : 2
 22-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Latches                                              : 1
 9-bit latch                                           : 1
# Comparators                                          : 13
 11-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 24-bit comparator less                                : 1
 4-bit comparator greater                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopDesign> ...

Optimizing unit <bcd_converter> ...

Optimizing unit <Distance_calculation> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopDesign, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopDesign.ngr
Top Level Output File Name         : TopDesign
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 302
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 56
#      LUT2                        : 36
#      LUT3                        : 6
#      LUT4                        : 30
#      MUXCY                       : 104
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 55
#      FDC                         : 24
#      FDCE                        : 22
#      LD_1                        : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                       73  out of  14752     0%  
 Number of Slice Flip Flops:             55  out of  29504     0%  
 Number of 4 input LUTs:                140  out of  29504     0%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    250     1%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 46    |
pulse_pin                          | IBUF+BUFG              | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------+-------------------------------------------+-------+
Control Signal                                                                 | Buffer(FF name)                           | Load  |
-------------------------------------------------------------------------------+-------------------------------------------+-------+
uut4/trigger_gen/resetCounter_inv(uut4/trigger_gen/resetCounter_inv_wg_cy<5>:O)| NONE(uut4/trigger_gen/trigg/count_0)      | 24    |
Trigger_pin_OBUF(uut4/trigger_gen/Trigger_and00001:O)                          | NONE(uut4/Pulsewidth/CounterPulse/count_0)| 22    |
-------------------------------------------------------------------------------+-------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.182ns (Maximum Frequency: 239.129MHz)
   Minimum input arrival time before clock: 2.611ns
   Maximum output required time after clock: 16.631ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.182ns (frequency: 239.129MHz)
  Total number of paths / destination ports: 553 / 46
-------------------------------------------------------------------------
Delay:               4.182ns (Levels of Logic = 24)
  Source:            uut4/trigger_gen/trigg/count_1 (FF)
  Destination:       uut4/trigger_gen/trigg/count_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uut4/trigger_gen/trigg/count_1 to uut4/trigger_gen/trigg/count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.603  uut4/trigger_gen/trigg/count_1 (uut4/trigger_gen/trigg/count_1)
     LUT1:I0->O            1   0.612   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<1>_rt (uut4/trigger_gen/trigg/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<1> (uut4/trigger_gen/trigg/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<2> (uut4/trigger_gen/trigg/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<3> (uut4/trigger_gen/trigg/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<4> (uut4/trigger_gen/trigg/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<5> (uut4/trigger_gen/trigg/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<6> (uut4/trigger_gen/trigg/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<7> (uut4/trigger_gen/trigg/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<8> (uut4/trigger_gen/trigg/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<9> (uut4/trigger_gen/trigg/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<10> (uut4/trigger_gen/trigg/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<11> (uut4/trigger_gen/trigg/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<12> (uut4/trigger_gen/trigg/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<13> (uut4/trigger_gen/trigg/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<14> (uut4/trigger_gen/trigg/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<15> (uut4/trigger_gen/trigg/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<16> (uut4/trigger_gen/trigg/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<17> (uut4/trigger_gen/trigg/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<18> (uut4/trigger_gen/trigg/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<19> (uut4/trigger_gen/trigg/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<20> (uut4/trigger_gen/trigg/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<21> (uut4/trigger_gen/trigg/Mcount_count_cy<21>)
     MUXCY:CI->O           0   0.051   0.000  uut4/trigger_gen/trigg/Mcount_count_cy<22> (uut4/trigger_gen/trigg/Mcount_count_cy<22>)
     XORCY:CI->O           1   0.699   0.000  uut4/trigger_gen/trigg/Mcount_count_xor<23> (Result<23>)
     FDC:D                     0.268          uut4/trigger_gen/trigg/count_23
    ----------------------------------------
    Total                      4.182ns (3.579ns logic, 0.603ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              2.611ns (Levels of Logic = 1)
  Source:            pulse_pin (PAD)
  Destination:       uut4/Pulsewidth/CounterPulse/count_21 (FF)
  Destination Clock: clk rising

  Data Path: pulse_pin to uut4/Pulsewidth/CounterPulse/count_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.106   1.022  pulse_pin_IBUF (pulse_pin_IBUF1)
     FDCE:CE                   0.483          uut4/Pulsewidth/CounterPulse/count_0
    ----------------------------------------
    Total                      2.611ns (1.589ns logic, 1.022ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pulse_pin'
  Total number of paths / destination ports: 1195 / 1
-------------------------------------------------------------------------
Offset:              16.631ns (Levels of Logic = 12)
  Source:            uut4/Pulsewidth/distance_8 (LATCH)
  Destination:       led0 (PAD)
  Source Clock:      pulse_pin rising

  Data Path: uut4/Pulsewidth/distance_8 to led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             5   0.588   0.690  uut4/Pulsewidth/distance_8 (uut4/Pulsewidth/distance_8)
     LUT4:I0->O            4   0.612   0.568  uut4/BCDConv/bcd_10_mux00011 (uut4/BCDConv/Madd_bcd_12_9_add0002_lut<2>)
     LUT4:I1->O            3   0.612   0.520  uut4/BCDConv/bcd_10_cmp_gt0002 (uut4/BCDConv/bcd_10_cmp_gt0002)
     LUT3:I1->O            2   0.612   0.449  uut4/BCDConv/Madd_bcd_12_9_add0003_cy<1>11 (uut4/BCDConv/Madd_bcd_12_9_add0003_cy<1>)
     LUT4:I1->O            4   0.612   0.568  uut4/BCDConv/bcd_10_cmp_gt0003 (uut4/BCDConv/bcd_10_cmp_gt0003)
     LUT2:I1->O            2   0.612   0.532  uut4/BCDConv/bcd_10_mux000321 (uut4/BCDConv/N61)
     LUT4:I0->O            3   0.612   0.520  uut4/BCDConv/bcd_12_mux000411 (uut4/BCDConv/N121)
     LUT3:I1->O            2   0.612   0.532  uut4/BCDConv/bcd_10_mux000421 (uut4/BCDConv/N7)
     LUT3:I0->O            1   0.612   0.387  led0149_SW0_SW0 (N14)
     LUT4:I2->O            1   0.612   0.509  led0149_SW0 (N12)
     LUT4:I0->O            1   0.612   0.509  led0218_SW1 (N18)
     LUT4:I0->O            1   0.612   0.357  led0218 (led0_OBUF)
     OBUF:I->O                 3.169          led0_OBUF (led0)
    ----------------------------------------
    Total                     16.631ns (10.489ns logic, 6.142ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 45 / 1
-------------------------------------------------------------------------
Offset:              8.376ns (Levels of Logic = 16)
  Source:            uut4/trigger_gen/trigg/count_3 (FF)
  Destination:       Trigger_pin (PAD)
  Source Clock:      clk rising

  Data Path: uut4/trigger_gen/trigg/count_3 to Trigger_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  uut4/trigger_gen/trigg/count_3 (uut4/trigger_gen/trigg/count_3)
     LUT1:I0->O            1   0.612   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<0>_rt (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<0> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<1> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<2> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<3> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<4> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<5> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<6> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<7> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<8> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<9> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<10> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<11> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.399   0.426  uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<12> (uut4/trigger_gen/Mcompar_Trigger_cmp_lt0000_cy<12>)
     LUT2:I1->O           23   0.612   1.022  uut4/trigger_gen/Trigger_and00001 (Trigger_pin_OBUF)
     OBUF:I->O                 3.169          Trigger_pin_OBUF (Trigger_pin)
    ----------------------------------------
    Total                      8.376ns (6.277ns logic, 2.099ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 7.43 secs
 
--> 


Total memory usage is 521328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

