0.7
2020.2
Jun 10 2021
20:04:57
C:/Vivado Projects/ECGR 5146/Lab-2-FullAdder/Lab-2-FullAdder.sim/sim_1/synth/timing/xsim/FullAdderSim_time_synth.v,1673986278,verilog,C:/Vivado Projects/ECGR 5146/Lab-2-FullAdder/Lab-2-FullAdder.srcs/sim_1/new/fulladdersim.vhd,,,\FullAdder\,,,,,,,,
C:/Vivado Projects/ECGR 5146/Lab-2-FullAdder/Lab-2-FullAdder.srcs/sim_1/new/fulladdersim.vhd,1673985863,vhdl,,,,fulladdersim,,,,,,,,
