// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module receiver_receiver_Pipeline_VITIS_LOOP_265_20 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sext_ln269,
        sext_ln269_2,
        real_output_address0,
        real_output_ce0,
        real_output_we0,
        real_output_d0,
        real_output_address1,
        real_output_ce1,
        real_output_we1,
        real_output_d1,
        imag_output_address0,
        imag_output_ce0,
        imag_output_we0,
        imag_output_d0,
        imag_output_address1,
        imag_output_ce1,
        imag_output_we1,
        imag_output_d1,
        matched_I_12_address0,
        matched_I_12_ce0,
        matched_I_12_q0,
        matched_I_12_address1,
        matched_I_12_ce1,
        matched_I_12_q1,
        matched_Q_12_address0,
        matched_Q_12_ce0,
        matched_Q_12_q0,
        matched_Q_12_address1,
        matched_Q_12_ce1,
        matched_Q_12_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] sext_ln269;
input  [23:0] sext_ln269_2;
output  [7:0] real_output_address0;
output   real_output_ce0;
output   real_output_we0;
output  [31:0] real_output_d0;
output  [7:0] real_output_address1;
output   real_output_ce1;
output   real_output_we1;
output  [31:0] real_output_d1;
output  [7:0] imag_output_address0;
output   imag_output_ce0;
output   imag_output_we0;
output  [31:0] imag_output_d0;
output  [7:0] imag_output_address1;
output   imag_output_ce1;
output   imag_output_we1;
output  [31:0] imag_output_d1;
output  [7:0] matched_I_12_address0;
output   matched_I_12_ce0;
input  [17:0] matched_I_12_q0;
output  [7:0] matched_I_12_address1;
output   matched_I_12_ce1;
input  [17:0] matched_I_12_q1;
output  [7:0] matched_Q_12_address0;
output   matched_Q_12_ce0;
input  [17:0] matched_Q_12_q0;
output  [7:0] matched_Q_12_address1;
output   matched_Q_12_ce1;
input  [17:0] matched_Q_12_q1;

reg ap_idle;
reg[7:0] real_output_address0;
reg real_output_ce0;
reg real_output_we0;
reg[31:0] real_output_d0;
reg[7:0] real_output_address1;
reg real_output_ce1;
reg real_output_we1;
reg[31:0] real_output_d1;
reg[7:0] imag_output_address0;
reg imag_output_ce0;
reg imag_output_we0;
reg[31:0] imag_output_d0;
reg[7:0] imag_output_address1;
reg imag_output_ce1;
reg imag_output_we1;
reg[31:0] imag_output_d1;
reg[7:0] matched_I_12_address0;
reg matched_I_12_ce0;
reg[7:0] matched_I_12_address1;
reg matched_I_12_ce1;
reg[7:0] matched_Q_12_address0;
reg matched_Q_12_ce0;
reg[7:0] matched_Q_12_address1;
reg matched_Q_12_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln265_reg_2320;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [17:0] reg_668;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg  signed [17:0] reg_672;
reg  signed [17:0] reg_676;
reg  signed [17:0] reg_680;
wire  signed [39:0] sext_ln269_2_cast_fu_684_p1;
reg  signed [39:0] sext_ln269_2_cast_reg_1902;
wire  signed [39:0] sext_ln269_cast_fu_688_p1;
reg  signed [39:0] sext_ln269_cast_reg_1938;
reg   [12:0] i_4_reg_1974;
wire   [7:0] lshr_ln_fu_705_p4;
reg   [7:0] lshr_ln_reg_1979;
wire  signed [39:0] sext_ln269_1_fu_755_p1;
reg  signed [39:0] sext_ln269_1_reg_2037;
wire  signed [39:0] sext_ln269_3_fu_759_p1;
reg  signed [39:0] sext_ln269_3_reg_2043;
wire  signed [39:0] sext_ln269_4_fu_773_p1;
reg  signed [39:0] sext_ln269_4_reg_2049;
wire  signed [39:0] sext_ln269_5_fu_777_p1;
reg  signed [39:0] sext_ln269_5_reg_2055;
wire  signed [39:0] sext_ln269_6_fu_813_p1;
reg  signed [39:0] sext_ln269_6_reg_2081;
wire  signed [39:0] sext_ln269_7_fu_817_p1;
reg  signed [39:0] sext_ln269_7_reg_2087;
wire  signed [39:0] sext_ln269_8_fu_831_p1;
reg  signed [39:0] sext_ln269_8_reg_2093;
wire  signed [39:0] sext_ln269_9_fu_835_p1;
reg  signed [39:0] sext_ln269_9_reg_2099;
wire   [39:0] grp_fu_763_p2;
reg  signed [39:0] mul_ln269_reg_2125;
wire   [39:0] grp_fu_768_p2;
reg  signed [39:0] mul_ln270_1_reg_2130;
wire   [39:0] grp_fu_781_p2;
reg  signed [39:0] mul_ln269_2_reg_2135;
wire   [39:0] grp_fu_786_p2;
reg  signed [39:0] mul_ln270_3_reg_2140;
wire  signed [39:0] sext_ln269_10_fu_871_p1;
reg  signed [39:0] sext_ln269_10_reg_2145;
wire  signed [39:0] sext_ln269_11_fu_875_p1;
reg  signed [39:0] sext_ln269_11_reg_2151;
wire  signed [39:0] sext_ln269_12_fu_889_p1;
reg  signed [39:0] sext_ln269_12_reg_2157;
wire  signed [39:0] sext_ln269_13_fu_893_p1;
reg  signed [39:0] sext_ln269_13_reg_2163;
wire   [39:0] grp_fu_821_p2;
reg  signed [39:0] mul_ln269_4_reg_2189;
wire   [39:0] grp_fu_826_p2;
reg  signed [39:0] mul_ln270_5_reg_2194;
wire   [39:0] grp_fu_839_p2;
reg  signed [39:0] mul_ln269_6_reg_2199;
wire   [39:0] grp_fu_844_p2;
reg  signed [39:0] mul_ln270_7_reg_2204;
wire  signed [39:0] sext_ln269_14_fu_929_p1;
reg  signed [39:0] sext_ln269_14_reg_2209;
wire  signed [39:0] sext_ln269_15_fu_933_p1;
reg  signed [39:0] sext_ln269_15_reg_2215;
wire  signed [39:0] sext_ln269_16_fu_947_p1;
reg  signed [39:0] sext_ln269_16_reg_2221;
wire  signed [39:0] sext_ln269_17_fu_951_p1;
reg  signed [39:0] sext_ln269_17_reg_2227;
reg   [7:0] j_1_reg_2253;
wire   [39:0] grp_fu_879_p2;
reg  signed [39:0] mul_ln269_8_reg_2271;
wire   [39:0] grp_fu_884_p2;
reg  signed [39:0] mul_ln270_9_reg_2276;
wire   [39:0] grp_fu_897_p2;
reg  signed [39:0] mul_ln269_10_reg_2281;
wire   [39:0] grp_fu_902_p2;
reg  signed [39:0] mul_ln270_11_reg_2286;
wire  signed [39:0] sext_ln269_18_fu_1048_p1;
reg  signed [39:0] sext_ln269_18_reg_2291;
wire  signed [39:0] sext_ln269_19_fu_1052_p1;
reg  signed [39:0] sext_ln269_19_reg_2297;
wire  signed [39:0] sext_ln269_20_fu_1066_p1;
reg  signed [39:0] sext_ln269_20_reg_2303;
wire  signed [39:0] sext_ln269_21_fu_1070_p1;
reg  signed [39:0] sext_ln269_21_reg_2309;
wire   [7:0] or_ln265_11_fu_1084_p2;
reg   [7:0] or_ln265_11_reg_2315;
wire   [0:0] icmp_ln265_fu_1090_p2;
wire   [39:0] grp_fu_937_p2;
reg  signed [39:0] mul_ln269_12_reg_2344;
wire   [39:0] grp_fu_942_p2;
reg  signed [39:0] mul_ln270_13_reg_2349;
wire   [39:0] grp_fu_955_p2;
reg  signed [39:0] mul_ln269_14_reg_2354;
wire   [39:0] grp_fu_960_p2;
reg  signed [39:0] mul_ln270_15_reg_2359;
wire  signed [39:0] sext_ln269_22_fu_1180_p1;
reg  signed [39:0] sext_ln269_22_reg_2364;
wire  signed [39:0] sext_ln269_23_fu_1184_p1;
reg  signed [39:0] sext_ln269_23_reg_2370;
wire  signed [39:0] sext_ln269_24_fu_1198_p1;
reg  signed [39:0] sext_ln269_24_reg_2376;
wire  signed [39:0] sext_ln269_25_fu_1202_p1;
reg  signed [39:0] sext_ln269_25_reg_2382;
wire   [39:0] grp_fu_1056_p2;
reg  signed [39:0] mul_ln269_16_reg_2408;
wire   [39:0] grp_fu_1061_p2;
reg  signed [39:0] mul_ln270_17_reg_2413;
wire   [39:0] grp_fu_1074_p2;
reg  signed [39:0] mul_ln269_18_reg_2418;
wire   [39:0] grp_fu_1079_p2;
reg  signed [39:0] mul_ln270_19_reg_2423;
wire  signed [39:0] sext_ln269_26_fu_1310_p1;
reg  signed [39:0] sext_ln269_26_reg_2428;
wire  signed [39:0] sext_ln269_27_fu_1314_p1;
reg  signed [39:0] sext_ln269_27_reg_2434;
wire  signed [39:0] sext_ln269_28_fu_1328_p1;
reg  signed [39:0] sext_ln269_28_reg_2440;
wire  signed [39:0] sext_ln269_29_fu_1332_p1;
reg  signed [39:0] sext_ln269_29_reg_2446;
wire   [39:0] grp_fu_1188_p2;
reg  signed [39:0] mul_ln269_20_reg_2452;
wire   [39:0] grp_fu_1193_p2;
reg  signed [39:0] mul_ln270_21_reg_2457;
wire   [39:0] grp_fu_1206_p2;
reg  signed [39:0] mul_ln269_22_reg_2462;
wire   [39:0] grp_fu_1211_p2;
reg  signed [39:0] mul_ln270_23_reg_2467;
wire  signed [39:0] sext_ln269_30_fu_1408_p1;
reg  signed [39:0] sext_ln269_30_reg_2472;
wire  signed [39:0] sext_ln269_31_fu_1412_p1;
reg  signed [39:0] sext_ln269_31_reg_2478;
wire  signed [39:0] sext_ln269_32_fu_1426_p1;
reg  signed [39:0] sext_ln269_32_reg_2484;
wire  signed [39:0] sext_ln269_33_fu_1430_p1;
reg  signed [39:0] sext_ln269_33_reg_2490;
wire   [39:0] grp_fu_1318_p2;
reg  signed [39:0] mul_ln269_24_reg_2496;
wire   [39:0] grp_fu_1323_p2;
reg  signed [39:0] mul_ln270_25_reg_2501;
wire   [39:0] grp_fu_1336_p2;
reg  signed [39:0] mul_ln269_26_reg_2506;
wire   [39:0] grp_fu_1341_p2;
reg  signed [39:0] mul_ln270_27_reg_2511;
wire   [39:0] grp_fu_1416_p2;
reg  signed [39:0] mul_ln269_28_reg_2516;
wire   [39:0] grp_fu_1421_p2;
reg  signed [39:0] mul_ln270_29_reg_2521;
wire   [39:0] grp_fu_1434_p2;
reg  signed [39:0] mul_ln269_30_reg_2526;
wire   [39:0] grp_fu_1439_p2;
reg  signed [39:0] mul_ln270_31_reg_2531;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
reg    ap_condition_exit_pp0_iter1_stage3;
wire    ap_block_pp0_stage5_subdone;
wire   [63:0] zext_ln264_fu_715_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln265_fu_727_p1;
wire   [63:0] zext_ln265_1_fu_738_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln265_2_fu_749_p1;
wire   [63:0] zext_ln265_3_fu_796_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln265_4_fu_807_p1;
wire   [63:0] zext_ln265_5_fu_854_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln265_6_fu_865_p1;
wire   [63:0] zext_ln265_7_fu_912_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln265_8_fu_923_p1;
wire   [63:0] zext_ln265_9_fu_970_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln265_10_fu_981_p1;
wire   [63:0] j_cast_fu_990_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln269_fu_1022_p1;
wire   [63:0] zext_ln265_11_fu_1101_p1;
wire   [63:0] zext_ln265_13_fu_1112_p1;
wire   [63:0] zext_ln269_1_fu_1123_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln269_2_fu_1154_p1;
wire   [63:0] zext_ln265_14_fu_1221_p1;
wire   [63:0] zext_ln265_15_fu_1232_p1;
wire   [63:0] zext_ln269_3_fu_1253_p1;
wire   [63:0] zext_ln269_4_fu_1284_p1;
wire   [63:0] zext_ln269_5_fu_1351_p1;
wire   [63:0] zext_ln269_6_fu_1382_p1;
wire   [63:0] zext_ln269_7_fu_1449_p1;
wire   [63:0] zext_ln269_8_fu_1480_p1;
wire   [63:0] zext_ln269_9_fu_1511_p1;
wire   [63:0] zext_ln269_10_fu_1542_p1;
wire   [63:0] zext_ln265_12_fu_1568_p1;
wire   [63:0] zext_ln269_11_fu_1598_p1;
wire   [63:0] zext_ln269_12_fu_1629_p1;
wire   [63:0] zext_ln269_13_fu_1660_p1;
reg   [7:0] j_fu_100;
wire   [7:0] add_ln265_15_fu_1686_p2;
wire    ap_loop_init;
reg   [12:0] i_fu_104;
wire   [12:0] add_ln271_fu_1238_p2;
reg   [12:0] ap_sig_allocacmp_i_4;
wire   [7:0] add_ln265_fu_721_p2;
wire   [7:0] add_ln265_1_fu_733_p2;
wire   [7:0] add_ln265_2_fu_744_p2;
wire  signed [23:0] grp_fu_763_p0;
wire  signed [23:0] grp_fu_768_p0;
wire  signed [23:0] grp_fu_781_p0;
wire  signed [23:0] grp_fu_786_p0;
wire   [7:0] add_ln265_3_fu_791_p2;
wire   [7:0] add_ln265_4_fu_802_p2;
wire  signed [23:0] grp_fu_821_p0;
wire  signed [23:0] grp_fu_826_p0;
wire  signed [23:0] grp_fu_839_p0;
wire  signed [23:0] grp_fu_844_p0;
wire   [7:0] add_ln265_5_fu_849_p2;
wire   [7:0] add_ln265_6_fu_860_p2;
wire  signed [23:0] grp_fu_879_p0;
wire  signed [23:0] grp_fu_884_p0;
wire  signed [23:0] grp_fu_897_p0;
wire  signed [23:0] grp_fu_902_p0;
wire   [7:0] add_ln265_7_fu_907_p2;
wire   [7:0] add_ln265_8_fu_918_p2;
wire  signed [23:0] grp_fu_937_p0;
wire  signed [23:0] grp_fu_942_p0;
wire  signed [23:0] grp_fu_955_p0;
wire  signed [23:0] grp_fu_960_p0;
wire   [7:0] add_ln265_9_fu_965_p2;
wire   [7:0] add_ln265_10_fu_976_p2;
wire  signed [39:0] grp_fu_1696_p3;
wire  signed [39:0] grp_fu_1702_p3;
wire   [7:0] or_ln265_fu_1016_p2;
wire  signed [39:0] grp_fu_1708_p3;
wire  signed [39:0] grp_fu_1714_p3;
wire  signed [23:0] grp_fu_1056_p0;
wire  signed [23:0] grp_fu_1061_p0;
wire  signed [23:0] grp_fu_1074_p0;
wire  signed [23:0] grp_fu_1079_p0;
wire   [7:0] add_ln265_11_fu_1096_p2;
wire   [7:0] add_ln265_12_fu_1107_p2;
wire   [7:0] or_ln265_1_fu_1118_p2;
wire  signed [39:0] grp_fu_1720_p3;
wire  signed [39:0] grp_fu_1726_p3;
wire   [7:0] or_ln265_2_fu_1149_p2;
wire  signed [39:0] grp_fu_1732_p3;
wire  signed [39:0] grp_fu_1738_p3;
wire  signed [23:0] grp_fu_1188_p0;
wire  signed [23:0] grp_fu_1193_p0;
wire  signed [23:0] grp_fu_1206_p0;
wire  signed [23:0] grp_fu_1211_p0;
wire   [7:0] add_ln265_13_fu_1216_p2;
wire   [7:0] add_ln265_14_fu_1227_p2;
wire   [7:0] or_ln265_3_fu_1248_p2;
wire  signed [39:0] grp_fu_1744_p3;
wire  signed [39:0] grp_fu_1750_p3;
wire   [7:0] or_ln265_4_fu_1279_p2;
wire  signed [39:0] grp_fu_1756_p3;
wire  signed [39:0] grp_fu_1762_p3;
wire  signed [23:0] grp_fu_1318_p0;
wire  signed [23:0] grp_fu_1323_p0;
wire  signed [23:0] grp_fu_1336_p0;
wire  signed [23:0] grp_fu_1341_p0;
wire   [7:0] or_ln265_5_fu_1346_p2;
wire  signed [39:0] grp_fu_1768_p3;
wire  signed [39:0] grp_fu_1774_p3;
wire   [7:0] or_ln265_6_fu_1377_p2;
wire  signed [39:0] grp_fu_1780_p3;
wire  signed [39:0] grp_fu_1786_p3;
wire  signed [23:0] grp_fu_1416_p0;
wire  signed [23:0] grp_fu_1421_p0;
wire  signed [23:0] grp_fu_1434_p0;
wire  signed [23:0] grp_fu_1439_p0;
wire   [7:0] or_ln265_7_fu_1444_p2;
wire  signed [39:0] grp_fu_1792_p3;
wire  signed [39:0] grp_fu_1798_p3;
wire   [7:0] or_ln265_8_fu_1475_p2;
wire  signed [39:0] grp_fu_1804_p3;
wire  signed [39:0] grp_fu_1810_p3;
wire   [7:0] or_ln265_9_fu_1506_p2;
wire  signed [39:0] grp_fu_1816_p3;
wire  signed [39:0] grp_fu_1822_p3;
wire   [7:0] or_ln265_10_fu_1537_p2;
wire  signed [39:0] grp_fu_1828_p3;
wire  signed [39:0] grp_fu_1834_p3;
wire  signed [39:0] grp_fu_1840_p3;
wire  signed [39:0] grp_fu_1846_p3;
wire   [7:0] or_ln265_12_fu_1593_p2;
wire  signed [39:0] grp_fu_1852_p3;
wire  signed [39:0] grp_fu_1858_p3;
wire   [7:0] or_ln265_13_fu_1624_p2;
wire  signed [39:0] grp_fu_1864_p3;
wire  signed [39:0] grp_fu_1870_p3;
wire   [7:0] or_ln265_14_fu_1655_p2;
wire  signed [39:0] grp_fu_1876_p3;
wire  signed [39:0] grp_fu_1882_p3;
wire  signed [23:0] grp_fu_1696_p0;
wire  signed [17:0] grp_fu_1696_p1;
wire  signed [23:0] grp_fu_1702_p0;
wire  signed [17:0] grp_fu_1702_p1;
wire  signed [23:0] grp_fu_1708_p0;
wire  signed [17:0] grp_fu_1708_p1;
wire  signed [23:0] grp_fu_1714_p0;
wire  signed [17:0] grp_fu_1714_p1;
wire  signed [23:0] grp_fu_1720_p0;
wire  signed [17:0] grp_fu_1720_p1;
wire  signed [23:0] grp_fu_1726_p0;
wire  signed [17:0] grp_fu_1726_p1;
wire  signed [23:0] grp_fu_1732_p0;
wire  signed [17:0] grp_fu_1732_p1;
wire  signed [23:0] grp_fu_1738_p0;
wire  signed [17:0] grp_fu_1738_p1;
wire  signed [23:0] grp_fu_1744_p0;
wire  signed [17:0] grp_fu_1744_p1;
wire  signed [23:0] grp_fu_1750_p0;
wire  signed [17:0] grp_fu_1750_p1;
wire  signed [23:0] grp_fu_1756_p0;
wire  signed [17:0] grp_fu_1756_p1;
wire  signed [23:0] grp_fu_1762_p0;
wire  signed [17:0] grp_fu_1762_p1;
wire  signed [23:0] grp_fu_1768_p0;
wire  signed [17:0] grp_fu_1768_p1;
wire  signed [23:0] grp_fu_1774_p0;
wire  signed [17:0] grp_fu_1774_p1;
wire  signed [23:0] grp_fu_1780_p0;
wire  signed [17:0] grp_fu_1780_p1;
wire  signed [23:0] grp_fu_1786_p0;
wire  signed [17:0] grp_fu_1786_p1;
wire  signed [23:0] grp_fu_1792_p0;
wire  signed [17:0] grp_fu_1792_p1;
wire  signed [23:0] grp_fu_1798_p0;
wire  signed [17:0] grp_fu_1798_p1;
wire  signed [23:0] grp_fu_1804_p0;
wire  signed [17:0] grp_fu_1804_p1;
wire  signed [23:0] grp_fu_1810_p0;
wire  signed [17:0] grp_fu_1810_p1;
wire  signed [23:0] grp_fu_1816_p0;
wire  signed [17:0] grp_fu_1816_p1;
wire  signed [23:0] grp_fu_1822_p0;
wire  signed [17:0] grp_fu_1822_p1;
wire  signed [23:0] grp_fu_1828_p0;
wire  signed [17:0] grp_fu_1828_p1;
wire  signed [23:0] grp_fu_1834_p0;
wire  signed [17:0] grp_fu_1834_p1;
wire  signed [23:0] grp_fu_1840_p0;
wire  signed [17:0] grp_fu_1840_p1;
wire  signed [23:0] grp_fu_1846_p0;
wire  signed [17:0] grp_fu_1846_p1;
wire  signed [23:0] grp_fu_1852_p0;
wire  signed [17:0] grp_fu_1852_p1;
wire  signed [23:0] grp_fu_1858_p0;
wire  signed [17:0] grp_fu_1858_p1;
wire  signed [23:0] grp_fu_1864_p0;
wire  signed [17:0] grp_fu_1864_p1;
wire  signed [23:0] grp_fu_1870_p0;
wire  signed [17:0] grp_fu_1870_p1;
wire  signed [23:0] grp_fu_1876_p0;
wire  signed [17:0] grp_fu_1876_p1;
wire  signed [23:0] grp_fu_1882_p0;
wire  signed [17:0] grp_fu_1882_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to0;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U590(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_763_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_763_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U591(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_768_p0),
    .din1(reg_672),
    .ce(1'b1),
    .dout(grp_fu_768_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U592(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_781_p0),
    .din1(reg_676),
    .ce(1'b1),
    .dout(grp_fu_781_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U593(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_786_p0),
    .din1(reg_680),
    .ce(1'b1),
    .dout(grp_fu_786_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U594(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_821_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_821_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U595(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_826_p0),
    .din1(reg_672),
    .ce(1'b1),
    .dout(grp_fu_826_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U596(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_839_p0),
    .din1(reg_676),
    .ce(1'b1),
    .dout(grp_fu_839_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U597(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_844_p0),
    .din1(reg_680),
    .ce(1'b1),
    .dout(grp_fu_844_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U598(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_879_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_879_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U599(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_884_p0),
    .din1(reg_672),
    .ce(1'b1),
    .dout(grp_fu_884_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U600(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_897_p0),
    .din1(reg_676),
    .ce(1'b1),
    .dout(grp_fu_897_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U601(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_902_p0),
    .din1(reg_680),
    .ce(1'b1),
    .dout(grp_fu_902_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U602(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_937_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_937_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U603(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_942_p0),
    .din1(reg_672),
    .ce(1'b1),
    .dout(grp_fu_942_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U604(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_955_p0),
    .din1(reg_676),
    .ce(1'b1),
    .dout(grp_fu_955_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U605(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_960_p0),
    .din1(reg_680),
    .ce(1'b1),
    .dout(grp_fu_960_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U606(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1056_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_1056_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U607(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1061_p0),
    .din1(reg_672),
    .ce(1'b1),
    .dout(grp_fu_1061_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U608(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1074_p0),
    .din1(reg_676),
    .ce(1'b1),
    .dout(grp_fu_1074_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U609(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1079_p0),
    .din1(reg_680),
    .ce(1'b1),
    .dout(grp_fu_1079_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U610(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1188_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_1188_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U611(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1193_p0),
    .din1(reg_672),
    .ce(1'b1),
    .dout(grp_fu_1193_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U612(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1206_p0),
    .din1(reg_676),
    .ce(1'b1),
    .dout(grp_fu_1206_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U613(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1211_p0),
    .din1(reg_680),
    .ce(1'b1),
    .dout(grp_fu_1211_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U614(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1318_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_1318_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U615(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1323_p0),
    .din1(reg_672),
    .ce(1'b1),
    .dout(grp_fu_1323_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U616(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1336_p0),
    .din1(reg_676),
    .ce(1'b1),
    .dout(grp_fu_1336_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U617(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1341_p0),
    .din1(reg_680),
    .ce(1'b1),
    .dout(grp_fu_1341_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U618(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1416_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_1416_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U619(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1421_p0),
    .din1(reg_672),
    .ce(1'b1),
    .dout(grp_fu_1421_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U620(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1434_p0),
    .din1(reg_676),
    .ce(1'b1),
    .dout(grp_fu_1434_p2)
);

receiver_mul_24s_18s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_24s_18s_40_3_1_U621(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1439_p0),
    .din1(reg_680),
    .ce(1'b1),
    .dout(grp_fu_1439_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U622(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1696_p0),
    .din1(grp_fu_1696_p1),
    .din2(mul_ln269_reg_2125),
    .ce(1'b1),
    .dout(grp_fu_1696_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U623(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1702_p0),
    .din1(grp_fu_1702_p1),
    .din2(mul_ln270_1_reg_2130),
    .ce(1'b1),
    .dout(grp_fu_1702_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U624(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1708_p0),
    .din1(grp_fu_1708_p1),
    .din2(mul_ln269_2_reg_2135),
    .ce(1'b1),
    .dout(grp_fu_1708_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U625(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1714_p0),
    .din1(grp_fu_1714_p1),
    .din2(mul_ln270_3_reg_2140),
    .ce(1'b1),
    .dout(grp_fu_1714_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U626(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1720_p0),
    .din1(grp_fu_1720_p1),
    .din2(mul_ln269_4_reg_2189),
    .ce(1'b1),
    .dout(grp_fu_1720_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U627(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1726_p0),
    .din1(grp_fu_1726_p1),
    .din2(mul_ln270_5_reg_2194),
    .ce(1'b1),
    .dout(grp_fu_1726_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U628(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1732_p0),
    .din1(grp_fu_1732_p1),
    .din2(mul_ln269_6_reg_2199),
    .ce(1'b1),
    .dout(grp_fu_1732_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U629(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1738_p0),
    .din1(grp_fu_1738_p1),
    .din2(mul_ln270_7_reg_2204),
    .ce(1'b1),
    .dout(grp_fu_1738_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U630(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1744_p0),
    .din1(grp_fu_1744_p1),
    .din2(mul_ln269_8_reg_2271),
    .ce(1'b1),
    .dout(grp_fu_1744_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U631(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1750_p0),
    .din1(grp_fu_1750_p1),
    .din2(mul_ln270_9_reg_2276),
    .ce(1'b1),
    .dout(grp_fu_1750_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U632(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1756_p0),
    .din1(grp_fu_1756_p1),
    .din2(mul_ln269_10_reg_2281),
    .ce(1'b1),
    .dout(grp_fu_1756_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U633(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1762_p0),
    .din1(grp_fu_1762_p1),
    .din2(mul_ln270_11_reg_2286),
    .ce(1'b1),
    .dout(grp_fu_1762_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U634(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1768_p0),
    .din1(grp_fu_1768_p1),
    .din2(mul_ln269_12_reg_2344),
    .ce(1'b1),
    .dout(grp_fu_1768_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U635(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1774_p0),
    .din1(grp_fu_1774_p1),
    .din2(mul_ln270_13_reg_2349),
    .ce(1'b1),
    .dout(grp_fu_1774_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U636(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1780_p0),
    .din1(grp_fu_1780_p1),
    .din2(mul_ln269_14_reg_2354),
    .ce(1'b1),
    .dout(grp_fu_1780_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U637(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1786_p0),
    .din1(grp_fu_1786_p1),
    .din2(mul_ln270_15_reg_2359),
    .ce(1'b1),
    .dout(grp_fu_1786_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U638(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1792_p0),
    .din1(grp_fu_1792_p1),
    .din2(mul_ln269_16_reg_2408),
    .ce(1'b1),
    .dout(grp_fu_1792_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U639(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1798_p0),
    .din1(grp_fu_1798_p1),
    .din2(mul_ln270_17_reg_2413),
    .ce(1'b1),
    .dout(grp_fu_1798_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U640(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1804_p0),
    .din1(grp_fu_1804_p1),
    .din2(mul_ln269_18_reg_2418),
    .ce(1'b1),
    .dout(grp_fu_1804_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U641(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1810_p0),
    .din1(grp_fu_1810_p1),
    .din2(mul_ln270_19_reg_2423),
    .ce(1'b1),
    .dout(grp_fu_1810_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U642(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1816_p0),
    .din1(grp_fu_1816_p1),
    .din2(mul_ln269_20_reg_2452),
    .ce(1'b1),
    .dout(grp_fu_1816_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U643(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1822_p0),
    .din1(grp_fu_1822_p1),
    .din2(mul_ln270_21_reg_2457),
    .ce(1'b1),
    .dout(grp_fu_1822_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U644(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1828_p0),
    .din1(grp_fu_1828_p1),
    .din2(mul_ln269_22_reg_2462),
    .ce(1'b1),
    .dout(grp_fu_1828_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U645(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1834_p0),
    .din1(grp_fu_1834_p1),
    .din2(mul_ln270_23_reg_2467),
    .ce(1'b1),
    .dout(grp_fu_1834_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U646(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1840_p0),
    .din1(grp_fu_1840_p1),
    .din2(mul_ln269_24_reg_2496),
    .ce(1'b1),
    .dout(grp_fu_1840_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U647(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1846_p0),
    .din1(grp_fu_1846_p1),
    .din2(mul_ln270_25_reg_2501),
    .ce(1'b1),
    .dout(grp_fu_1846_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U648(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1852_p0),
    .din1(grp_fu_1852_p1),
    .din2(mul_ln269_26_reg_2506),
    .ce(1'b1),
    .dout(grp_fu_1852_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U649(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1858_p0),
    .din1(grp_fu_1858_p1),
    .din2(mul_ln270_27_reg_2511),
    .ce(1'b1),
    .dout(grp_fu_1858_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U650(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1864_p0),
    .din1(grp_fu_1864_p1),
    .din2(mul_ln269_28_reg_2516),
    .ce(1'b1),
    .dout(grp_fu_1864_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U651(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1870_p0),
    .din1(grp_fu_1870_p1),
    .din2(mul_ln270_29_reg_2521),
    .ce(1'b1),
    .dout(grp_fu_1870_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U652(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1876_p0),
    .din1(grp_fu_1876_p1),
    .din2(mul_ln269_30_reg_2526),
    .ce(1'b1),
    .dout(grp_fu_1876_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U653(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1882_p0),
    .din1(grp_fu_1882_p1),
    .din2(mul_ln270_31_reg_2531),
    .ce(1'b1),
    .dout(grp_fu_1882_p3)
);

receiver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter1_stage3) | ((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_condition_exit_pp0_iter1_stage3) & (ap_idle_pp0_0to0 == 1'b1)) | ((ap_loop_exit_ready == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_104 <= 13'd188;
    end else if (((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        i_fu_104 <= add_ln271_fu_1238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_100 <= 8'd0;
    end else if (((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        j_fu_100 <= add_ln265_15_fu_1686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_4_reg_1974 <= ap_sig_allocacmp_i_4;
        lshr_ln_reg_1979 <= {{ap_sig_allocacmp_i_4[11:4]}};
        mul_ln269_16_reg_2408 <= grp_fu_1056_p2;
        mul_ln269_18_reg_2418 <= grp_fu_1074_p2;
        mul_ln270_17_reg_2413 <= grp_fu_1061_p2;
        mul_ln270_19_reg_2423 <= grp_fu_1079_p2;
        sext_ln269_2_cast_reg_1902 <= sext_ln269_2_cast_fu_684_p1;
        sext_ln269_cast_reg_1938 <= sext_ln269_cast_fu_688_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln265_reg_2320 <= icmp_ln265_fu_1090_p2;
        j_1_reg_2253 <= j_fu_100;
        mul_ln269_10_reg_2281 <= grp_fu_897_p2;
        mul_ln269_8_reg_2271 <= grp_fu_879_p2;
        mul_ln270_11_reg_2286 <= grp_fu_902_p2;
        mul_ln270_9_reg_2276 <= grp_fu_884_p2;
        or_ln265_11_reg_2315[1 : 0] <= or_ln265_11_fu_1084_p2[1 : 0];
or_ln265_11_reg_2315[7 : 4] <= or_ln265_11_fu_1084_p2[7 : 4];
        sext_ln269_18_reg_2291 <= sext_ln269_18_fu_1048_p1;
        sext_ln269_19_reg_2297 <= sext_ln269_19_fu_1052_p1;
        sext_ln269_20_reg_2303 <= sext_ln269_20_fu_1066_p1;
        sext_ln269_21_reg_2309 <= sext_ln269_21_fu_1070_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln269_12_reg_2344 <= grp_fu_937_p2;
        mul_ln269_14_reg_2354 <= grp_fu_955_p2;
        mul_ln270_13_reg_2349 <= grp_fu_942_p2;
        mul_ln270_15_reg_2359 <= grp_fu_960_p2;
        sext_ln269_22_reg_2364 <= sext_ln269_22_fu_1180_p1;
        sext_ln269_23_reg_2370 <= sext_ln269_23_fu_1184_p1;
        sext_ln269_24_reg_2376 <= sext_ln269_24_fu_1198_p1;
        sext_ln269_25_reg_2382 <= sext_ln269_25_fu_1202_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln269_20_reg_2452 <= grp_fu_1188_p2;
        mul_ln269_22_reg_2462 <= grp_fu_1206_p2;
        mul_ln270_21_reg_2457 <= grp_fu_1193_p2;
        mul_ln270_23_reg_2467 <= grp_fu_1211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln269_24_reg_2496 <= grp_fu_1318_p2;
        mul_ln269_26_reg_2506 <= grp_fu_1336_p2;
        mul_ln270_25_reg_2501 <= grp_fu_1323_p2;
        mul_ln270_27_reg_2511 <= grp_fu_1341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln269_28_reg_2516 <= grp_fu_1416_p2;
        mul_ln269_30_reg_2526 <= grp_fu_1434_p2;
        mul_ln270_29_reg_2521 <= grp_fu_1421_p2;
        mul_ln270_31_reg_2531 <= grp_fu_1439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln269_2_reg_2135 <= grp_fu_781_p2;
        mul_ln269_reg_2125 <= grp_fu_763_p2;
        mul_ln270_1_reg_2130 <= grp_fu_768_p2;
        mul_ln270_3_reg_2140 <= grp_fu_786_p2;
        sext_ln269_10_reg_2145 <= sext_ln269_10_fu_871_p1;
        sext_ln269_11_reg_2151 <= sext_ln269_11_fu_875_p1;
        sext_ln269_12_reg_2157 <= sext_ln269_12_fu_889_p1;
        sext_ln269_13_reg_2163 <= sext_ln269_13_fu_893_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln269_4_reg_2189 <= grp_fu_821_p2;
        mul_ln269_6_reg_2199 <= grp_fu_839_p2;
        mul_ln270_5_reg_2194 <= grp_fu_826_p2;
        mul_ln270_7_reg_2204 <= grp_fu_844_p2;
        sext_ln269_14_reg_2209 <= sext_ln269_14_fu_929_p1;
        sext_ln269_15_reg_2215 <= sext_ln269_15_fu_933_p1;
        sext_ln269_16_reg_2221 <= sext_ln269_16_fu_947_p1;
        sext_ln269_17_reg_2227 <= sext_ln269_17_fu_951_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_668 <= matched_I_12_q1;
        reg_672 <= matched_Q_12_q1;
        reg_676 <= matched_I_12_q0;
        reg_680 <= matched_Q_12_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sext_ln269_1_reg_2037 <= sext_ln269_1_fu_755_p1;
        sext_ln269_3_reg_2043 <= sext_ln269_3_fu_759_p1;
        sext_ln269_4_reg_2049 <= sext_ln269_4_fu_773_p1;
        sext_ln269_5_reg_2055 <= sext_ln269_5_fu_777_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln269_26_reg_2428 <= sext_ln269_26_fu_1310_p1;
        sext_ln269_27_reg_2434 <= sext_ln269_27_fu_1314_p1;
        sext_ln269_28_reg_2440 <= sext_ln269_28_fu_1328_p1;
        sext_ln269_29_reg_2446 <= sext_ln269_29_fu_1332_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sext_ln269_30_reg_2472 <= sext_ln269_30_fu_1408_p1;
        sext_ln269_31_reg_2478 <= sext_ln269_31_fu_1412_p1;
        sext_ln269_32_reg_2484 <= sext_ln269_32_fu_1426_p1;
        sext_ln269_33_reg_2490 <= sext_ln269_33_fu_1430_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sext_ln269_6_reg_2081 <= sext_ln269_6_fu_813_p1;
        sext_ln269_7_reg_2087 <= sext_ln269_7_fu_817_p1;
        sext_ln269_8_reg_2093 <= sext_ln269_8_fu_831_p1;
        sext_ln269_9_reg_2099 <= sext_ln269_9_fu_835_p1;
    end
end

always @ (*) begin
    if (((icmp_ln265_reg_2320 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln265_reg_2320 == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter1_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_4 = 13'd188;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        imag_output_address0 = zext_ln269_13_fu_1660_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        imag_output_address0 = zext_ln269_11_fu_1598_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        imag_output_address0 = zext_ln269_10_fu_1542_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        imag_output_address0 = zext_ln269_8_fu_1480_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        imag_output_address0 = zext_ln269_6_fu_1382_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_address0 = zext_ln269_4_fu_1284_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        imag_output_address0 = zext_ln269_2_fu_1154_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        imag_output_address0 = zext_ln269_fu_1022_p1;
    end else begin
        imag_output_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        imag_output_address1 = zext_ln269_12_fu_1629_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        imag_output_address1 = zext_ln265_12_fu_1568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        imag_output_address1 = zext_ln269_9_fu_1511_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        imag_output_address1 = zext_ln269_7_fu_1449_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        imag_output_address1 = zext_ln269_5_fu_1351_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_address1 = zext_ln269_3_fu_1253_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        imag_output_address1 = zext_ln269_1_fu_1123_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        imag_output_address1 = j_cast_fu_990_p1;
    end else begin
        imag_output_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        imag_output_ce0 = 1'b1;
    end else begin
        imag_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        imag_output_ce1 = 1'b1;
    end else begin
        imag_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        imag_output_d0 = {{grp_fu_1882_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        imag_output_d0 = {{grp_fu_1858_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        imag_output_d0 = {{grp_fu_1834_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        imag_output_d0 = {{grp_fu_1810_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        imag_output_d0 = {{grp_fu_1786_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_d0 = {{grp_fu_1762_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        imag_output_d0 = {{grp_fu_1738_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        imag_output_d0 = {{grp_fu_1714_p3[39:8]}};
    end else begin
        imag_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        imag_output_d1 = {{grp_fu_1870_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        imag_output_d1 = {{grp_fu_1846_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        imag_output_d1 = {{grp_fu_1822_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        imag_output_d1 = {{grp_fu_1798_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        imag_output_d1 = {{grp_fu_1774_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_d1 = {{grp_fu_1750_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        imag_output_d1 = {{grp_fu_1726_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        imag_output_d1 = {{grp_fu_1702_p3[39:8]}};
    end else begin
        imag_output_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        imag_output_we0 = 1'b1;
    end else begin
        imag_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        imag_output_we1 = 1'b1;
    end else begin
        imag_output_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matched_I_12_address0 = zext_ln265_15_fu_1232_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matched_I_12_address0 = zext_ln265_13_fu_1112_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matched_I_12_address0 = zext_ln265_10_fu_981_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matched_I_12_address0 = zext_ln265_8_fu_923_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matched_I_12_address0 = zext_ln265_6_fu_865_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matched_I_12_address0 = zext_ln265_4_fu_807_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matched_I_12_address0 = zext_ln265_2_fu_749_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matched_I_12_address0 = zext_ln265_fu_727_p1;
        end else begin
            matched_I_12_address0 = 'bx;
        end
    end else begin
        matched_I_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matched_I_12_address1 = zext_ln265_14_fu_1221_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matched_I_12_address1 = zext_ln265_11_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matched_I_12_address1 = zext_ln265_9_fu_970_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matched_I_12_address1 = zext_ln265_7_fu_912_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matched_I_12_address1 = zext_ln265_5_fu_854_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matched_I_12_address1 = zext_ln265_3_fu_796_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matched_I_12_address1 = zext_ln265_1_fu_738_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matched_I_12_address1 = zext_ln264_fu_715_p1;
        end else begin
            matched_I_12_address1 = 'bx;
        end
    end else begin
        matched_I_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        matched_I_12_ce0 = 1'b1;
    end else begin
        matched_I_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        matched_I_12_ce1 = 1'b1;
    end else begin
        matched_I_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matched_Q_12_address0 = zext_ln265_15_fu_1232_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matched_Q_12_address0 = zext_ln265_13_fu_1112_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matched_Q_12_address0 = zext_ln265_10_fu_981_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matched_Q_12_address0 = zext_ln265_8_fu_923_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matched_Q_12_address0 = zext_ln265_6_fu_865_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matched_Q_12_address0 = zext_ln265_4_fu_807_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matched_Q_12_address0 = zext_ln265_2_fu_749_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matched_Q_12_address0 = zext_ln265_fu_727_p1;
        end else begin
            matched_Q_12_address0 = 'bx;
        end
    end else begin
        matched_Q_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matched_Q_12_address1 = zext_ln265_14_fu_1221_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matched_Q_12_address1 = zext_ln265_11_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matched_Q_12_address1 = zext_ln265_9_fu_970_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matched_Q_12_address1 = zext_ln265_7_fu_912_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matched_Q_12_address1 = zext_ln265_5_fu_854_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matched_Q_12_address1 = zext_ln265_3_fu_796_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matched_Q_12_address1 = zext_ln265_1_fu_738_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matched_Q_12_address1 = zext_ln264_fu_715_p1;
        end else begin
            matched_Q_12_address1 = 'bx;
        end
    end else begin
        matched_Q_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        matched_Q_12_ce0 = 1'b1;
    end else begin
        matched_Q_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        matched_Q_12_ce1 = 1'b1;
    end else begin
        matched_Q_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        real_output_address0 = zext_ln269_13_fu_1660_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        real_output_address0 = zext_ln269_11_fu_1598_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        real_output_address0 = zext_ln269_10_fu_1542_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        real_output_address0 = zext_ln269_8_fu_1480_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        real_output_address0 = zext_ln269_6_fu_1382_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_address0 = zext_ln269_4_fu_1284_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        real_output_address0 = zext_ln269_2_fu_1154_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        real_output_address0 = zext_ln269_fu_1022_p1;
    end else begin
        real_output_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        real_output_address1 = zext_ln269_12_fu_1629_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        real_output_address1 = zext_ln265_12_fu_1568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        real_output_address1 = zext_ln269_9_fu_1511_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        real_output_address1 = zext_ln269_7_fu_1449_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        real_output_address1 = zext_ln269_5_fu_1351_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_address1 = zext_ln269_3_fu_1253_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        real_output_address1 = zext_ln269_1_fu_1123_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        real_output_address1 = j_cast_fu_990_p1;
    end else begin
        real_output_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        real_output_ce0 = 1'b1;
    end else begin
        real_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        real_output_ce1 = 1'b1;
    end else begin
        real_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        real_output_d0 = {{grp_fu_1876_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        real_output_d0 = {{grp_fu_1852_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        real_output_d0 = {{grp_fu_1828_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        real_output_d0 = {{grp_fu_1804_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        real_output_d0 = {{grp_fu_1780_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_d0 = {{grp_fu_1756_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        real_output_d0 = {{grp_fu_1732_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        real_output_d0 = {{grp_fu_1708_p3[39:8]}};
    end else begin
        real_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        real_output_d1 = {{grp_fu_1864_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        real_output_d1 = {{grp_fu_1840_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        real_output_d1 = {{grp_fu_1816_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        real_output_d1 = {{grp_fu_1792_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        real_output_d1 = {{grp_fu_1768_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_d1 = {{grp_fu_1744_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        real_output_d1 = {{grp_fu_1720_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        real_output_d1 = {{grp_fu_1696_p3[39:8]}};
    end else begin
        real_output_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        real_output_we0 = 1'b1;
    end else begin
        real_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln265_reg_2320 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        real_output_we1 = 1'b1;
    end else begin
        real_output_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage3) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln265_10_fu_976_p2 = (lshr_ln_reg_1979 + 8'd22);

assign add_ln265_11_fu_1096_p2 = (lshr_ln_reg_1979 + 8'd24);

assign add_ln265_12_fu_1107_p2 = (lshr_ln_reg_1979 + 8'd26);

assign add_ln265_13_fu_1216_p2 = (lshr_ln_reg_1979 + 8'd28);

assign add_ln265_14_fu_1227_p2 = (lshr_ln_reg_1979 + 8'd30);

assign add_ln265_15_fu_1686_p2 = (j_1_reg_2253 + 8'd16);

assign add_ln265_1_fu_733_p2 = (lshr_ln_reg_1979 + 8'd4);

assign add_ln265_2_fu_744_p2 = (lshr_ln_reg_1979 + 8'd6);

assign add_ln265_3_fu_791_p2 = (lshr_ln_reg_1979 + 8'd8);

assign add_ln265_4_fu_802_p2 = (lshr_ln_reg_1979 + 8'd10);

assign add_ln265_5_fu_849_p2 = (lshr_ln_reg_1979 + 8'd12);

assign add_ln265_6_fu_860_p2 = (lshr_ln_reg_1979 + 8'd14);

assign add_ln265_7_fu_907_p2 = (lshr_ln_reg_1979 + 8'd16);

assign add_ln265_8_fu_918_p2 = (lshr_ln_reg_1979 + 8'd18);

assign add_ln265_9_fu_965_p2 = (lshr_ln_reg_1979 + 8'd20);

assign add_ln265_fu_721_p2 = (lshr_ln_fu_705_p4 + 8'd2);

assign add_ln271_fu_1238_p2 = (i_4_reg_1974 + 13'd512);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign grp_fu_1056_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1061_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1074_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1079_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1188_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1193_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1206_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1211_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1318_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1323_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1336_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1341_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1416_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1421_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1434_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1439_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_1696_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1696_p1 = sext_ln269_3_reg_2043;

assign grp_fu_1702_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1702_p1 = sext_ln269_1_reg_2037;

assign grp_fu_1708_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1708_p1 = sext_ln269_5_reg_2055;

assign grp_fu_1714_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1714_p1 = sext_ln269_4_reg_2049;

assign grp_fu_1720_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1720_p1 = sext_ln269_7_reg_2087;

assign grp_fu_1726_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1726_p1 = sext_ln269_6_reg_2081;

assign grp_fu_1732_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1732_p1 = sext_ln269_9_reg_2099;

assign grp_fu_1738_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1738_p1 = sext_ln269_8_reg_2093;

assign grp_fu_1744_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1744_p1 = sext_ln269_11_reg_2151;

assign grp_fu_1750_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1750_p1 = sext_ln269_10_reg_2145;

assign grp_fu_1756_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1756_p1 = sext_ln269_13_reg_2163;

assign grp_fu_1762_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1762_p1 = sext_ln269_12_reg_2157;

assign grp_fu_1768_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1768_p1 = sext_ln269_15_reg_2215;

assign grp_fu_1774_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1774_p1 = sext_ln269_14_reg_2209;

assign grp_fu_1780_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1780_p1 = sext_ln269_17_reg_2227;

assign grp_fu_1786_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1786_p1 = sext_ln269_16_reg_2221;

assign grp_fu_1792_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1792_p1 = sext_ln269_19_reg_2297;

assign grp_fu_1798_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1798_p1 = sext_ln269_18_reg_2291;

assign grp_fu_1804_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1804_p1 = sext_ln269_21_reg_2309;

assign grp_fu_1810_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1810_p1 = sext_ln269_20_reg_2303;

assign grp_fu_1816_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1816_p1 = sext_ln269_23_reg_2370;

assign grp_fu_1822_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1822_p1 = sext_ln269_22_reg_2364;

assign grp_fu_1828_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1828_p1 = sext_ln269_25_reg_2382;

assign grp_fu_1834_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1834_p1 = sext_ln269_24_reg_2376;

assign grp_fu_1840_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1840_p1 = sext_ln269_27_reg_2434;

assign grp_fu_1846_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1846_p1 = sext_ln269_26_reg_2428;

assign grp_fu_1852_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1852_p1 = sext_ln269_29_reg_2446;

assign grp_fu_1858_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1858_p1 = sext_ln269_28_reg_2440;

assign grp_fu_1864_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1864_p1 = sext_ln269_31_reg_2478;

assign grp_fu_1870_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1870_p1 = sext_ln269_30_reg_2472;

assign grp_fu_1876_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1876_p1 = sext_ln269_33_reg_2490;

assign grp_fu_1882_p0 = sext_ln269_2_cast_reg_1902;

assign grp_fu_1882_p1 = sext_ln269_32_reg_2484;

assign grp_fu_763_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_768_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_781_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_786_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_821_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_826_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_839_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_844_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_879_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_884_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_897_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_902_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_937_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_942_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_955_p0 = sext_ln269_cast_reg_1938;

assign grp_fu_960_p0 = sext_ln269_cast_reg_1938;

assign icmp_ln265_fu_1090_p2 = ((or_ln265_11_fu_1084_p2 < 8'd236) ? 1'b1 : 1'b0);

assign j_cast_fu_990_p1 = j_fu_100;

assign lshr_ln_fu_705_p4 = {{ap_sig_allocacmp_i_4[11:4]}};

assign or_ln265_10_fu_1537_p2 = (j_1_reg_2253 | 8'd11);

assign or_ln265_11_fu_1084_p2 = (j_fu_100 | 8'd12);

assign or_ln265_12_fu_1593_p2 = (j_1_reg_2253 | 8'd13);

assign or_ln265_13_fu_1624_p2 = (j_1_reg_2253 | 8'd14);

assign or_ln265_14_fu_1655_p2 = (j_1_reg_2253 | 8'd15);

assign or_ln265_1_fu_1118_p2 = (j_1_reg_2253 | 8'd2);

assign or_ln265_2_fu_1149_p2 = (j_1_reg_2253 | 8'd3);

assign or_ln265_3_fu_1248_p2 = (j_1_reg_2253 | 8'd4);

assign or_ln265_4_fu_1279_p2 = (j_1_reg_2253 | 8'd5);

assign or_ln265_5_fu_1346_p2 = (j_1_reg_2253 | 8'd6);

assign or_ln265_6_fu_1377_p2 = (j_1_reg_2253 | 8'd7);

assign or_ln265_7_fu_1444_p2 = (j_1_reg_2253 | 8'd8);

assign or_ln265_8_fu_1475_p2 = (j_1_reg_2253 | 8'd9);

assign or_ln265_9_fu_1506_p2 = (j_1_reg_2253 | 8'd10);

assign or_ln265_fu_1016_p2 = (j_fu_100 | 8'd1);

assign sext_ln269_10_fu_871_p1 = reg_668;

assign sext_ln269_11_fu_875_p1 = reg_672;

assign sext_ln269_12_fu_889_p1 = reg_676;

assign sext_ln269_13_fu_893_p1 = reg_680;

assign sext_ln269_14_fu_929_p1 = reg_668;

assign sext_ln269_15_fu_933_p1 = reg_672;

assign sext_ln269_16_fu_947_p1 = reg_676;

assign sext_ln269_17_fu_951_p1 = reg_680;

assign sext_ln269_18_fu_1048_p1 = reg_668;

assign sext_ln269_19_fu_1052_p1 = reg_672;

assign sext_ln269_1_fu_755_p1 = reg_668;

assign sext_ln269_20_fu_1066_p1 = reg_676;

assign sext_ln269_21_fu_1070_p1 = reg_680;

assign sext_ln269_22_fu_1180_p1 = reg_668;

assign sext_ln269_23_fu_1184_p1 = reg_672;

assign sext_ln269_24_fu_1198_p1 = reg_676;

assign sext_ln269_25_fu_1202_p1 = reg_680;

assign sext_ln269_26_fu_1310_p1 = reg_668;

assign sext_ln269_27_fu_1314_p1 = reg_672;

assign sext_ln269_28_fu_1328_p1 = reg_676;

assign sext_ln269_29_fu_1332_p1 = reg_680;

assign sext_ln269_2_cast_fu_684_p1 = $signed(sext_ln269_2);

assign sext_ln269_30_fu_1408_p1 = reg_668;

assign sext_ln269_31_fu_1412_p1 = reg_672;

assign sext_ln269_32_fu_1426_p1 = reg_676;

assign sext_ln269_33_fu_1430_p1 = reg_680;

assign sext_ln269_3_fu_759_p1 = reg_672;

assign sext_ln269_4_fu_773_p1 = reg_676;

assign sext_ln269_5_fu_777_p1 = reg_680;

assign sext_ln269_6_fu_813_p1 = reg_668;

assign sext_ln269_7_fu_817_p1 = reg_672;

assign sext_ln269_8_fu_831_p1 = reg_676;

assign sext_ln269_9_fu_835_p1 = reg_680;

assign sext_ln269_cast_fu_688_p1 = $signed(sext_ln269);

assign zext_ln264_fu_715_p1 = lshr_ln_fu_705_p4;

assign zext_ln265_10_fu_981_p1 = add_ln265_10_fu_976_p2;

assign zext_ln265_11_fu_1101_p1 = add_ln265_11_fu_1096_p2;

assign zext_ln265_12_fu_1568_p1 = or_ln265_11_reg_2315;

assign zext_ln265_13_fu_1112_p1 = add_ln265_12_fu_1107_p2;

assign zext_ln265_14_fu_1221_p1 = add_ln265_13_fu_1216_p2;

assign zext_ln265_15_fu_1232_p1 = add_ln265_14_fu_1227_p2;

assign zext_ln265_1_fu_738_p1 = add_ln265_1_fu_733_p2;

assign zext_ln265_2_fu_749_p1 = add_ln265_2_fu_744_p2;

assign zext_ln265_3_fu_796_p1 = add_ln265_3_fu_791_p2;

assign zext_ln265_4_fu_807_p1 = add_ln265_4_fu_802_p2;

assign zext_ln265_5_fu_854_p1 = add_ln265_5_fu_849_p2;

assign zext_ln265_6_fu_865_p1 = add_ln265_6_fu_860_p2;

assign zext_ln265_7_fu_912_p1 = add_ln265_7_fu_907_p2;

assign zext_ln265_8_fu_923_p1 = add_ln265_8_fu_918_p2;

assign zext_ln265_9_fu_970_p1 = add_ln265_9_fu_965_p2;

assign zext_ln265_fu_727_p1 = add_ln265_fu_721_p2;

assign zext_ln269_10_fu_1542_p1 = or_ln265_10_fu_1537_p2;

assign zext_ln269_11_fu_1598_p1 = or_ln265_12_fu_1593_p2;

assign zext_ln269_12_fu_1629_p1 = or_ln265_13_fu_1624_p2;

assign zext_ln269_13_fu_1660_p1 = or_ln265_14_fu_1655_p2;

assign zext_ln269_1_fu_1123_p1 = or_ln265_1_fu_1118_p2;

assign zext_ln269_2_fu_1154_p1 = or_ln265_2_fu_1149_p2;

assign zext_ln269_3_fu_1253_p1 = or_ln265_3_fu_1248_p2;

assign zext_ln269_4_fu_1284_p1 = or_ln265_4_fu_1279_p2;

assign zext_ln269_5_fu_1351_p1 = or_ln265_5_fu_1346_p2;

assign zext_ln269_6_fu_1382_p1 = or_ln265_6_fu_1377_p2;

assign zext_ln269_7_fu_1449_p1 = or_ln265_7_fu_1444_p2;

assign zext_ln269_8_fu_1480_p1 = or_ln265_8_fu_1475_p2;

assign zext_ln269_9_fu_1511_p1 = or_ln265_9_fu_1506_p2;

assign zext_ln269_fu_1022_p1 = or_ln265_fu_1016_p2;

always @ (posedge ap_clk) begin
    or_ln265_11_reg_2315[3:2] <= 2'b11;
end

endmodule //receiver_receiver_Pipeline_VITIS_LOOP_265_20
