{
    "code": "```verilog\nmodule TopModule (\n    input logic d,      // Data input to the D latch\n    input logic ena,    // Enable signal, active high\n    output logic q      // Output of the D latch\n);\n\n    always @(*) begin\n        if (ena) begin\n            q = d;\n        end\n        // else q retains its previous state\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}