# Reading C:/Progs/modeltech_pe_edu_10.3/tcl/vsim/pref.tcl 
# do {HDTestbench.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 17:24:52 on Jan 26,2014
# vcom -reportprogress 300 -explicit -93 ipcore_dir/HetMult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HetMult
# -- Compiling architecture HetMult_a of HetMult
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package bip_utils_pkg_v2_0
# -- Loading package mult_gen_pkg_v11_2
# -- Loading entity mult_gen_v11_2
# End time: 17:24:53 on Jan 26,2014
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 17:24:53 on Jan 26,2014
# vcom -reportprogress 300 -explicit -93 ipcore_dir/HDFilter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HDFilter
# -- Compiling architecture HDFilter_a of HDFilter
# -- Loading package bip_utils_pkg_v2_0
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package fir_compiler_v5_0_sim_pkg
# -- Loading package ul_utils
# -- Loading package fir_compiler_v5_0_sim_comps
# -- Loading entity fir_compiler_v5_0
# End time: 17:24:54 on Jan 26,2014
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 17:24:54 on Jan 26,2014
# vcom -reportprogress 300 -explicit -93 ipcore_dir/HetDDS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HetDDS
# -- Compiling architecture HetDDS_a of HetDDS
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package bip_utils_pkg_v2_0
# -- Loading package bip_usecase_utils_pkg_v2_0
# -- Loading package xcc_utils_v2_0
# -- Loading package pkg_dds_compiler_v4_0
# -- Loading package dds_compiler_v4_0_sim_comps
# -- Loading package xbip_pipe_v2_0_xst_comp
# -- Loading entity dds_compiler_v4_0
# End time: 17:24:55 on Jan 26,2014
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 17:24:55 on Jan 26,2014
# vcom -reportprogress 300 -explicit -93 BatDither.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BatDither
# -- Compiling architecture Behavioral of BatDither
# End time: 17:24:55 on Jan 26,2014
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 17:24:55 on Jan 26,2014
# vcom -reportprogress 300 -explicit -93 BatHet.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BatHet
# -- Compiling architecture Behavioral of BatHet
# End time: 17:24:56 on Jan 26,2014
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 17:24:56 on Jan 26,2014
# vcom -reportprogress 300 -explicit -93 TestHD_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity HDTestbench
# -- Compiling architecture behavior of HDTestbench
# End time: 17:24:57 on Jan 26,2014
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.3 Jan  6 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -lib work -voptargs=""+acc"" -t 1ps work.HDTestbench 
# Start time: 17:24:57 on Jan 26,2014
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.hdtestbench(behavior)
# Loading work.bathet(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading xilinxcorelib.bip_utils_pkg_v2_0(body)
# Loading xilinxcorelib.bip_usecase_utils_pkg_v2_0(body)
# Loading xilinxcorelib.xcc_utils_v2_0(body)
# Loading xilinxcorelib.pkg_dds_compiler_v4_0(body)
# Loading xilinxcorelib.dds_compiler_v4_0_sim_comps
# Loading xilinxcorelib.xbip_pipe_v2_0_xst_comp
# Loading work.hetdds(hetdds_a)
# Loading xilinxcorelib.dds_compiler_v4_0(behavioral)
# Loading xilinxcorelib.xbip_pipe_v2_0_comp
# Loading xilinxcorelib.xbip_pipe_v2_0_xst(behavioral)
# Loading xilinxcorelib.xbip_pipe_v2_0(behavioral)
# Loading xilinxcorelib.dds_compiler_v4_0_eff(synth)
# Loading xilinxcorelib.bip_dsp48_multadd_pkg_v2_0(body)
# Loading xilinxcorelib.xbip_dsp48_multadd_v2_0_comp
# Loading xilinxcorelib.mult_gen_v11_0_xst_comp
# Loading xilinxcorelib.dds_compiler_v4_0_multadd_wrapper(synth)
# Loading xilinxcorelib.xbip_dsp48_multadd_v2_0(behavioral)
# Loading xilinxcorelib.bip_bram18k_pkg_v2_1(body)
# Loading xilinxcorelib.xbip_bram18k_v2_1_xst_comp
# Loading xilinxcorelib.bip_bram18k_v2_1_sim_pkg
# Loading xilinxcorelib.dds_compiler_v4_0_eff_lut(rtl)
# Loading ieee.std_logic_textio(body)
# Loading xilinxcorelib.fir_compiler_v5_0_sim_pkg(body)
# Loading xilinxcorelib.ul_utils(body)
# Loading xilinxcorelib.fir_compiler_v5_0_sim_comps
# Loading work.hdfilter(hdfilter_a)
# Loading xilinxcorelib.fir_compiler_v5_0(behavioral)
# Loading xilinxcorelib.fir_compiler_v5_0_mac_fir(behavioral)
# Loading xilinxcorelib.mult_gen_pkg_v11_2(body)
# Loading work.hetmult(hetmult_a)
# Loading ieee.std_logic_unsigned(body)
# Loading xilinxcorelib.mult_gen_v11_2(behavioral)
# Loading work.batdither(behavioral)
# ** Warning: Design size of 51000 statements or 69 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DATA_VALID.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I(23 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I(23 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q(24 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q(24 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_1.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_1.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_1.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_3.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_3.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_3.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_4.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_4.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_4.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_5.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_5.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_5.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_6.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_6.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_6.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_7.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_7.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_7.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_8.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_8.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_8.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_9.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_9.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_9.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_10.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_10.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_10.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_11.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_11.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_11.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_12.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_12.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_12.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_13.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_13.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_13.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_14.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_14.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_14.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_15.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_15.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_15.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_16.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_I_16.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /hdtestbench/uut/inst_HDFilter/U0/DOUT_Q_16.
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Region: /hdtestbench/uut/inst_HetMult/U0/parallel_multiplier/parm/signed_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Region: /hdtestbench/uut/inst_HetMult/U0/parallel_multiplier/parm/signed_multiply
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1330 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4530 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7730 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10930 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 14130 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17330 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20530 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 23730 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 26930 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30130 ns  Iteration: 3  Region: /hdtestbench/uut/inst_HDFilter/U0/g_mac/mac/g_dpaths_in(0)/g_dpages_1
run -all
run -continue
# Break key hit 
# Break key hit 
# Simulation stop requested.
# End time: 17:37:15 on Jan 26,2014
# Errors: 4, Warnings: 13
