<!DOCTYPE html>
<html lang="de">
	
	
	<HEAD>
		<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1">
		
		<TITLE>Das DRAM Glossar, Seite 2</TITLE>
		<STYLE TYPE="text/css">
			<!--
			A:LINK, A:VISITED
			{
				color: #0000FF;
			}
			BODY
			{
				background-color: #FFFFFF;
				color: #000000;
				font-family: Arial;
			}
			-->
		</STYLE>
	<link href="../css/bootstrap.min.css" rel="stylesheet">
<link href="../css/style.css" rel="stylesheet">
</HEAD>


	<body>
<div class="container">

<A HREF="DRAM_GLOSSAR.html">Previous</A>
<A HREF="SCSI_ID_SCHALTER.html">Next</A>
<A HREF="Main.html">TOC</A>
<BR><BR>
<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>FPM (Fast Page Mode) - A timing option that permits several bits <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>of data in a single row on a DRAM to be accessed at an accelerated <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>rate. Fast Page Mode involves selecting multiple column addresses <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>in rapid succession once the row address has been selected. Each <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>time a column address is selected and CAS becomes active, the data<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>output drivers are activated; each time CAS goes high, the data <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>output drivers are deactivated.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Interleave - The process of taking data bits (singly or in bursts)<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>alternately from two or more memory pages (on an SDRAM) or devices<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>(on a memory card or subsystem).<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Keys - Notches in a memory module (DRAM DIMM or SIMM) that prevent<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>them from being plugged into an incompatible system. For example, <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>a DIMM keyed for 3.3V operation cannot be plugged into a socket <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>designed for use with a 5V system.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Parity - Logic that detects the presence of an error in memory. <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Generally, a single parity bit is used for each byte (8 bits) of <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>data. The most commonly used forms of parity are even parity, odd<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>parity, and checksums.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Pipeline - In DRAMs and SRAMs, a method for increasing the performance<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>using multistage circuitry to stack or save data while new data is <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>being accessed. The depth of a pipeline varies from product to product.<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>For example, in an EDO DRAM, one bit of data appears on the output <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>while the next bit is being accessed. In some SRAMs, pipelines may <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>contain bits of data or more.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>RAS - Row Address Select. A control pin on a DRAM used to latch and <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>activate a row address. The row selected on a DRAM is determined by the<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>data present at the address pins when RAS becomes active.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Refresh - The process used to restore the charge in DRAM memory cells<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>at specified intervals. The required refresh interval is a function of<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>the memory cell design and the semiconductor technology used to manu-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>facture the memory device.<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</TT>Kapitel Das DRAM Glossar, Seite 2 <BR>
	</div>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"></script>
<script src="../js/bootstrap.min.js"></script>
</body>
</HTML>
