// Seed: 1384276278
module module_0 ();
  logic [7:0] id_1, id_2;
  assign id_2 = id_1[1>1'h0];
  assign module_1.type_0 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  wor   id_4
);
  assign id_0 = 1 + 1;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    output uwire id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri id_6,
    input supply1 id_7,
    input tri1 id_8
);
  genvar id_10;
  module_0 modCall_1 ();
endmodule
