// Seed: 1194511434
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_1,
      id_17,
      id_3,
      id_17,
      id_16
  );
  initial begin : LABEL_0
    id_5 <= -1;
  end
  wire id_18;
endmodule
