
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000924c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  080093f0  080093f0  0000a3f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009800  08009800  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009800  08009800  0000a800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009808  08009808  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009808  08009808  0000a808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800980c  0800980c  0000a80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009810  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000464  200001d8  080099e8  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  080099e8  0000b63c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fcc8  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000239d  00000000  00000000  0001aed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed8  00000000  00000000  0001d270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b9b  00000000  00000000  0001e148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185d4  00000000  00000000  0001ece3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ea1  00000000  00000000  000372b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b8f9  00000000  00000000  00048158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3a51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050c0  00000000  00000000  000e3a94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  000e8b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080093d4 	.word	0x080093d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	080093d4 	.word	0x080093d4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <presForFrequency>:
/* USER CODE BEGIN 0 */
// char rx_data[1] = 'A';

int mic_value = 0;
int presForFrequency(int frequency)
{
 8000f84:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  if (frequency <= 0)
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	2900      	cmp	r1, #0
 8000f92:	dc01      	bgt.n	8000f98 <presForFrequency+0x14>
    return 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	e01b      	b.n	8000fd0 <presForFrequency+0x4c>
  /* PSC = TIM_FREQ / ((ARR+1) * f) - 1 */
  return (int)((TIM_FREQ / ((uint64_t)(htim1.Init.Period + 1) * (uint64_t)frequency)) - 1);
 8000f98:	4910      	ldr	r1, [pc, #64]	@ (8000fdc <presForFrequency+0x58>)
 8000f9a:	68c9      	ldr	r1, [r1, #12]
 8000f9c:	3101      	adds	r1, #1
 8000f9e:	2000      	movs	r0, #0
 8000fa0:	4688      	mov	r8, r1
 8000fa2:	4681      	mov	r9, r0
 8000fa4:	6879      	ldr	r1, [r7, #4]
 8000fa6:	17c8      	asrs	r0, r1, #31
 8000fa8:	460c      	mov	r4, r1
 8000faa:	4605      	mov	r5, r0
 8000fac:	fb04 f009 	mul.w	r0, r4, r9
 8000fb0:	fb08 f105 	mul.w	r1, r8, r5
 8000fb4:	4401      	add	r1, r0
 8000fb6:	fba8 2304 	umull	r2, r3, r8, r4
 8000fba:	4419      	add	r1, r3
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4808      	ldr	r0, [pc, #32]	@ (8000fe0 <presForFrequency+0x5c>)
 8000fc0:	f04f 0100 	mov.w	r1, #0
 8000fc4:	f7ff fe48 	bl	8000c58 <__aeabi_uldivmod>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4613      	mov	r3, r2
 8000fce:	3b01      	subs	r3, #1
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000fda:	bf00      	nop
 8000fdc:	2000029c 	.word	0x2000029c
 8000fe0:	03938700 	.word	0x03938700

08000fe4 <Calculate_Baseline>:

void Calculate_Baseline(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
    if (bpm_count_base < 2) {
 8000fea:	4b41      	ldr	r3, [pc, #260]	@ (80010f0 <Calculate_Baseline+0x10c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	dc06      	bgt.n	8001000 <Calculate_Baseline+0x1c>
        baseline_mean = 80.0f; //  Default  Error
 8000ff2:	4b40      	ldr	r3, [pc, #256]	@ (80010f4 <Calculate_Baseline+0x110>)
 8000ff4:	4a40      	ldr	r2, [pc, #256]	@ (80010f8 <Calculate_Baseline+0x114>)
 8000ff6:	601a      	str	r2, [r3, #0]
        baseline_std = 5.0f;
 8000ff8:	4b40      	ldr	r3, [pc, #256]	@ (80010fc <Calculate_Baseline+0x118>)
 8000ffa:	4a41      	ldr	r2, [pc, #260]	@ (8001100 <Calculate_Baseline+0x11c>)
 8000ffc:	601a      	str	r2, [r3, #0]
        return;
 8000ffe:	e074      	b.n	80010ea <Calculate_Baseline+0x106>
    }

    // Mean (u)
    float sum = 0.0f;
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
    for(int i=0; i<bpm_count_base; i++) {
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
 800100a:	e00e      	b.n	800102a <Calculate_Baseline+0x46>
    	sum += bpm_buffer[i];
 800100c:	4a3d      	ldr	r2, [pc, #244]	@ (8001104 <Calculate_Baseline+0x120>)
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	4413      	add	r3, r2
 8001014:	edd3 7a00 	vldr	s15, [r3]
 8001018:	ed97 7a05 	vldr	s14, [r7, #20]
 800101c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001020:	edc7 7a05 	vstr	s15, [r7, #20]
    for(int i=0; i<bpm_count_base; i++) {
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	3301      	adds	r3, #1
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	4b31      	ldr	r3, [pc, #196]	@ (80010f0 <Calculate_Baseline+0x10c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	429a      	cmp	r2, r3
 8001032:	dbeb      	blt.n	800100c <Calculate_Baseline+0x28>
    }
    baseline_mean = sum / bpm_count_base;
 8001034:	4b2e      	ldr	r3, [pc, #184]	@ (80010f0 <Calculate_Baseline+0x10c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	ee07 3a90 	vmov	s15, r3
 800103c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001040:	edd7 6a05 	vldr	s13, [r7, #20]
 8001044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001048:	4b2a      	ldr	r3, [pc, #168]	@ (80010f4 <Calculate_Baseline+0x110>)
 800104a:	edc3 7a00 	vstr	s15, [r3]

    // StdDev (sigma)
    float sum_sq = 0.0f;
 800104e:	f04f 0300 	mov.w	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
    for(int i=0; i<bpm_count_base; i++) {
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	e019      	b.n	800108e <Calculate_Baseline+0xaa>
        float diff = bpm_buffer[i] - baseline_mean;
 800105a:	4a2a      	ldr	r2, [pc, #168]	@ (8001104 <Calculate_Baseline+0x120>)
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	4413      	add	r3, r2
 8001062:	ed93 7a00 	vldr	s14, [r3]
 8001066:	4b23      	ldr	r3, [pc, #140]	@ (80010f4 <Calculate_Baseline+0x110>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001070:	edc7 7a01 	vstr	s15, [r7, #4]
        sum_sq += diff * diff;
 8001074:	edd7 7a01 	vldr	s15, [r7, #4]
 8001078:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800107c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001080:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001084:	edc7 7a03 	vstr	s15, [r7, #12]
    for(int i=0; i<bpm_count_base; i++) {
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	3301      	adds	r3, #1
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	4b18      	ldr	r3, [pc, #96]	@ (80010f0 <Calculate_Baseline+0x10c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	429a      	cmp	r2, r3
 8001096:	dbe0      	blt.n	800105a <Calculate_Baseline+0x76>
    }
    baseline_std = sqrt(sum_sq / bpm_count_base);
 8001098:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <Calculate_Baseline+0x10c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	ee07 3a90 	vmov	s15, r3
 80010a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80010a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80010ac:	ee16 0a90 	vmov	r0, s13
 80010b0:	f7ff fa52 	bl	8000558 <__aeabi_f2d>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	ec43 2b10 	vmov	d0, r2, r3
 80010bc:	f008 f888 	bl	80091d0 <sqrt>
 80010c0:	ec53 2b10 	vmov	r2, r3, d0
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	f7ff fd76 	bl	8000bb8 <__aeabi_d2f>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a0b      	ldr	r2, [pc, #44]	@ (80010fc <Calculate_Baseline+0x118>)
 80010d0:	6013      	str	r3, [r2, #0]

    if(baseline_std == 0) baseline_std = 1.0f;
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <Calculate_Baseline+0x118>)
 80010d4:	edd3 7a00 	vldr	s15, [r3]
 80010d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e0:	d103      	bne.n	80010ea <Calculate_Baseline+0x106>
 80010e2:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <Calculate_Baseline+0x118>)
 80010e4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80010e8:	601a      	str	r2, [r3, #0]
}
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	200004c0 	.word	0x200004c0
 80010f4:	200004c4 	.word	0x200004c4
 80010f8:	42a00000 	.word	0x42a00000
 80010fc:	200004c8 	.word	0x200004c8
 8001100:	40a00000 	.word	0x40a00000
 8001104:	20000444 	.word	0x20000444

08001108 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	80fb      	strh	r3, [r7, #6]
  now = HAL_GetTick();
 8001112:	f001 fadf 	bl	80026d4 <HAL_GetTick>
 8001116:	4603      	mov	r3, r0
 8001118:	461a      	mov	r2, r3
 800111a:	4b0d      	ldr	r3, [pc, #52]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x48>)
 800111c:	601a      	str	r2, [r3, #0]
  if (now - prev >= 50)
 800111e:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x48>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b31      	cmp	r3, #49	@ 0x31
 800112a:	dd0d      	ble.n	8001148 <HAL_GPIO_EXTI_Callback+0x40>
  {
    prev = now;
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x48>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a08      	ldr	r2, [pc, #32]	@ (8001154 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001132:	6013      	str	r3, [r2, #0]
    if (currentState == STATE_IDLE)
 8001134:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <HAL_GPIO_EXTI_Callback+0x50>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b00      	cmp	r3, #0
 800113c:	d104      	bne.n	8001148 <HAL_GPIO_EXTI_Callback+0x40>
    {

      Calculate_Baseline();
 800113e:	f7ff ff51 	bl	8000fe4 <Calculate_Baseline>
      currentState = STATE_RECORDING;
 8001142:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <HAL_GPIO_EXTI_Callback+0x50>)
 8001144:	2201      	movs	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
    }

  }
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	200004dc 	.word	0x200004dc
 8001154:	200004e0 	.word	0x200004e0
 8001158:	200003bc 	.word	0x200003bc

0800115c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800115c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800115e:	b097      	sub	sp, #92	@ 0x5c
 8001160:	af08      	add	r7, sp, #32
 8001162:	6078      	str	r0, [r7, #4]
  if (hadc->Instance != ADC1) return;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a88      	ldr	r2, [pc, #544]	@ (800138c <HAL_ADC_ConvCpltCallback+0x230>)
 800116a:	4293      	cmp	r3, r2
 800116c:	f040 8203 	bne.w	8001576 <HAL_ADC_ConvCpltCallback+0x41a>

  //  ADC  DMA Buffer
  //  
  uint16_t raw_mic = (uint16_t)adc_buffer[0];
 8001170:	4b87      	ldr	r3, [pc, #540]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t raw_heart = (uint16_t)adc_buffer[1];
 8001176:	4b86      	ldr	r3, [pc, #536]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	86bb      	strh	r3, [r7, #52]	@ 0x34

  t_ms = HAL_GetTick();
 800117c:	f001 faaa 	bl	80026d4 <HAL_GetTick>
 8001180:	4603      	mov	r3, r0
 8001182:	4a84      	ldr	r2, [pc, #528]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 8001184:	6013      	str	r3, [r2, #0]
  // [FIX] LIMIT CALCULATION RATE TO ~100Hz (Every 10ms)
  // ============================================================
  static uint32_t last_dsp_time = 0;

  //  10ms  ( Loop)
  if (t_ms - last_dsp_time < 10)
 8001186:	4b83      	ldr	r3, [pc, #524]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4b83      	ldr	r3, [pc, #524]	@ (8001398 <HAL_ADC_ConvCpltCallback+0x23c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b09      	cmp	r3, #9
 8001192:	f240 81f2 	bls.w	800157a <HAL_ADC_ConvCpltCallback+0x41e>
  {
      return;
  }
  last_dsp_time = t_ms; // 
 8001196:	4b7f      	ldr	r3, [pc, #508]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a7f      	ldr	r2, [pc, #508]	@ (8001398 <HAL_ADC_ConvCpltCallback+0x23c>)
 800119c:	6013      	str	r3, [r2, #0]
  // ==========================================
  // PART A: MICROPHONE LOGIC (Talking Detect)
  // ==========================================

  // 1. Update Min/Max
  if (raw_mic > mic_max) mic_max = raw_mic;
 800119e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80011a0:	4b7e      	ldr	r3, [pc, #504]	@ (800139c <HAL_ADC_ConvCpltCallback+0x240>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d902      	bls.n	80011ae <HAL_ADC_ConvCpltCallback+0x52>
 80011a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80011aa:	4a7c      	ldr	r2, [pc, #496]	@ (800139c <HAL_ADC_ConvCpltCallback+0x240>)
 80011ac:	6013      	str	r3, [r2, #0]
  if (raw_mic < mic_min) mic_min = raw_mic;
 80011ae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80011b0:	4b7b      	ldr	r3, [pc, #492]	@ (80013a0 <HAL_ADC_ConvCpltCallback+0x244>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d202      	bcs.n	80011be <HAL_ADC_ConvCpltCallback+0x62>
 80011b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80011ba:	4a79      	ldr	r2, [pc, #484]	@ (80013a0 <HAL_ADC_ConvCpltCallback+0x244>)
 80011bc:	6013      	str	r3, [r2, #0]

  // 2. Every 50ms check the volume
  // (Logic   Loop )
  if (t_ms - mic_last_reset > 50)
 80011be:	4b75      	ldr	r3, [pc, #468]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	4b78      	ldr	r3, [pc, #480]	@ (80013a4 <HAL_ADC_ConvCpltCallback+0x248>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b32      	cmp	r3, #50	@ 0x32
 80011ca:	d93d      	bls.n	8001248 <HAL_ADC_ConvCpltCallback+0xec>
  {
    mic_val = mic_max - mic_min;
 80011cc:	4b73      	ldr	r3, [pc, #460]	@ (800139c <HAL_ADC_ConvCpltCallback+0x240>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b73      	ldr	r3, [pc, #460]	@ (80013a0 <HAL_ADC_ConvCpltCallback+0x244>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	4a74      	ldr	r2, [pc, #464]	@ (80013a8 <HAL_ADC_ConvCpltCallback+0x24c>)
 80011d8:	6013      	str	r3, [r2, #0]
    if(currentState == STATE_RECORDING ){
 80011da:	4b74      	ldr	r3, [pc, #464]	@ (80013ac <HAL_ADC_ConvCpltCallback+0x250>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d126      	bne.n	8001232 <HAL_ADC_ConvCpltCallback+0xd6>
    	if (mic_val > MIC_THRESHOLD)
 80011e4:	4b70      	ldr	r3, [pc, #448]	@ (80013a8 <HAL_ADC_ConvCpltCallback+0x24c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d90a      	bls.n	8001206 <HAL_ADC_ConvCpltCallback+0xaa>
    	    {
    	      is_talking = 1;
 80011f0:	4b6f      	ldr	r3, [pc, #444]	@ (80013b0 <HAL_ADC_ConvCpltCallback+0x254>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	701a      	strb	r2, [r3, #0]
    	      silence_timer = t_ms;
 80011f6:	4b67      	ldr	r3, [pc, #412]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a6e      	ldr	r2, [pc, #440]	@ (80013b4 <HAL_ADC_ConvCpltCallback+0x258>)
 80011fc:	6013      	str	r3, [r2, #0]
    	      flag = 1;
 80011fe:	4b6e      	ldr	r3, [pc, #440]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 8001200:	2201      	movs	r2, #1
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	e015      	b.n	8001232 <HAL_ADC_ConvCpltCallback+0xd6>
    	    }
    	else
    	    {
    	      if (t_ms - silence_timer > HANG_TIME_MS && flag != 0)
 8001206:	4b63      	ldr	r3, [pc, #396]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	4b6a      	ldr	r3, [pc, #424]	@ (80013b4 <HAL_ADC_ConvCpltCallback+0x258>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001214:	4293      	cmp	r3, r2
 8001216:	d90c      	bls.n	8001232 <HAL_ADC_ConvCpltCallback+0xd6>
 8001218:	4b67      	ldr	r3, [pc, #412]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d008      	beq.n	8001232 <HAL_ADC_ConvCpltCallback+0xd6>
				  {
					is_talking = 0;
 8001220:	4b63      	ldr	r3, [pc, #396]	@ (80013b0 <HAL_ADC_ConvCpltCallback+0x254>)
 8001222:	2200      	movs	r2, #0
 8001224:	701a      	strb	r2, [r3, #0]
					flag = 0;
 8001226:	4b64      	ldr	r3, [pc, #400]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
					currentState = STATE_PROCESSING;
 800122c:	4b5f      	ldr	r3, [pc, #380]	@ (80013ac <HAL_ADC_ConvCpltCallback+0x250>)
 800122e:	2202      	movs	r2, #2
 8001230:	701a      	strb	r2, [r3, #0]
				  }
    	    }
    }

    mic_max = 0;
 8001232:	4b5a      	ldr	r3, [pc, #360]	@ (800139c <HAL_ADC_ConvCpltCallback+0x240>)
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
    mic_min = 4095;
 8001238:	4b59      	ldr	r3, [pc, #356]	@ (80013a0 <HAL_ADC_ConvCpltCallback+0x244>)
 800123a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800123e:	601a      	str	r2, [r3, #0]
    mic_last_reset = t_ms;
 8001240:	4b54      	ldr	r3, [pc, #336]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a57      	ldr	r2, [pc, #348]	@ (80013a4 <HAL_ADC_ConvCpltCallback+0x248>)
 8001246:	6013      	str	r3, [r2, #0]

  // ==========================================
  // PART B: HEARTBEAT LOGIC
  // ==========================================

    float rawf = (float)raw_heart;
 8001248:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800124a:	ee07 3a90 	vmov	s15, r3
 800124e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001252:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float err = rawf - dc;
 8001256:	4b59      	ldr	r3, [pc, #356]	@ (80013bc <HAL_ADC_ConvCpltCallback+0x260>)
 8001258:	edd3 7a00 	vldr	s15, [r3]
 800125c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001260:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001264:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    dc += ALPHA_DC * err;
 8001268:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800126c:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 80013c0 <HAL_ADC_ConvCpltCallback+0x264>
 8001270:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001274:	4b51      	ldr	r3, [pc, #324]	@ (80013bc <HAL_ADC_ConvCpltCallback+0x260>)
 8001276:	edd3 7a00 	vldr	s15, [r3]
 800127a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127e:	4b4f      	ldr	r3, [pc, #316]	@ (80013bc <HAL_ADC_ConvCpltCallback+0x260>)
 8001280:	edc3 7a00 	vstr	s15, [r3]
    float sig = rawf - dc;
 8001284:	4b4d      	ldr	r3, [pc, #308]	@ (80013bc <HAL_ADC_ConvCpltCallback+0x260>)
 8001286:	edd3 7a00 	vldr	s15, [r3]
 800128a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800128e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001292:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    y += ALPHA_LP * (sig - y);
 8001296:	4b4b      	ldr	r3, [pc, #300]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 8001298:	edd3 7a00 	vldr	s15, [r3]
 800129c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80012a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a4:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80013c8 <HAL_ADC_ConvCpltCallback+0x26c>
 80012a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012ac:	4b45      	ldr	r3, [pc, #276]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 80012ae:	edd3 7a00 	vldr	s15, [r3]
 80012b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b6:	4b43      	ldr	r3, [pc, #268]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 80012b8:	edc3 7a00 	vstr	s15, [r3]

    float ay = (y >= 0) ? y : -y;
 80012bc:	4b41      	ldr	r3, [pc, #260]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 80012be:	edd3 7a00 	vldr	s15, [r3]
 80012c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	db03      	blt.n	80012d4 <HAL_ADC_ConvCpltCallback+0x178>
 80012cc:	4b3d      	ldr	r3, [pc, #244]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 80012ce:	edd3 7a00 	vldr	s15, [r3]
 80012d2:	e004      	b.n	80012de <HAL_ADC_ConvCpltCallback+0x182>
 80012d4:	4b3b      	ldr	r3, [pc, #236]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 80012d6:	edd3 7a00 	vldr	s15, [r3]
 80012da:	eef1 7a67 	vneg.f32	s15, s15
 80012de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    thr_ema = 0.995f * thr_ema + 0.005f * ay;
 80012e2:	4b3a      	ldr	r3, [pc, #232]	@ (80013cc <HAL_ADC_ConvCpltCallback+0x270>)
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80013d0 <HAL_ADC_ConvCpltCallback+0x274>
 80012ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012f0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80012f4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80013d4 <HAL_ADC_ConvCpltCallback+0x278>
 80012f8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001300:	4b32      	ldr	r3, [pc, #200]	@ (80013cc <HAL_ADC_ConvCpltCallback+0x270>)
 8001302:	edc3 7a00 	vstr	s15, [r3]

    float thr_hi = THR_SCALE_HI * thr_ema;
 8001306:	4b31      	ldr	r3, [pc, #196]	@ (80013cc <HAL_ADC_ConvCpltCallback+0x270>)
 8001308:	edd3 7a00 	vldr	s15, [r3]
 800130c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80013d8 <HAL_ADC_ConvCpltCallback+0x27c>
 8001310:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001314:	edc7 7a08 	vstr	s15, [r7, #32]
    float thr_lo = THR_SCALE_LO * thr_hi;
 8001318:	edd7 7a08 	vldr	s15, [r7, #32]
 800131c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001320:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001324:	edc7 7a07 	vstr	s15, [r7, #28]

    if (refractory && (t_ms - ref_start_ms) > REFRACT_MS)
 8001328:	4b2c      	ldr	r3, [pc, #176]	@ (80013dc <HAL_ADC_ConvCpltCallback+0x280>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d00a      	beq.n	8001346 <HAL_ADC_ConvCpltCallback+0x1ea>
 8001330:	4b18      	ldr	r3, [pc, #96]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b2a      	ldr	r3, [pc, #168]	@ (80013e0 <HAL_ADC_ConvCpltCallback+0x284>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800133e:	d902      	bls.n	8001346 <HAL_ADC_ConvCpltCallback+0x1ea>
    {
      refractory = 0;
 8001340:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <HAL_ADC_ConvCpltCallback+0x280>)
 8001342:	2200      	movs	r2, #0
 8001344:	701a      	strb	r2, [r3, #0]
    }

    float dy = y - y_prev;
 8001346:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 8001348:	ed93 7a00 	vldr	s14, [r3]
 800134c:	4b25      	ldr	r3, [pc, #148]	@ (80013e4 <HAL_ADC_ConvCpltCallback+0x288>)
 800134e:	edd3 7a00 	vldr	s15, [r3]
 8001352:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001356:	edc7 7a06 	vstr	s15, [r7, #24]

    if (!refractory)
 800135a:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <HAL_ADC_ConvCpltCallback+0x280>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	f040 80d9 	bne.w	8001516 <HAL_ADC_ConvCpltCallback+0x3ba>
    {
      if (!peak_armed)
 8001364:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d13f      	bne.n	80013ec <HAL_ADC_ConvCpltCallback+0x290>
      {
        if (y > thr_hi)
 800136c:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 800136e:	edd3 7a00 	vldr	s15, [r3]
 8001372:	ed97 7a08 	vldr	s14, [r7, #32]
 8001376:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800137a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137e:	f140 80ca 	bpl.w	8001516 <HAL_ADC_ConvCpltCallback+0x3ba>
        {
          peak_armed = 1;
 8001382:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001384:	2201      	movs	r2, #1
 8001386:	701a      	strb	r2, [r3, #0]
 8001388:	e0c5      	b.n	8001516 <HAL_ADC_ConvCpltCallback+0x3ba>
 800138a:	bf00      	nop
 800138c:	40012000 	.word	0x40012000
 8001390:	20000404 	.word	0x20000404
 8001394:	20000400 	.word	0x20000400
 8001398:	200004e4 	.word	0x200004e4
 800139c:	2000040c 	.word	0x2000040c
 80013a0:	20000000 	.word	0x20000000
 80013a4:	20000414 	.word	0x20000414
 80013a8:	20000410 	.word	0x20000410
 80013ac:	200003bc 	.word	0x200003bc
 80013b0:	2000041c 	.word	0x2000041c
 80013b4:	20000420 	.word	0x20000420
 80013b8:	20000418 	.word	0x20000418
 80013bc:	20000424 	.word	0x20000424
 80013c0:	3c23d70a 	.word	0x3c23d70a
 80013c4:	20000428 	.word	0x20000428
 80013c8:	3e4ccccd 	.word	0x3e4ccccd
 80013cc:	20000430 	.word	0x20000430
 80013d0:	3f7eb852 	.word	0x3f7eb852
 80013d4:	3ba3d70a 	.word	0x3ba3d70a
 80013d8:	3f666666 	.word	0x3f666666
 80013dc:	20000435 	.word	0x20000435
 80013e0:	20000438 	.word	0x20000438
 80013e4:	2000042c 	.word	0x2000042c
 80013e8:	20000434 	.word	0x20000434
        }
      }
      else
      {
        if (y < thr_lo && dy < 0.0f)
 80013ec:	4b65      	ldr	r3, [pc, #404]	@ (8001584 <HAL_ADC_ConvCpltCallback+0x428>)
 80013ee:	edd3 7a00 	vldr	s15, [r3]
 80013f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80013f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fe:	f340 808a 	ble.w	8001516 <HAL_ADC_ConvCpltCallback+0x3ba>
 8001402:	edd7 7a06 	vldr	s15, [r7, #24]
 8001406:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800140a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140e:	f140 8082 	bpl.w	8001516 <HAL_ADC_ConvCpltCallback+0x3ba>
        {
          uint32_t now = t_ms;
 8001412:	4b5d      	ldr	r3, [pc, #372]	@ (8001588 <HAL_ADC_ConvCpltCallback+0x42c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	617b      	str	r3, [r7, #20]
          if (last_peak_ms != 0)
 8001418:	4b5c      	ldr	r3, [pc, #368]	@ (800158c <HAL_ADC_ConvCpltCallback+0x430>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d066      	beq.n	80014ee <HAL_ADC_ConvCpltCallback+0x392>
          {
            uint32_t ibi = now - last_peak_ms;
 8001420:	4b5a      	ldr	r3, [pc, #360]	@ (800158c <HAL_ADC_ConvCpltCallback+0x430>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	697a      	ldr	r2, [r7, #20]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	613b      	str	r3, [r7, #16]

            // [OPTIONAL]  IBI /
            if (ibi >= 300 && ibi <= 2000)
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001430:	d35d      	bcc.n	80014ee <HAL_ADC_ConvCpltCallback+0x392>
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001438:	d859      	bhi.n	80014ee <HAL_ADC_ConvCpltCallback+0x392>
            {
              float bpm_raw = 60000.0f / (float)ibi;
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	ee07 3a90 	vmov	s15, r3
 8001440:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001444:	eddf 6a52 	vldr	s13, [pc, #328]	@ 8001590 <HAL_ADC_ConvCpltCallback+0x434>
 8001448:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800144c:	edc7 7a03 	vstr	s15, [r7, #12]
              bpm = BPM_SMOOTH_A * bpm + (1.0f - BPM_SMOOTH_A) * bpm_raw;
 8001450:	4b50      	ldr	r3, [pc, #320]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x438>)
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001598 <HAL_ADC_ConvCpltCallback+0x43c>
 800145a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800145e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001462:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800159c <HAL_ADC_ConvCpltCallback+0x440>
 8001466:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800146a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146e:	4b49      	ldr	r3, [pc, #292]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x438>)
 8001470:	edc3 7a00 	vstr	s15, [r3]

              if (currentState == STATE_IDLE)
 8001474:	4b4a      	ldr	r3, [pc, #296]	@ (80015a0 <HAL_ADC_ConvCpltCallback+0x444>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d122      	bne.n	80014c4 <HAL_ADC_ConvCpltCallback+0x368>
              {
                  bpm_buffer[bpm_idx] = bpm;
 800147e:	4b49      	ldr	r3, [pc, #292]	@ (80015a4 <HAL_ADC_ConvCpltCallback+0x448>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a44      	ldr	r2, [pc, #272]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x438>)
 8001484:	6812      	ldr	r2, [r2, #0]
 8001486:	4948      	ldr	r1, [pc, #288]	@ (80015a8 <HAL_ADC_ConvCpltCallback+0x44c>)
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	440b      	add	r3, r1
 800148c:	601a      	str	r2, [r3, #0]
                  bpm_idx = (bpm_idx + 1) % 30;
 800148e:	4b45      	ldr	r3, [pc, #276]	@ (80015a4 <HAL_ADC_ConvCpltCallback+0x448>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	1c5a      	adds	r2, r3, #1
 8001494:	4b45      	ldr	r3, [pc, #276]	@ (80015ac <HAL_ADC_ConvCpltCallback+0x450>)
 8001496:	fb83 1302 	smull	r1, r3, r3, r2
 800149a:	4413      	add	r3, r2
 800149c:	1119      	asrs	r1, r3, #4
 800149e:	17d3      	asrs	r3, r2, #31
 80014a0:	1ac9      	subs	r1, r1, r3
 80014a2:	460b      	mov	r3, r1
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	1a5b      	subs	r3, r3, r1
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	1ad1      	subs	r1, r2, r3
 80014ac:	4b3d      	ldr	r3, [pc, #244]	@ (80015a4 <HAL_ADC_ConvCpltCallback+0x448>)
 80014ae:	6019      	str	r1, [r3, #0]
                  if(bpm_count_base < 30) bpm_count_base++;
 80014b0:	4b3f      	ldr	r3, [pc, #252]	@ (80015b0 <HAL_ADC_ConvCpltCallback+0x454>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2b1d      	cmp	r3, #29
 80014b6:	dc1a      	bgt.n	80014ee <HAL_ADC_ConvCpltCallback+0x392>
 80014b8:	4b3d      	ldr	r3, [pc, #244]	@ (80015b0 <HAL_ADC_ConvCpltCallback+0x454>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	3301      	adds	r3, #1
 80014be:	4a3c      	ldr	r2, [pc, #240]	@ (80015b0 <HAL_ADC_ConvCpltCallback+0x454>)
 80014c0:	6013      	str	r3, [r2, #0]
 80014c2:	e014      	b.n	80014ee <HAL_ADC_ConvCpltCallback+0x392>
               }
               //  Logic  Response  State Recording
               else if (currentState == STATE_RECORDING)
 80014c4:	4b36      	ldr	r3, [pc, #216]	@ (80015a0 <HAL_ADC_ConvCpltCallback+0x444>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d10f      	bne.n	80014ee <HAL_ADC_ConvCpltCallback+0x392>
               {
                  response_sum += bpm;
 80014ce:	4b39      	ldr	r3, [pc, #228]	@ (80015b4 <HAL_ADC_ConvCpltCallback+0x458>)
 80014d0:	ed93 7a00 	vldr	s14, [r3]
 80014d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x438>)
 80014d6:	edd3 7a00 	vldr	s15, [r3]
 80014da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014de:	4b35      	ldr	r3, [pc, #212]	@ (80015b4 <HAL_ADC_ConvCpltCallback+0x458>)
 80014e0:	edc3 7a00 	vstr	s15, [r3]
                  response_count++;
 80014e4:	4b34      	ldr	r3, [pc, #208]	@ (80015b8 <HAL_ADC_ConvCpltCallback+0x45c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	3301      	adds	r3, #1
 80014ea:	4a33      	ldr	r2, [pc, #204]	@ (80015b8 <HAL_ADC_ConvCpltCallback+0x45c>)
 80014ec:	6013      	str	r3, [r2, #0]
               }
            }
          }
          last_peak_ms = now;
 80014ee:	4a27      	ldr	r2, [pc, #156]	@ (800158c <HAL_ADC_ConvCpltCallback+0x430>)
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	6013      	str	r3, [r2, #0]

          beep_req = 1;
 80014f4:	4b31      	ldr	r3, [pc, #196]	@ (80015bc <HAL_ADC_ConvCpltCallback+0x460>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
          beep_until = t_ms + BEEP_MS;
 80014fa:	4b23      	ldr	r3, [pc, #140]	@ (8001588 <HAL_ADC_ConvCpltCallback+0x42c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	333c      	adds	r3, #60	@ 0x3c
 8001500:	4a2f      	ldr	r2, [pc, #188]	@ (80015c0 <HAL_ADC_ConvCpltCallback+0x464>)
 8001502:	6013      	str	r3, [r2, #0]

          refractory = 1;
 8001504:	4b2f      	ldr	r3, [pc, #188]	@ (80015c4 <HAL_ADC_ConvCpltCallback+0x468>)
 8001506:	2201      	movs	r2, #1
 8001508:	701a      	strb	r2, [r3, #0]
          ref_start_ms = now;
 800150a:	4a2f      	ldr	r2, [pc, #188]	@ (80015c8 <HAL_ADC_ConvCpltCallback+0x46c>)
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	6013      	str	r3, [r2, #0]
          peak_armed = 0;
 8001510:	4b2e      	ldr	r3, [pc, #184]	@ (80015cc <HAL_ADC_ConvCpltCallback+0x470>)
 8001512:	2200      	movs	r2, #0
 8001514:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    y_prev = y;
 8001516:	4b1b      	ldr	r3, [pc, #108]	@ (8001584 <HAL_ADC_ConvCpltCallback+0x428>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a2d      	ldr	r2, [pc, #180]	@ (80015d0 <HAL_ADC_ConvCpltCallback+0x474>)
 800151c:	6013      	str	r3, [r2, #0]

    //  UART  ( 10ms = 100Hz  )
    int n = snprintf(uart_buf, sizeof(uart_buf),
 800151e:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <HAL_ADC_ConvCpltCallback+0x42c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	8ebe      	ldrh	r6, [r7, #52]	@ 0x34
 8001526:	4b17      	ldr	r3, [pc, #92]	@ (8001584 <HAL_ADC_ConvCpltCallback+0x428>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff f814 	bl	8000558 <__aeabi_f2d>
 8001530:	4604      	mov	r4, r0
 8001532:	460d      	mov	r5, r1
 8001534:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x438>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff f80d 	bl	8000558 <__aeabi_f2d>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4924      	ldr	r1, [pc, #144]	@ (80015d4 <HAL_ADC_ConvCpltCallback+0x478>)
 8001544:	6809      	ldr	r1, [r1, #0]
 8001546:	4824      	ldr	r0, [pc, #144]	@ (80015d8 <HAL_ADC_ConvCpltCallback+0x47c>)
 8001548:	7800      	ldrb	r0, [r0, #0]
 800154a:	9007      	str	r0, [sp, #28]
 800154c:	9106      	str	r1, [sp, #24]
 800154e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001552:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001556:	9600      	str	r6, [sp, #0]
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	4a20      	ldr	r2, [pc, #128]	@ (80015dc <HAL_ADC_ConvCpltCallback+0x480>)
 800155c:	2140      	movs	r1, #64	@ 0x40
 800155e:	4820      	ldr	r0, [pc, #128]	@ (80015e0 <HAL_ADC_ConvCpltCallback+0x484>)
 8001560:	f005 fcf0 	bl	8006f44 <sniprintf>
 8001564:	60b8      	str	r0, [r7, #8]
                       "%lu,%u,%.2f,%.1f,%lu,%u\r\n",
                       t_ms, raw_heart, y, bpm, mic_val, is_talking);
    HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, n, 10);
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	b29a      	uxth	r2, r3
 800156a:	230a      	movs	r3, #10
 800156c:	491c      	ldr	r1, [pc, #112]	@ (80015e0 <HAL_ADC_ConvCpltCallback+0x484>)
 800156e:	481d      	ldr	r0, [pc, #116]	@ (80015e4 <HAL_ADC_ConvCpltCallback+0x488>)
 8001570:	f004 fbb6 	bl	8005ce0 <HAL_UART_Transmit>
 8001574:	e002      	b.n	800157c <HAL_ADC_ConvCpltCallback+0x420>
  if (hadc->Instance != ADC1) return;
 8001576:	bf00      	nop
 8001578:	e000      	b.n	800157c <HAL_ADC_ConvCpltCallback+0x420>
      return;
 800157a:	bf00      	nop
    // HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, n, 10); //  
}
 800157c:	373c      	adds	r7, #60	@ 0x3c
 800157e:	46bd      	mov	sp, r7
 8001580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001582:	bf00      	nop
 8001584:	20000428 	.word	0x20000428
 8001588:	20000400 	.word	0x20000400
 800158c:	2000043c 	.word	0x2000043c
 8001590:	476a6000 	.word	0x476a6000
 8001594:	20000440 	.word	0x20000440
 8001598:	3f59999a 	.word	0x3f59999a
 800159c:	3e199998 	.word	0x3e199998
 80015a0:	200003bc 	.word	0x200003bc
 80015a4:	200004bc 	.word	0x200004bc
 80015a8:	20000444 	.word	0x20000444
 80015ac:	88888889 	.word	0x88888889
 80015b0:	200004c0 	.word	0x200004c0
 80015b4:	200004cc 	.word	0x200004cc
 80015b8:	200004d0 	.word	0x200004d0
 80015bc:	200004d4 	.word	0x200004d4
 80015c0:	200004d8 	.word	0x200004d8
 80015c4:	20000435 	.word	0x20000435
 80015c8:	20000438 	.word	0x20000438
 80015cc:	20000434 	.word	0x20000434
 80015d0:	2000042c 	.word	0x2000042c
 80015d4:	20000410 	.word	0x20000410
 80015d8:	2000041c 	.word	0x2000041c
 80015dc:	080093f0 	.word	0x080093f0
 80015e0:	200003c0 	.word	0x200003c0
 80015e4:	20000374 	.word	0x20000374

080015e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015e8:	b5b0      	push	{r4, r5, r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015ee:	f001 f80b 	bl	8002608 <HAL_Init>

  /* USER CODE BEGIN Init */
  int state_timer = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015f6:	f000 f9bf 	bl	8001978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015fa:	f000 fc15 	bl	8001e28 <MX_GPIO_Init>
  MX_DMA_Init();
 80015fe:	f000 fbf3 	bl	8001de8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001602:	f000 fbc7 	bl	8001d94 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001606:	f000 fa23 	bl	8001a50 <MX_ADC1_Init>
  MX_TIM1_Init();
 800160a:	f000 fa83 	bl	8001b14 <MX_TIM1_Init>
  MX_TIM2_Init();
 800160e:	f000 fb21 	bl	8001c54 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001612:	f000 fb95 	bl	8001d40 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001616:	48a0      	ldr	r0, [pc, #640]	@ (8001898 <main+0x2b0>)
 8001618:	f003 f9a0 	bl	800495c <HAL_TIM_Base_Start_IT>
//  HAL_ADC_Start_IT(&hadc1);
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 800161c:	2100      	movs	r1, #0
 800161e:	489e      	ldr	r0, [pc, #632]	@ (8001898 <main+0x2b0>)
 8001620:	f003 fa58 	bl	8004ad4 <HAL_TIM_OC_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001624:	2104      	movs	r1, #4
 8001626:	489d      	ldr	r0, [pc, #628]	@ (800189c <main+0x2b4>)
 8001628:	f003 fbac 	bl	8004d84 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 800162c:	4b9b      	ldr	r3, [pc, #620]	@ (800189c <main+0x2b4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2200      	movs	r2, #0
 8001632:	639a      	str	r2, [r3, #56]	@ 0x38

  if (HAL_ADC_Start_DMA(&hadc1, adc_buffer, 2) != HAL_OK)
 8001634:	2202      	movs	r2, #2
 8001636:	499a      	ldr	r1, [pc, #616]	@ (80018a0 <main+0x2b8>)
 8001638:	489a      	ldr	r0, [pc, #616]	@ (80018a4 <main+0x2bc>)
 800163a:	f001 f9cf 	bl	80029dc <HAL_ADC_Start_DMA>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d008      	beq.n	8001656 <main+0x6e>
  {
      // If this fails, blink LED rapidly to warn user
      while(1) {
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001644:	2120      	movs	r1, #32
 8001646:	4898      	ldr	r0, [pc, #608]	@ (80018a8 <main+0x2c0>)
 8001648:	f002 fc6d 	bl	8003f26 <HAL_GPIO_TogglePin>
          HAL_Delay(100);
 800164c:	2064      	movs	r0, #100	@ 0x64
 800164e:	f001 f84d 	bl	80026ec <HAL_Delay>
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001652:	bf00      	nop
 8001654:	e7f6      	b.n	8001644 <main+0x5c>
      }
  }

  printf("System Initialized.\r\n");
 8001656:	4895      	ldr	r0, [pc, #596]	@ (80018ac <main+0x2c4>)
 8001658:	f005 fc6c 	bl	8006f34 <puts>
  printf("Current State: IDLE. Press Blue Button to Record.\r\n");
 800165c:	4894      	ldr	r0, [pc, #592]	@ (80018b0 <main+0x2c8>)
 800165e:	f005 fc69 	bl	8006f34 <puts>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    uint32_t now = HAL_GetTick();
 8001662:	f001 f837 	bl	80026d4 <HAL_GetTick>
 8001666:	60b8      	str	r0, [r7, #8]
    if (beep_req)
 8001668:	4b92      	ldr	r3, [pc, #584]	@ (80018b4 <main+0x2cc>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	d01f      	beq.n	80016b2 <main+0xca>
        {
          if (now < beep_until)
 8001672:	4b91      	ldr	r3, [pc, #580]	@ (80018b8 <main+0x2d0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	429a      	cmp	r2, r3
 800167a:	d213      	bcs.n	80016a4 <main+0xbc>
          {
            // 1. 
            __HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(NOTE_C4));
 800167c:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001680:	f7ff fc80 	bl	8000f84 <presForFrequency>
 8001684:	4602      	mov	r2, r0
 8001686:	4b85      	ldr	r3, [pc, #532]	@ (800189c <main+0x2b4>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	629a      	str	r2, [r3, #40]	@ 0x28
            __HAL_TIM_SET_COUNTER(&htim2, 0);
 800168c:	4b83      	ldr	r3, [pc, #524]	@ (800189c <main+0x2b4>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2200      	movs	r2, #0
 8001692:	625a      	str	r2, [r3, #36]	@ 0x24

            // 2. []  (Volume 50%)
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (htim2.Init.Period + 1) / 2);
 8001694:	4b81      	ldr	r3, [pc, #516]	@ (800189c <main+0x2b4>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	1c5a      	adds	r2, r3, #1
 800169a:	4b80      	ldr	r3, [pc, #512]	@ (800189c <main+0x2b4>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	0852      	lsrs	r2, r2, #1
 80016a0:	639a      	str	r2, [r3, #56]	@ 0x38
 80016a2:	e006      	b.n	80016b2 <main+0xca>
          }
          else
          {
            // 1. []  (Volume 0%)
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80016a4:	4b7d      	ldr	r3, [pc, #500]	@ (800189c <main+0x2b4>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2200      	movs	r2, #0
 80016aa:	639a      	str	r2, [r3, #56]	@ 0x38

            beep_req = 0;
 80016ac:	4b81      	ldr	r3, [pc, #516]	@ (80018b4 <main+0x2cc>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	701a      	strb	r2, [r3, #0]
          }
        }
    switch (currentState)
 80016b2:	4b82      	ldr	r3, [pc, #520]	@ (80018bc <main+0x2d4>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b03      	cmp	r3, #3
 80016ba:	d8d2      	bhi.n	8001662 <main+0x7a>
 80016bc:	a201      	add	r2, pc, #4	@ (adr r2, 80016c4 <main+0xdc>)
 80016be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c2:	bf00      	nop
 80016c4:	080016d5 	.word	0x080016d5
 80016c8:	080016ff 	.word	0x080016ff
 80016cc:	08001715 	.word	0x08001715
 80016d0:	0800175f 	.word	0x0800175f
    {
    /* --- STATE 1: IDLE () --- */
      case STATE_IDLE:
    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80016d4:	2200      	movs	r2, #0
 80016d6:	2180      	movs	r1, #128	@ 0x80
 80016d8:	4873      	ldr	r0, [pc, #460]	@ (80018a8 <main+0x2c0>)
 80016da:	f002 fc0b 	bl	8003ef4 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	2140      	movs	r1, #64	@ 0x40
 80016e2:	4871      	ldr	r0, [pc, #452]	@ (80018a8 <main+0x2c0>)
 80016e4:	f002 fc06 	bl	8003ef4 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); //  Recording
 80016e8:	2200      	movs	r2, #0
 80016ea:	2140      	movs	r1, #64	@ 0x40
 80016ec:	4874      	ldr	r0, [pc, #464]	@ (80018c0 <main+0x2d8>)
 80016ee:	f002 fc01 	bl	8003ef4 <HAL_GPIO_WritePin>

    	  //  Idle
    	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 80016f2:	2201      	movs	r2, #1
 80016f4:	2180      	movs	r1, #128	@ 0x80
 80016f6:	4873      	ldr	r0, [pc, #460]	@ (80018c4 <main+0x2dc>)
 80016f8:	f002 fbfc 	bl	8003ef4 <HAL_GPIO_WritePin>

        break;
 80016fc:	e133      	b.n	8001966 <main+0x37e>

      /* --- STATE 2: RECORDING ( IN2) --- */
      case STATE_RECORDING:
    	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET); //  Idle
 80016fe:	2200      	movs	r2, #0
 8001700:	2180      	movs	r1, #128	@ 0x80
 8001702:	4870      	ldr	r0, [pc, #448]	@ (80018c4 <main+0x2dc>)
 8001704:	f002 fbf6 	bl	8003ef4 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);   //  Talking
 8001708:	2201      	movs	r2, #1
 800170a:	2140      	movs	r1, #64	@ 0x40
 800170c:	486c      	ldr	r0, [pc, #432]	@ (80018c0 <main+0x2d8>)
 800170e:	f002 fbf1 	bl	8003ef4 <HAL_GPIO_WritePin>
    	  break;
 8001712:	e128      	b.n	8001966 <main+0x37e>

      case STATE_PROCESSING:
    	HAL_ADC_Stop_DMA(&hadc1);
 8001714:	4863      	ldr	r0, [pc, #396]	@ (80018a4 <main+0x2bc>)
 8001716:	f001 fa55 	bl	8002bc4 <HAL_ADC_Stop_DMA>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800171a:	2200      	movs	r2, #0
 800171c:	2140      	movs	r1, #64	@ 0x40
 800171e:	4868      	ldr	r0, [pc, #416]	@ (80018c0 <main+0x2d8>)
 8001720:	f002 fbe8 	bl	8003ef4 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8001724:	2201      	movs	r2, #1
 8001726:	2180      	movs	r1, #128	@ 0x80
 8001728:	485f      	ldr	r0, [pc, #380]	@ (80018a8 <main+0x2c0>)
 800172a:	f002 fbe3 	bl	8003ef4 <HAL_GPIO_WritePin>
        if (state_timer == 0)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d106      	bne.n	8001742 <main+0x15a>
        {
          state_timer = now; // 
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	617b      	str	r3, [r7, #20]
          //  Interrupt 
//          HAL_ADC_Start_IT(&hadc1);
          //   Processing
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001738:	2201      	movs	r2, #1
 800173a:	2120      	movs	r1, #32
 800173c:	485a      	ldr	r0, [pc, #360]	@ (80018a8 <main+0x2c0>)
 800173e:	f002 fbd9 	bl	8003ef4 <HAL_GPIO_WritePin>
        }


        // 2.  10  ()
        if (now - state_timer > 10000)
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	68ba      	ldr	r2, [r7, #8]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	f242 7210 	movw	r2, #10000	@ 0x2710
 800174c:	4293      	cmp	r3, r2
 800174e:	f240 8108 	bls.w	8001962 <main+0x37a>
        {
          //  10  -> 
//          HAL_ADC_Stop_IT(&hadc1);

          //  timer 
          state_timer = 0;
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]

          // 
          currentState = STATE_RESULT;
 8001756:	4b59      	ldr	r3, [pc, #356]	@ (80018bc <main+0x2d4>)
 8001758:	2203      	movs	r2, #3
 800175a:	701a      	strb	r2, [r3, #0]
        }
        break;
 800175c:	e101      	b.n	8001962 <main+0x37a>
      case STATE_RESULT:
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800175e:	2200      	movs	r2, #0
 8001760:	2180      	movs	r1, #128	@ 0x80
 8001762:	4851      	ldr	r0, [pc, #324]	@ (80018a8 <main+0x2c0>)
 8001764:	f002 fbc6 	bl	8003ef4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001768:	2201      	movs	r2, #1
 800176a:	2140      	movs	r1, #64	@ 0x40
 800176c:	484e      	ldr	r0, [pc, #312]	@ (80018a8 <main+0x2c0>)
 800176e:	f002 fbc1 	bl	8003ef4 <HAL_GPIO_WritePin>

      float response_mean = 0;
 8001772:	f04f 0300 	mov.w	r3, #0
 8001776:	613b      	str	r3, [r7, #16]
    	if(response_count > 0){
 8001778:	4b53      	ldr	r3, [pc, #332]	@ (80018c8 <main+0x2e0>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	dd0c      	ble.n	800179a <main+0x1b2>
    		response_mean = response_sum / response_count;
 8001780:	4b52      	ldr	r3, [pc, #328]	@ (80018cc <main+0x2e4>)
 8001782:	edd3 6a00 	vldr	s13, [r3]
 8001786:	4b50      	ldr	r3, [pc, #320]	@ (80018c8 <main+0x2e0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	ee07 3a90 	vmov	s15, r3
 800178e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001796:	edc7 7a04 	vstr	s15, [r7, #16]
    	}

    	// Standard Error
    	float std_error = baseline_std / sqrt((float)response_count);
 800179a:	4b4d      	ldr	r3, [pc, #308]	@ (80018d0 <main+0x2e8>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe feda 	bl	8000558 <__aeabi_f2d>
 80017a4:	4604      	mov	r4, r0
 80017a6:	460d      	mov	r5, r1
 80017a8:	4b47      	ldr	r3, [pc, #284]	@ (80018c8 <main+0x2e0>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	ee07 3a90 	vmov	s15, r3
 80017b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017b4:	ee17 0a90 	vmov	r0, s15
 80017b8:	f7fe fece 	bl	8000558 <__aeabi_f2d>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	ec43 2b10 	vmov	d0, r2, r3
 80017c4:	f007 fd04 	bl	80091d0 <sqrt>
 80017c8:	ec53 2b10 	vmov	r2, r3, d0
 80017cc:	4620      	mov	r0, r4
 80017ce:	4629      	mov	r1, r5
 80017d0:	f7ff f844 	bl	800085c <__aeabi_ddiv>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff f9ec 	bl	8000bb8 <__aeabi_d2f>
 80017e0:	4603      	mov	r3, r0
 80017e2:	60fb      	str	r3, [r7, #12]
    	if(std_error == 0) {
 80017e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80017e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	d101      	bne.n	80017f6 <main+0x20e>
    		std_error = 0.001f;
 80017f2:	4b38      	ldr	r3, [pc, #224]	@ (80018d4 <main+0x2ec>)
 80017f4:	60fb      	str	r3, [r7, #12]
    	}

    	// Z-Score
    	float z_score = (response_mean - baseline_mean) / std_error;
 80017f6:	4b38      	ldr	r3, [pc, #224]	@ (80018d8 <main+0x2f0>)
 80017f8:	edd3 7a00 	vldr	s15, [r3]
 80017fc:	ed97 7a04 	vldr	s14, [r7, #16]
 8001800:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001804:	ed97 7a03 	vldr	s14, [r7, #12]
 8001808:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800180c:	edc7 7a01 	vstr	s15, [r7, #4]
    	if (z_score > 1.645f){
 8001810:	edd7 7a01 	vldr	s15, [r7, #4]
 8001814:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80018dc <main+0x2f4>
 8001818:	eef4 7ac7 	vcmpe.f32	s15, s14
 800181c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001820:	dd5e      	ble.n	80018e0 <main+0x2f8>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(600));
 8001822:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8001826:	f7ff fbad 	bl	8000f84 <presForFrequency>
 800182a:	4602      	mov	r2, r0
 800182c:	4b1b      	ldr	r3, [pc, #108]	@ (800189c <main+0x2b4>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001832:	4b1a      	ldr	r3, [pc, #104]	@ (800189c <main+0x2b4>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2200      	movs	r2, #0
 8001838:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 800183a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800183e:	f000 ff55 	bl	80026ec <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(0));
 8001842:	2000      	movs	r0, #0
 8001844:	f7ff fb9e 	bl	8000f84 <presForFrequency>
 8001848:	4602      	mov	r2, r0
 800184a:	4b14      	ldr	r3, [pc, #80]	@ (800189c <main+0x2b4>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001850:	4b12      	ldr	r3, [pc, #72]	@ (800189c <main+0x2b4>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2200      	movs	r2, #0
 8001856:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 8001858:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800185c:	f000 ff46 	bl	80026ec <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(600));
 8001860:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8001864:	f7ff fb8e 	bl	8000f84 <presForFrequency>
 8001868:	4602      	mov	r2, r0
 800186a:	4b0c      	ldr	r3, [pc, #48]	@ (800189c <main+0x2b4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001870:	4b0a      	ldr	r3, [pc, #40]	@ (800189c <main+0x2b4>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2200      	movs	r2, #0
 8001876:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 8001878:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800187c:	f000 ff36 	bl	80026ec <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(0));
 8001880:	2000      	movs	r0, #0
 8001882:	f7ff fb7f 	bl	8000f84 <presForFrequency>
 8001886:	4602      	mov	r2, r0
 8001888:	4b04      	ldr	r3, [pc, #16]	@ (800189c <main+0x2b4>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 800188e:	4b03      	ldr	r3, [pc, #12]	@ (800189c <main+0x2b4>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2200      	movs	r2, #0
 8001894:	625a      	str	r2, [r3, #36]	@ 0x24
 8001896:	e05b      	b.n	8001950 <main+0x368>
 8001898:	2000029c 	.word	0x2000029c
 800189c:	200002e4 	.word	0x200002e4
 80018a0:	20000404 	.word	0x20000404
 80018a4:	200001f4 	.word	0x200001f4
 80018a8:	40020000 	.word	0x40020000
 80018ac:	0800940c 	.word	0x0800940c
 80018b0:	08009424 	.word	0x08009424
 80018b4:	200004d4 	.word	0x200004d4
 80018b8:	200004d8 	.word	0x200004d8
 80018bc:	200003bc 	.word	0x200003bc
 80018c0:	40020400 	.word	0x40020400
 80018c4:	40020800 	.word	0x40020800
 80018c8:	200004d0 	.word	0x200004d0
 80018cc:	200004cc 	.word	0x200004cc
 80018d0:	200004c8 	.word	0x200004c8
 80018d4:	3a83126f 	.word	0x3a83126f
 80018d8:	200004c4 	.word	0x200004c4
 80018dc:	3fd28f5c 	.word	0x3fd28f5c
    	}
    	else{
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(250));
 80018e0:	20fa      	movs	r0, #250	@ 0xfa
 80018e2:	f7ff fb4f 	bl	8000f84 <presForFrequency>
 80018e6:	4602      	mov	r2, r0
 80018e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001968 <main+0x380>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80018ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001968 <main+0x380>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2200      	movs	r2, #0
 80018f4:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 80018f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018fa:	f000 fef7 	bl	80026ec <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(0));
 80018fe:	2000      	movs	r0, #0
 8001900:	f7ff fb40 	bl	8000f84 <presForFrequency>
 8001904:	4602      	mov	r2, r0
 8001906:	4b18      	ldr	r3, [pc, #96]	@ (8001968 <main+0x380>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 800190c:	4b16      	ldr	r3, [pc, #88]	@ (8001968 <main+0x380>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2200      	movs	r2, #0
 8001912:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 8001914:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001918:	f000 fee8 	bl	80026ec <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(250));
 800191c:	20fa      	movs	r0, #250	@ 0xfa
 800191e:	f7ff fb31 	bl	8000f84 <presForFrequency>
 8001922:	4602      	mov	r2, r0
 8001924:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <main+0x380>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 800192a:	4b0f      	ldr	r3, [pc, #60]	@ (8001968 <main+0x380>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2200      	movs	r2, #0
 8001930:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 8001932:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001936:	f000 fed9 	bl	80026ec <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(0));
 800193a:	2000      	movs	r0, #0
 800193c:	f7ff fb22 	bl	8000f84 <presForFrequency>
 8001940:	4602      	mov	r2, r0
 8001942:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <main+0x380>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001948:	4b07      	ldr	r3, [pc, #28]	@ (8001968 <main+0x380>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2200      	movs	r2, #0
 800194e:	625a      	str	r2, [r3, #36]	@ 0x24
    	}


    	HAL_ADC_Start_DMA(&hadc1, adc_buffer, 2);
 8001950:	2202      	movs	r2, #2
 8001952:	4906      	ldr	r1, [pc, #24]	@ (800196c <main+0x384>)
 8001954:	4806      	ldr	r0, [pc, #24]	@ (8001970 <main+0x388>)
 8001956:	f001 f841 	bl	80029dc <HAL_ADC_Start_DMA>
        currentState = STATE_IDLE;
 800195a:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <main+0x38c>)
 800195c:	2200      	movs	r2, #0
 800195e:	701a      	strb	r2, [r3, #0]
 8001960:	e67f      	b.n	8001662 <main+0x7a>
        break;
 8001962:	bf00      	nop
 8001964:	e67d      	b.n	8001662 <main+0x7a>
  {
 8001966:	e67c      	b.n	8001662 <main+0x7a>
 8001968:	200002e4 	.word	0x200002e4
 800196c:	20000404 	.word	0x20000404
 8001970:	200001f4 	.word	0x200001f4
 8001974:	200003bc 	.word	0x200003bc

08001978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b094      	sub	sp, #80	@ 0x50
 800197c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197e:	f107 0320 	add.w	r3, r7, #32
 8001982:	2230      	movs	r2, #48	@ 0x30
 8001984:	2100      	movs	r1, #0
 8001986:	4618      	mov	r0, r3
 8001988:	f005 fbea 	bl	8007160 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800198c:	f107 030c 	add.w	r3, r7, #12
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800199c:	2300      	movs	r3, #0
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	4b29      	ldr	r3, [pc, #164]	@ (8001a48 <SystemClock_Config+0xd0>)
 80019a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a4:	4a28      	ldr	r2, [pc, #160]	@ (8001a48 <SystemClock_Config+0xd0>)
 80019a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ac:	4b26      	ldr	r3, [pc, #152]	@ (8001a48 <SystemClock_Config+0xd0>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80019b8:	2300      	movs	r3, #0
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	4b23      	ldr	r3, [pc, #140]	@ (8001a4c <SystemClock_Config+0xd4>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80019c4:	4a21      	ldr	r2, [pc, #132]	@ (8001a4c <SystemClock_Config+0xd4>)
 80019c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a4c <SystemClock_Config+0xd4>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019d8:	2302      	movs	r3, #2
 80019da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019dc:	2301      	movs	r3, #1
 80019de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019e0:	2310      	movs	r3, #16
 80019e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e4:	2302      	movs	r3, #2
 80019e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019e8:	2300      	movs	r3, #0
 80019ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019ec:	2310      	movs	r3, #16
 80019ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019f0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80019f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019f6:	2304      	movs	r3, #4
 80019f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019fa:	2307      	movs	r3, #7
 80019fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019fe:	f107 0320 	add.w	r3, r7, #32
 8001a02:	4618      	mov	r0, r3
 8001a04:	f002 fac2 	bl	8003f8c <HAL_RCC_OscConfig>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a0e:	f000 faa9 	bl	8001f64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a12:	230f      	movs	r3, #15
 8001a14:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a16:	2302      	movs	r3, #2
 8001a18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a28:	f107 030c 	add.w	r3, r7, #12
 8001a2c:	2102      	movs	r1, #2
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f002 fd24 	bl	800447c <HAL_RCC_ClockConfig>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001a3a:	f000 fa93 	bl	8001f64 <Error_Handler>
  }
}
 8001a3e:	bf00      	nop
 8001a40:	3750      	adds	r7, #80	@ 0x50
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40007000 	.word	0x40007000

08001a50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a56:	463b      	mov	r3, r7
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a62:	4b2a      	ldr	r3, [pc, #168]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a64:	4a2a      	ldr	r2, [pc, #168]	@ (8001b10 <MX_ADC1_Init+0xc0>)
 8001a66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a68:	4b28      	ldr	r3, [pc, #160]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a6a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a6e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a70:	4b26      	ldr	r3, [pc, #152]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001a76:	4b25      	ldr	r3, [pc, #148]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a7c:	4b23      	ldr	r3, [pc, #140]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a7e:	2201      	movs	r2, #1
 8001a80:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a82:	4b22      	ldr	r3, [pc, #136]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001a8a:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a90:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
 8001a92:	4b1e      	ldr	r3, [pc, #120]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a98:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001aa0:	2202      	movs	r2, #2
 8001aa2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001aa4:	4b19      	ldr	r3, [pc, #100]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001aac:	4b17      	ldr	r3, [pc, #92]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ab2:	4816      	ldr	r0, [pc, #88]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001ab4:	f000 fe3e 	bl	8002734 <HAL_ADC_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001abe:	f000 fa51 	bl	8001f64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001ac2:	2304      	movs	r3, #4
 8001ac4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001aca:	2301      	movs	r3, #1
 8001acc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ace:	463b      	mov	r3, r7
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	480e      	ldr	r0, [pc, #56]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001ad4:	f001 f8ee 	bl	8002cb4 <HAL_ADC_ConfigChannel>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001ade:	f000 fa41 	bl	8001f64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001aea:	2306      	movs	r3, #6
 8001aec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aee:	463b      	mov	r3, r7
 8001af0:	4619      	mov	r1, r3
 8001af2:	4806      	ldr	r0, [pc, #24]	@ (8001b0c <MX_ADC1_Init+0xbc>)
 8001af4:	f001 f8de 	bl	8002cb4 <HAL_ADC_ConfigChannel>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001afe:	f000 fa31 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	200001f4 	.word	0x200001f4
 8001b10:	40012000 	.word	0x40012000

08001b14 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b096      	sub	sp, #88	@ 0x58
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b1a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]
 8001b26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b28:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 8001b3e:	60da      	str	r2, [r3, #12]
 8001b40:	611a      	str	r2, [r3, #16]
 8001b42:	615a      	str	r2, [r3, #20]
 8001b44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2220      	movs	r2, #32
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f005 fb07 	bl	8007160 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b52:	4b3e      	ldr	r3, [pc, #248]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b54:	4a3e      	ldr	r2, [pc, #248]	@ (8001c50 <MX_TIM1_Init+0x13c>)
 8001b56:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 839;
 8001b58:	4b3c      	ldr	r3, [pc, #240]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b5a:	f240 3247 	movw	r2, #839	@ 0x347
 8001b5e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b60:	4b3a      	ldr	r3, [pc, #232]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001b66:	4b39      	ldr	r3, [pc, #228]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b68:	2263      	movs	r2, #99	@ 0x63
 8001b6a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6c:	4b37      	ldr	r3, [pc, #220]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b72:	4b36      	ldr	r3, [pc, #216]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b78:	4b34      	ldr	r3, [pc, #208]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b7e:	4833      	ldr	r0, [pc, #204]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b80:	f002 fe9c 	bl	80048bc <HAL_TIM_Base_Init>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001b8a:	f000 f9eb 	bl	8001f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b92:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b94:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001b98:	4619      	mov	r1, r3
 8001b9a:	482c      	ldr	r0, [pc, #176]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001b9c:	f003 fbb0 	bl	8005300 <HAL_TIM_ConfigClockSource>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001ba6:	f000 f9dd 	bl	8001f64 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001baa:	4828      	ldr	r0, [pc, #160]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001bac:	f002 ff38 	bl	8004a20 <HAL_TIM_OC_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001bb6:	f000 f9d5 	bl	8001f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bc2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4820      	ldr	r0, [pc, #128]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001bca:	f003 ff65 	bl	8005a98 <HAL_TIMEx_MasterConfigSynchronization>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001bd4:	f000 f9c6 	bl	8001f64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001bd8:	2330      	movs	r3, #48	@ 0x30
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 1;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001be0:	2300      	movs	r3, #0
 8001be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001be4:	2300      	movs	r3, #0
 8001be6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bec:	2300      	movs	r3, #0
 8001bee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4813      	ldr	r0, [pc, #76]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001bfe:	f003 fa61 	bl	80050c4 <HAL_TIM_OC_ConfigChannel>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001c08:	f000 f9ac 	bl	8001f64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c14:	2300      	movs	r3, #0
 8001c16:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c24:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c26:	2300      	movs	r3, #0
 8001c28:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4807      	ldr	r0, [pc, #28]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001c30:	f003 ffa0 	bl	8005b74 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001c3a:	f000 f993 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c3e:	4803      	ldr	r0, [pc, #12]	@ (8001c4c <MX_TIM1_Init+0x138>)
 8001c40:	f000 fa92 	bl	8002168 <HAL_TIM_MspPostInit>

}
 8001c44:	bf00      	nop
 8001c46:	3758      	adds	r7, #88	@ 0x58
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	2000029c 	.word	0x2000029c
 8001c50:	40010000 	.word	0x40010000

08001c54 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08e      	sub	sp, #56	@ 0x38
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c68:	f107 0320 	add.w	r3, r7, #32
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c72:	1d3b      	adds	r3, r7, #4
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
 8001c7e:	611a      	str	r2, [r3, #16]
 8001c80:	615a      	str	r2, [r3, #20]
 8001c82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c84:	4b2d      	ldr	r3, [pc, #180]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001c86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 839;
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001c8e:	f240 3247 	movw	r2, #839	@ 0x347
 8001c92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c94:	4b29      	ldr	r3, [pc, #164]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001c9a:	4b28      	ldr	r3, [pc, #160]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001c9c:	2263      	movs	r2, #99	@ 0x63
 8001c9e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca0:	4b26      	ldr	r3, [pc, #152]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca6:	4b25      	ldr	r3, [pc, #148]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cac:	4823      	ldr	r0, [pc, #140]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001cae:	f002 fe05 	bl	80048bc <HAL_TIM_Base_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001cb8:	f000 f954 	bl	8001f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cc2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	481c      	ldr	r0, [pc, #112]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001cca:	f003 fb19 	bl	8005300 <HAL_TIM_ConfigClockSource>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001cd4:	f000 f946 	bl	8001f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001cd8:	4818      	ldr	r0, [pc, #96]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001cda:	f002 fff9 	bl	8004cd0 <HAL_TIM_PWM_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001ce4:	f000 f93e 	bl	8001f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cf0:	f107 0320 	add.w	r3, r7, #32
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4811      	ldr	r0, [pc, #68]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001cf8:	f003 fece 	bl	8005a98 <HAL_TIMEx_MasterConfigSynchronization>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001d02:	f000 f92f 	bl	8001f64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d06:	2360      	movs	r3, #96	@ 0x60
 8001d08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	2204      	movs	r2, #4
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4807      	ldr	r0, [pc, #28]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001d1e:	f003 fa2d 	bl	800517c <HAL_TIM_PWM_ConfigChannel>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001d28:	f000 f91c 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d2c:	4803      	ldr	r0, [pc, #12]	@ (8001d3c <MX_TIM2_Init+0xe8>)
 8001d2e:	f000 fa1b 	bl	8002168 <HAL_TIM_MspPostInit>

}
 8001d32:	bf00      	nop
 8001d34:	3738      	adds	r7, #56	@ 0x38
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200002e4 	.word	0x200002e4

08001d40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d44:	4b11      	ldr	r3, [pc, #68]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d46:	4a12      	ldr	r2, [pc, #72]	@ (8001d90 <MX_USART1_UART_Init+0x50>)
 8001d48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d4a:	4b10      	ldr	r3, [pc, #64]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d52:	4b0e      	ldr	r3, [pc, #56]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d58:	4b0c      	ldr	r3, [pc, #48]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d64:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d66:	220c      	movs	r2, #12
 8001d68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d6a:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d70:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d76:	4805      	ldr	r0, [pc, #20]	@ (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d78:	f003 ff62 	bl	8005c40 <HAL_UART_Init>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d82:	f000 f8ef 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	2000032c 	.word	0x2000032c
 8001d90:	40011000 	.word	0x40011000

08001d94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001d9a:	4a12      	ldr	r2, [pc, #72]	@ (8001de4 <MX_USART2_UART_Init+0x50>)
 8001d9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d9e:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001da0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001da4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001da6:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dac:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001db2:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001db8:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dba:	220c      	movs	r2, #12
 8001dbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dbe:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dca:	4805      	ldr	r0, [pc, #20]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dcc:	f003 ff38 	bl	8005c40 <HAL_UART_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001dd6:	f000 f8c5 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000374 	.word	0x20000374
 8001de4:	40004400 	.word	0x40004400

08001de8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e24 <MX_DMA_Init+0x3c>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a0b      	ldr	r2, [pc, #44]	@ (8001e24 <MX_DMA_Init+0x3c>)
 8001df8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <MX_DMA_Init+0x3c>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	2038      	movs	r0, #56	@ 0x38
 8001e10:	f001 fad5 	bl	80033be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001e14:	2038      	movs	r0, #56	@ 0x38
 8001e16:	f001 faee 	bl	80033f6 <HAL_NVIC_EnableIRQ>

}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800

08001e28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	@ 0x28
 8001e2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2e:	f107 0314 	add.w	r3, r7, #20
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]
 8001e3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	613b      	str	r3, [r7, #16]
 8001e42:	4b44      	ldr	r3, [pc, #272]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	4a43      	ldr	r2, [pc, #268]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e48:	f043 0304 	orr.w	r3, r3, #4
 8001e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4e:	4b41      	ldr	r3, [pc, #260]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	f003 0304 	and.w	r3, r3, #4
 8001e56:	613b      	str	r3, [r7, #16]
 8001e58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	4a3c      	ldr	r2, [pc, #240]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6a:	4b3a      	ldr	r3, [pc, #232]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	4b36      	ldr	r3, [pc, #216]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	4a35      	ldr	r2, [pc, #212]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e86:	4b33      	ldr	r3, [pc, #204]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	60bb      	str	r3, [r7, #8]
 8001e90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	607b      	str	r3, [r7, #4]
 8001e96:	4b2f      	ldr	r3, [pc, #188]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	4a2e      	ldr	r2, [pc, #184]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001e9c:	f043 0302 	orr.w	r3, r3, #2
 8001ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ea2:	4b2c      	ldr	r3, [pc, #176]	@ (8001f54 <MX_GPIO_Init+0x12c>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	21e0      	movs	r1, #224	@ 0xe0
 8001eb2:	4829      	ldr	r0, [pc, #164]	@ (8001f58 <MX_GPIO_Init+0x130>)
 8001eb4:	f002 f81e 	bl	8003ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2180      	movs	r1, #128	@ 0x80
 8001ebc:	4827      	ldr	r0, [pc, #156]	@ (8001f5c <MX_GPIO_Init+0x134>)
 8001ebe:	f002 f819 	bl	8003ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2140      	movs	r1, #64	@ 0x40
 8001ec6:	4826      	ldr	r0, [pc, #152]	@ (8001f60 <MX_GPIO_Init+0x138>)
 8001ec8:	f002 f814 	bl	8003ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ecc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ed0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ed2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001ed6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	481e      	ldr	r0, [pc, #120]	@ (8001f5c <MX_GPIO_Init+0x134>)
 8001ee4:	f001 fe82 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8001ee8:	23e0      	movs	r3, #224	@ 0xe0
 8001eea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eec:	2301      	movs	r3, #1
 8001eee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef8:	f107 0314 	add.w	r3, r7, #20
 8001efc:	4619      	mov	r1, r3
 8001efe:	4816      	ldr	r0, [pc, #88]	@ (8001f58 <MX_GPIO_Init+0x130>)
 8001f00:	f001 fe74 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f04:	2380      	movs	r3, #128	@ 0x80
 8001f06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f10:	2300      	movs	r3, #0
 8001f12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4810      	ldr	r0, [pc, #64]	@ (8001f5c <MX_GPIO_Init+0x134>)
 8001f1c:	f001 fe66 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f20:	2340      	movs	r3, #64	@ 0x40
 8001f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f24:	2301      	movs	r3, #1
 8001f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	4619      	mov	r1, r3
 8001f36:	480a      	ldr	r0, [pc, #40]	@ (8001f60 <MX_GPIO_Init+0x138>)
 8001f38:	f001 fe58 	bl	8003bec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2100      	movs	r1, #0
 8001f40:	2028      	movs	r0, #40	@ 0x28
 8001f42:	f001 fa3c 	bl	80033be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f46:	2028      	movs	r0, #40	@ 0x28
 8001f48:	f001 fa55 	bl	80033f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f4c:	bf00      	nop
 8001f4e:	3728      	adds	r7, #40	@ 0x28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40023800 	.word	0x40023800
 8001f58:	40020000 	.word	0x40020000
 8001f5c:	40020800 	.word	0x40020800
 8001f60:	40020400 	.word	0x40020400

08001f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f68:	b672      	cpsid	i
}
 8001f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <Error_Handler+0x8>

08001f70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	607b      	str	r3, [r7, #4]
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <HAL_MspInit+0x4c>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	4a0f      	ldr	r2, [pc, #60]	@ (8001fbc <HAL_MspInit+0x4c>)
 8001f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f86:	4b0d      	ldr	r3, [pc, #52]	@ (8001fbc <HAL_MspInit+0x4c>)
 8001f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f8e:	607b      	str	r3, [r7, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	603b      	str	r3, [r7, #0]
 8001f96:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <HAL_MspInit+0x4c>)
 8001f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9a:	4a08      	ldr	r2, [pc, #32]	@ (8001fbc <HAL_MspInit+0x4c>)
 8001f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fa2:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <HAL_MspInit+0x4c>)
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001faa:	603b      	str	r3, [r7, #0]
 8001fac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800

08001fc0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a33      	ldr	r2, [pc, #204]	@ (80020ac <HAL_ADC_MspInit+0xec>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d15f      	bne.n	80020a2 <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	4b32      	ldr	r3, [pc, #200]	@ (80020b0 <HAL_ADC_MspInit+0xf0>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	4a31      	ldr	r2, [pc, #196]	@ (80020b0 <HAL_ADC_MspInit+0xf0>)
 8001fec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff2:	4b2f      	ldr	r3, [pc, #188]	@ (80020b0 <HAL_ADC_MspInit+0xf0>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	4b2b      	ldr	r3, [pc, #172]	@ (80020b0 <HAL_ADC_MspInit+0xf0>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	4a2a      	ldr	r2, [pc, #168]	@ (80020b0 <HAL_ADC_MspInit+0xf0>)
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	6313      	str	r3, [r2, #48]	@ 0x30
 800200e:	4b28      	ldr	r3, [pc, #160]	@ (80020b0 <HAL_ADC_MspInit+0xf0>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800201a:	2311      	movs	r3, #17
 800201c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800201e:	2303      	movs	r3, #3
 8002020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002026:	f107 0314 	add.w	r3, r7, #20
 800202a:	4619      	mov	r1, r3
 800202c:	4821      	ldr	r0, [pc, #132]	@ (80020b4 <HAL_ADC_MspInit+0xf4>)
 800202e:	f001 fddd 	bl	8003bec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002032:	4b21      	ldr	r3, [pc, #132]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002034:	4a21      	ldr	r2, [pc, #132]	@ (80020bc <HAL_ADC_MspInit+0xfc>)
 8002036:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002038:	4b1f      	ldr	r3, [pc, #124]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 800203a:	2200      	movs	r2, #0
 800203c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800203e:	4b1e      	ldr	r3, [pc, #120]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002044:	4b1c      	ldr	r3, [pc, #112]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002046:	2200      	movs	r2, #0
 8002048:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800204a:	4b1b      	ldr	r3, [pc, #108]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 800204c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002050:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002052:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002054:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002058:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800205a:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 800205c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002060:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002062:	4b15      	ldr	r3, [pc, #84]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002064:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002068:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800206a:	4b13      	ldr	r3, [pc, #76]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 800206c:	2200      	movs	r2, #0
 800206e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002070:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002072:	2200      	movs	r2, #0
 8002074:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002076:	4810      	ldr	r0, [pc, #64]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002078:	f001 f9d8 	bl	800342c <HAL_DMA_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002082:	f7ff ff6f 	bl	8001f64 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a0b      	ldr	r2, [pc, #44]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 800208a:	639a      	str	r2, [r3, #56]	@ 0x38
 800208c:	4a0a      	ldr	r2, [pc, #40]	@ (80020b8 <HAL_ADC_MspInit+0xf8>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	2012      	movs	r0, #18
 8002098:	f001 f991 	bl	80033be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800209c:	2012      	movs	r0, #18
 800209e:	f001 f9aa 	bl	80033f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80020a2:	bf00      	nop
 80020a4:	3728      	adds	r7, #40	@ 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40012000 	.word	0x40012000
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40020000 	.word	0x40020000
 80020b8:	2000023c 	.word	0x2000023c
 80020bc:	40026410 	.word	0x40026410

080020c0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a24      	ldr	r2, [pc, #144]	@ (8002160 <HAL_TIM_Base_MspInit+0xa0>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d12e      	bne.n	8002130 <HAL_TIM_Base_MspInit+0x70>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	4b23      	ldr	r3, [pc, #140]	@ (8002164 <HAL_TIM_Base_MspInit+0xa4>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	4a22      	ldr	r2, [pc, #136]	@ (8002164 <HAL_TIM_Base_MspInit+0xa4>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020e2:	4b20      	ldr	r3, [pc, #128]	@ (8002164 <HAL_TIM_Base_MspInit+0xa4>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80020ee:	2200      	movs	r2, #0
 80020f0:	2100      	movs	r1, #0
 80020f2:	2018      	movs	r0, #24
 80020f4:	f001 f963 	bl	80033be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80020f8:	2018      	movs	r0, #24
 80020fa:	f001 f97c 	bl	80033f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80020fe:	2200      	movs	r2, #0
 8002100:	2100      	movs	r1, #0
 8002102:	2019      	movs	r0, #25
 8002104:	f001 f95b 	bl	80033be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002108:	2019      	movs	r0, #25
 800210a:	f001 f974 	bl	80033f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800210e:	2200      	movs	r2, #0
 8002110:	2100      	movs	r1, #0
 8002112:	201a      	movs	r0, #26
 8002114:	f001 f953 	bl	80033be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002118:	201a      	movs	r0, #26
 800211a:	f001 f96c 	bl	80033f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	201b      	movs	r0, #27
 8002124:	f001 f94b 	bl	80033be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002128:	201b      	movs	r0, #27
 800212a:	f001 f964 	bl	80033f6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800212e:	e012      	b.n	8002156 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM2)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002138:	d10d      	bne.n	8002156 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	4b09      	ldr	r3, [pc, #36]	@ (8002164 <HAL_TIM_Base_MspInit+0xa4>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	4a08      	ldr	r2, [pc, #32]	@ (8002164 <HAL_TIM_Base_MspInit+0xa4>)
 8002144:	f043 0301 	orr.w	r3, r3, #1
 8002148:	6413      	str	r3, [r2, #64]	@ 0x40
 800214a:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <HAL_TIM_Base_MspInit+0xa4>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	60bb      	str	r3, [r7, #8]
 8002154:	68bb      	ldr	r3, [r7, #8]
}
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40010000 	.word	0x40010000
 8002164:	40023800 	.word	0x40023800

08002168 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08a      	sub	sp, #40	@ 0x28
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 0314 	add.w	r3, r7, #20
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a24      	ldr	r2, [pc, #144]	@ (8002218 <HAL_TIM_MspPostInit+0xb0>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d11f      	bne.n	80021ca <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	4b23      	ldr	r3, [pc, #140]	@ (800221c <HAL_TIM_MspPostInit+0xb4>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	4a22      	ldr	r2, [pc, #136]	@ (800221c <HAL_TIM_MspPostInit+0xb4>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	6313      	str	r3, [r2, #48]	@ 0x30
 800219a:	4b20      	ldr	r3, [pc, #128]	@ (800221c <HAL_TIM_MspPostInit+0xb4>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ac:	2302      	movs	r3, #2
 80021ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b4:	2300      	movs	r3, #0
 80021b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021b8:	2301      	movs	r3, #1
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	4619      	mov	r1, r3
 80021c2:	4817      	ldr	r0, [pc, #92]	@ (8002220 <HAL_TIM_MspPostInit+0xb8>)
 80021c4:	f001 fd12 	bl	8003bec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021c8:	e022      	b.n	8002210 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021d2:	d11d      	bne.n	8002210 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	4b10      	ldr	r3, [pc, #64]	@ (800221c <HAL_TIM_MspPostInit+0xb4>)
 80021da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021dc:	4a0f      	ldr	r2, [pc, #60]	@ (800221c <HAL_TIM_MspPostInit+0xb4>)
 80021de:	f043 0301 	orr.w	r3, r3, #1
 80021e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e4:	4b0d      	ldr	r3, [pc, #52]	@ (800221c <HAL_TIM_MspPostInit+0xb4>)
 80021e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021f0:	2302      	movs	r3, #2
 80021f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	2302      	movs	r3, #2
 80021f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002200:	2301      	movs	r3, #1
 8002202:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	4619      	mov	r1, r3
 800220a:	4805      	ldr	r0, [pc, #20]	@ (8002220 <HAL_TIM_MspPostInit+0xb8>)
 800220c:	f001 fcee 	bl	8003bec <HAL_GPIO_Init>
}
 8002210:	bf00      	nop
 8002212:	3728      	adds	r7, #40	@ 0x28
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40010000 	.word	0x40010000
 800221c:	40023800 	.word	0x40023800
 8002220:	40020000 	.word	0x40020000

08002224 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08c      	sub	sp, #48	@ 0x30
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	f107 031c 	add.w	r3, r7, #28
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a32      	ldr	r2, [pc, #200]	@ (800230c <HAL_UART_MspInit+0xe8>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d12d      	bne.n	80022a2 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	61bb      	str	r3, [r7, #24]
 800224a:	4b31      	ldr	r3, [pc, #196]	@ (8002310 <HAL_UART_MspInit+0xec>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224e:	4a30      	ldr	r2, [pc, #192]	@ (8002310 <HAL_UART_MspInit+0xec>)
 8002250:	f043 0310 	orr.w	r3, r3, #16
 8002254:	6453      	str	r3, [r2, #68]	@ 0x44
 8002256:	4b2e      	ldr	r3, [pc, #184]	@ (8002310 <HAL_UART_MspInit+0xec>)
 8002258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	61bb      	str	r3, [r7, #24]
 8002260:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	4b2a      	ldr	r3, [pc, #168]	@ (8002310 <HAL_UART_MspInit+0xec>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	4a29      	ldr	r2, [pc, #164]	@ (8002310 <HAL_UART_MspInit+0xec>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6313      	str	r3, [r2, #48]	@ 0x30
 8002272:	4b27      	ldr	r3, [pc, #156]	@ (8002310 <HAL_UART_MspInit+0xec>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	617b      	str	r3, [r7, #20]
 800227c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800227e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002282:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002284:	2302      	movs	r3, #2
 8002286:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002288:	2300      	movs	r3, #0
 800228a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800228c:	2303      	movs	r3, #3
 800228e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002290:	2307      	movs	r3, #7
 8002292:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002294:	f107 031c 	add.w	r3, r7, #28
 8002298:	4619      	mov	r1, r3
 800229a:	481e      	ldr	r0, [pc, #120]	@ (8002314 <HAL_UART_MspInit+0xf0>)
 800229c:	f001 fca6 	bl	8003bec <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80022a0:	e030      	b.n	8002304 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002318 <HAL_UART_MspInit+0xf4>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d12b      	bne.n	8002304 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80022ac:	2300      	movs	r3, #0
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	4b17      	ldr	r3, [pc, #92]	@ (8002310 <HAL_UART_MspInit+0xec>)
 80022b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b4:	4a16      	ldr	r2, [pc, #88]	@ (8002310 <HAL_UART_MspInit+0xec>)
 80022b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80022bc:	4b14      	ldr	r3, [pc, #80]	@ (8002310 <HAL_UART_MspInit+0xec>)
 80022be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c4:	613b      	str	r3, [r7, #16]
 80022c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c8:	2300      	movs	r3, #0
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	4b10      	ldr	r3, [pc, #64]	@ (8002310 <HAL_UART_MspInit+0xec>)
 80022ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d0:	4a0f      	ldr	r2, [pc, #60]	@ (8002310 <HAL_UART_MspInit+0xec>)
 80022d2:	f043 0301 	orr.w	r3, r3, #1
 80022d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002310 <HAL_UART_MspInit+0xec>)
 80022da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022e4:	230c      	movs	r3, #12
 80022e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e8:	2302      	movs	r3, #2
 80022ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f0:	2300      	movs	r3, #0
 80022f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022f4:	2307      	movs	r3, #7
 80022f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	4619      	mov	r1, r3
 80022fe:	4805      	ldr	r0, [pc, #20]	@ (8002314 <HAL_UART_MspInit+0xf0>)
 8002300:	f001 fc74 	bl	8003bec <HAL_GPIO_Init>
}
 8002304:	bf00      	nop
 8002306:	3730      	adds	r7, #48	@ 0x30
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40011000 	.word	0x40011000
 8002310:	40023800 	.word	0x40023800
 8002314:	40020000 	.word	0x40020000
 8002318:	40004400 	.word	0x40004400

0800231c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002320:	bf00      	nop
 8002322:	e7fd      	b.n	8002320 <NMI_Handler+0x4>

08002324 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <HardFault_Handler+0x4>

0800232c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002330:	bf00      	nop
 8002332:	e7fd      	b.n	8002330 <MemManage_Handler+0x4>

08002334 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <BusFault_Handler+0x4>

0800233c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <UsageFault_Handler+0x4>

08002344 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002372:	f000 f99b 	bl	80026ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
	...

0800237c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002380:	4802      	ldr	r0, [pc, #8]	@ (800238c <ADC_IRQHandler+0x10>)
 8002382:	f000 fa1a 	bl	80027ba <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	200001f4 	.word	0x200001f4

08002390 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002394:	4802      	ldr	r0, [pc, #8]	@ (80023a0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002396:	f002 fda5 	bl	8004ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	2000029c 	.word	0x2000029c

080023a4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023a8:	4802      	ldr	r0, [pc, #8]	@ (80023b4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80023aa:	f002 fd9b 	bl	8004ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	2000029c 	.word	0x2000029c

080023b8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023bc:	4802      	ldr	r0, [pc, #8]	@ (80023c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80023be:	f002 fd91 	bl	8004ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	2000029c 	.word	0x2000029c

080023cc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023d0:	4802      	ldr	r0, [pc, #8]	@ (80023dc <TIM1_CC_IRQHandler+0x10>)
 80023d2:	f002 fd87 	bl	8004ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	2000029c 	.word	0x2000029c

080023e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80023e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80023e8:	f001 fdb8 	bl	8003f5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023f4:	4802      	ldr	r0, [pc, #8]	@ (8002400 <DMA2_Stream0_IRQHandler+0x10>)
 80023f6:	f001 f98f 	bl	8003718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	2000023c 	.word	0x2000023c

08002404 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  return 1;
 8002408:	2301      	movs	r3, #1
}
 800240a:	4618      	mov	r0, r3
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <_kill>:

int _kill(int pid, int sig)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800241e:	f004 fef1 	bl	8007204 <__errno>
 8002422:	4603      	mov	r3, r0
 8002424:	2216      	movs	r2, #22
 8002426:	601a      	str	r2, [r3, #0]
  return -1;
 8002428:	f04f 33ff 	mov.w	r3, #4294967295
}
 800242c:	4618      	mov	r0, r3
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <_exit>:

void _exit (int status)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800243c:	f04f 31ff 	mov.w	r1, #4294967295
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f7ff ffe7 	bl	8002414 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002446:	bf00      	nop
 8002448:	e7fd      	b.n	8002446 <_exit+0x12>

0800244a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b086      	sub	sp, #24
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]
 800245a:	e00a      	b.n	8002472 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800245c:	f3af 8000 	nop.w
 8002460:	4601      	mov	r1, r0
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	60ba      	str	r2, [r7, #8]
 8002468:	b2ca      	uxtb	r2, r1
 800246a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	3301      	adds	r3, #1
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	697a      	ldr	r2, [r7, #20]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	429a      	cmp	r2, r3
 8002478:	dbf0      	blt.n	800245c <_read+0x12>
  }

  return len;
 800247a:	687b      	ldr	r3, [r7, #4]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	e009      	b.n	80024aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	60ba      	str	r2, [r7, #8]
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	4618      	mov	r0, r3
 80024a0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	3301      	adds	r3, #1
 80024a8:	617b      	str	r3, [r7, #20]
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	dbf1      	blt.n	8002496 <_write+0x12>
  }
  return len;
 80024b2:	687b      	ldr	r3, [r7, #4]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3718      	adds	r7, #24
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <_close>:

int _close(int file)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024e4:	605a      	str	r2, [r3, #4]
  return 0;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <_isatty>:

int _isatty(int file)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024fc:	2301      	movs	r3, #1
}
 80024fe:	4618      	mov	r0, r3
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800250a:	b480      	push	{r7}
 800250c:	b085      	sub	sp, #20
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3714      	adds	r7, #20
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800252c:	4a14      	ldr	r2, [pc, #80]	@ (8002580 <_sbrk+0x5c>)
 800252e:	4b15      	ldr	r3, [pc, #84]	@ (8002584 <_sbrk+0x60>)
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002538:	4b13      	ldr	r3, [pc, #76]	@ (8002588 <_sbrk+0x64>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d102      	bne.n	8002546 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002540:	4b11      	ldr	r3, [pc, #68]	@ (8002588 <_sbrk+0x64>)
 8002542:	4a12      	ldr	r2, [pc, #72]	@ (800258c <_sbrk+0x68>)
 8002544:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002546:	4b10      	ldr	r3, [pc, #64]	@ (8002588 <_sbrk+0x64>)
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4413      	add	r3, r2
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	429a      	cmp	r2, r3
 8002552:	d207      	bcs.n	8002564 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002554:	f004 fe56 	bl	8007204 <__errno>
 8002558:	4603      	mov	r3, r0
 800255a:	220c      	movs	r2, #12
 800255c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800255e:	f04f 33ff 	mov.w	r3, #4294967295
 8002562:	e009      	b.n	8002578 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002564:	4b08      	ldr	r3, [pc, #32]	@ (8002588 <_sbrk+0x64>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800256a:	4b07      	ldr	r3, [pc, #28]	@ (8002588 <_sbrk+0x64>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	4a05      	ldr	r2, [pc, #20]	@ (8002588 <_sbrk+0x64>)
 8002574:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002576:	68fb      	ldr	r3, [r7, #12]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	20018000 	.word	0x20018000
 8002584:	00000400 	.word	0x00000400
 8002588:	200004e8 	.word	0x200004e8
 800258c:	20000640 	.word	0x20000640

08002590 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002594:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <SystemInit+0x20>)
 8002596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800259a:	4a05      	ldr	r2, [pc, #20]	@ (80025b0 <SystemInit+0x20>)
 800259c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80025b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025ec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025b8:	f7ff ffea 	bl	8002590 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025bc:	480c      	ldr	r0, [pc, #48]	@ (80025f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025be:	490d      	ldr	r1, [pc, #52]	@ (80025f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025c0:	4a0d      	ldr	r2, [pc, #52]	@ (80025f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025c4:	e002      	b.n	80025cc <LoopCopyDataInit>

080025c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ca:	3304      	adds	r3, #4

080025cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025d0:	d3f9      	bcc.n	80025c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025d2:	4a0a      	ldr	r2, [pc, #40]	@ (80025fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025d4:	4c0a      	ldr	r4, [pc, #40]	@ (8002600 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d8:	e001      	b.n	80025de <LoopFillZerobss>

080025da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025dc:	3204      	adds	r2, #4

080025de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025e0:	d3fb      	bcc.n	80025da <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80025e2:	f004 fe15 	bl	8007210 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025e6:	f7fe ffff 	bl	80015e8 <main>
  bx  lr    
 80025ea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80025ec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80025f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80025f8:	08009810 	.word	0x08009810
  ldr r2, =_sbss
 80025fc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002600:	2000063c 	.word	0x2000063c

08002604 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002604:	e7fe      	b.n	8002604 <DMA1_Stream0_IRQHandler>
	...

08002608 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800260c:	4b0e      	ldr	r3, [pc, #56]	@ (8002648 <HAL_Init+0x40>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a0d      	ldr	r2, [pc, #52]	@ (8002648 <HAL_Init+0x40>)
 8002612:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002616:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002618:	4b0b      	ldr	r3, [pc, #44]	@ (8002648 <HAL_Init+0x40>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a0a      	ldr	r2, [pc, #40]	@ (8002648 <HAL_Init+0x40>)
 800261e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002622:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002624:	4b08      	ldr	r3, [pc, #32]	@ (8002648 <HAL_Init+0x40>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a07      	ldr	r2, [pc, #28]	@ (8002648 <HAL_Init+0x40>)
 800262a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800262e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002630:	2003      	movs	r0, #3
 8002632:	f000 feb9 	bl	80033a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002636:	2000      	movs	r0, #0
 8002638:	f000 f808 	bl	800264c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800263c:	f7ff fc98 	bl	8001f70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40023c00 	.word	0x40023c00

0800264c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002654:	4b12      	ldr	r3, [pc, #72]	@ (80026a0 <HAL_InitTick+0x54>)
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4b12      	ldr	r3, [pc, #72]	@ (80026a4 <HAL_InitTick+0x58>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	4619      	mov	r1, r3
 800265e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002662:	fbb3 f3f1 	udiv	r3, r3, r1
 8002666:	fbb2 f3f3 	udiv	r3, r2, r3
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fed1 	bl	8003412 <HAL_SYSTICK_Config>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e00e      	b.n	8002698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b0f      	cmp	r3, #15
 800267e:	d80a      	bhi.n	8002696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002680:	2200      	movs	r2, #0
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	f04f 30ff 	mov.w	r0, #4294967295
 8002688:	f000 fe99 	bl	80033be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800268c:	4a06      	ldr	r2, [pc, #24]	@ (80026a8 <HAL_InitTick+0x5c>)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	e000      	b.n	8002698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
}
 8002698:	4618      	mov	r0, r3
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20000004 	.word	0x20000004
 80026a4:	2000000c 	.word	0x2000000c
 80026a8:	20000008 	.word	0x20000008

080026ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026b0:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <HAL_IncTick+0x20>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	461a      	mov	r2, r3
 80026b6:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <HAL_IncTick+0x24>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4413      	add	r3, r2
 80026bc:	4a04      	ldr	r2, [pc, #16]	@ (80026d0 <HAL_IncTick+0x24>)
 80026be:	6013      	str	r3, [r2, #0]
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	2000000c 	.word	0x2000000c
 80026d0:	200004ec 	.word	0x200004ec

080026d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return uwTick;
 80026d8:	4b03      	ldr	r3, [pc, #12]	@ (80026e8 <HAL_GetTick+0x14>)
 80026da:	681b      	ldr	r3, [r3, #0]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	200004ec 	.word	0x200004ec

080026ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026f4:	f7ff ffee 	bl	80026d4 <HAL_GetTick>
 80026f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002704:	d005      	beq.n	8002712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002706:	4b0a      	ldr	r3, [pc, #40]	@ (8002730 <HAL_Delay+0x44>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	461a      	mov	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4413      	add	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002712:	bf00      	nop
 8002714:	f7ff ffde 	bl	80026d4 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	429a      	cmp	r2, r3
 8002722:	d8f7      	bhi.n	8002714 <HAL_Delay+0x28>
  {
  }
}
 8002724:	bf00      	nop
 8002726:	bf00      	nop
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	2000000c 	.word	0x2000000c

08002734 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800273c:	2300      	movs	r3, #0
 800273e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e033      	b.n	80027b2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	2b00      	cmp	r3, #0
 8002750:	d109      	bne.n	8002766 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7ff fc34 	bl	8001fc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	f003 0310 	and.w	r3, r3, #16
 800276e:	2b00      	cmp	r3, #0
 8002770:	d118      	bne.n	80027a4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800277a:	f023 0302 	bic.w	r3, r3, #2
 800277e:	f043 0202 	orr.w	r2, r3, #2
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f000 fbb6 	bl	8002ef8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	f023 0303 	bic.w	r3, r3, #3
 800279a:	f043 0201 	orr.w	r2, r3, #1
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80027a2:	e001      	b.n	80027a8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b086      	sub	sp, #24
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	f003 0320 	and.w	r3, r3, #32
 80027e8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d049      	beq.n	8002884 <HAL_ADC_IRQHandler+0xca>
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d046      	beq.n	8002884 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f003 0310 	and.w	r3, r3, #16
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d12b      	bne.n	8002874 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002820:	2b00      	cmp	r3, #0
 8002822:	d127      	bne.n	8002874 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800282e:	2b00      	cmp	r3, #0
 8002830:	d006      	beq.n	8002840 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800283c:	2b00      	cmp	r3, #0
 800283e:	d119      	bne.n	8002874 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0220 	bic.w	r2, r2, #32
 800284e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d105      	bne.n	8002874 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286c:	f043 0201 	orr.w	r2, r3, #1
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7fe fc71 	bl	800115c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f06f 0212 	mvn.w	r2, #18
 8002882:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002892:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d057      	beq.n	800294a <HAL_ADC_IRQHandler+0x190>
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d054      	beq.n	800294a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d105      	bne.n	80028b8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d139      	bne.n	800293a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028cc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d006      	beq.n	80028e2 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d12b      	bne.n	800293a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d124      	bne.n	800293a <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d11d      	bne.n	800293a <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002902:	2b00      	cmp	r3, #0
 8002904:	d119      	bne.n	800293a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002914:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800292a:	2b00      	cmp	r3, #0
 800292c:	d105      	bne.n	800293a <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002932:	f043 0201 	orr.w	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 fc5a 	bl	80031f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f06f 020c 	mvn.w	r2, #12
 8002948:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002958:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d017      	beq.n	8002990 <HAL_ADC_IRQHandler+0x1d6>
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d014      	beq.n	8002990 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b01      	cmp	r3, #1
 8002972:	d10d      	bne.n	8002990 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 f983 	bl	8002c8c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f06f 0201 	mvn.w	r2, #1
 800298e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f003 0320 	and.w	r3, r3, #32
 8002996:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800299e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d015      	beq.n	80029d2 <HAL_ADC_IRQHandler+0x218>
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d012      	beq.n	80029d2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b0:	f043 0202 	orr.w	r2, r3, #2
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f06f 0220 	mvn.w	r2, #32
 80029c0:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f96c 	bl	8002ca0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f06f 0220 	mvn.w	r2, #32
 80029d0:	601a      	str	r2, [r3, #0]
  }
}
 80029d2:	bf00      	nop
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
	...

080029dc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d101      	bne.n	80029fe <HAL_ADC_Start_DMA+0x22>
 80029fa:	2302      	movs	r3, #2
 80029fc:	e0d0      	b.n	8002ba0 <HAL_ADC_Start_DMA+0x1c4>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d018      	beq.n	8002a46 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0201 	orr.w	r2, r2, #1
 8002a22:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a24:	4b60      	ldr	r3, [pc, #384]	@ (8002ba8 <HAL_ADC_Start_DMA+0x1cc>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a60      	ldr	r2, [pc, #384]	@ (8002bac <HAL_ADC_Start_DMA+0x1d0>)
 8002a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2e:	0c9a      	lsrs	r2, r3, #18
 8002a30:	4613      	mov	r3, r2
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	4413      	add	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002a38:	e002      	b.n	8002a40 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f9      	bne.n	8002a3a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a54:	d107      	bne.n	8002a66 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a64:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 0301 	and.w	r3, r3, #1
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	f040 8088 	bne.w	8002b86 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a7e:	f023 0301 	bic.w	r3, r3, #1
 8002a82:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d007      	beq.n	8002aa8 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002aa0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ab0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ab4:	d106      	bne.n	8002ac4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aba:	f023 0206 	bic.w	r2, r3, #6
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	645a      	str	r2, [r3, #68]	@ 0x44
 8002ac2:	e002      	b.n	8002aca <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ad2:	4b37      	ldr	r3, [pc, #220]	@ (8002bb0 <HAL_ADC_Start_DMA+0x1d4>)
 8002ad4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ada:	4a36      	ldr	r2, [pc, #216]	@ (8002bb4 <HAL_ADC_Start_DMA+0x1d8>)
 8002adc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae2:	4a35      	ldr	r2, [pc, #212]	@ (8002bb8 <HAL_ADC_Start_DMA+0x1dc>)
 8002ae4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aea:	4a34      	ldr	r2, [pc, #208]	@ (8002bbc <HAL_ADC_Start_DMA+0x1e0>)
 8002aec:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002af6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002b06:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b16:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	334c      	adds	r3, #76	@ 0x4c
 8002b22:	4619      	mov	r1, r3
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f000 fd2e 	bl	8003588 <HAL_DMA_Start_IT>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f003 031f 	and.w	r3, r3, #31
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10f      	bne.n	8002b5c <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d129      	bne.n	8002b9e <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b58:	609a      	str	r2, [r3, #8]
 8002b5a:	e020      	b.n	8002b9e <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a17      	ldr	r2, [pc, #92]	@ (8002bc0 <HAL_ADC_Start_DMA+0x1e4>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d11b      	bne.n	8002b9e <HAL_ADC_Start_DMA+0x1c2>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d114      	bne.n	8002b9e <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	e00b      	b.n	8002b9e <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8a:	f043 0210 	orr.w	r2, r3, #16
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b96:	f043 0201 	orr.w	r2, r3, #1
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002b9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3720      	adds	r7, #32
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000004 	.word	0x20000004
 8002bac:	431bde83 	.word	0x431bde83
 8002bb0:	40012300 	.word	0x40012300
 8002bb4:	080030f1 	.word	0x080030f1
 8002bb8:	080031ab 	.word	0x080031ab
 8002bbc:	080031c7 	.word	0x080031c7
 8002bc0:	40012000 	.word	0x40012000

08002bc4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <HAL_ADC_Stop_DMA+0x1a>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e048      	b.n	8002c70 <HAL_ADC_Stop_DMA+0xac>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 0201 	bic.w	r2, r2, #1
 8002bf4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d130      	bne.n	8002c66 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c12:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d10f      	bne.n	8002c42 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c26:	4618      	mov	r0, r3
 8002c28:	f000 fd06 	bl	8003638 <HAL_DMA_Abort>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d005      	beq.n	8002c42 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8002c50:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	f043 0201 	orr.w	r2, r3, #1
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d101      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x1c>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	e105      	b.n	8002edc <HAL_ADC_ConfigChannel+0x228>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2b09      	cmp	r3, #9
 8002cde:	d925      	bls.n	8002d2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68d9      	ldr	r1, [r3, #12]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	461a      	mov	r2, r3
 8002cee:	4613      	mov	r3, r2
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	4413      	add	r3, r2
 8002cf4:	3b1e      	subs	r3, #30
 8002cf6:	2207      	movs	r2, #7
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43da      	mvns	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	400a      	ands	r2, r1
 8002d04:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68d9      	ldr	r1, [r3, #12]
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	4618      	mov	r0, r3
 8002d18:	4603      	mov	r3, r0
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4403      	add	r3, r0
 8002d1e:	3b1e      	subs	r3, #30
 8002d20:	409a      	lsls	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	60da      	str	r2, [r3, #12]
 8002d2a:	e022      	b.n	8002d72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6919      	ldr	r1, [r3, #16]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	461a      	mov	r2, r3
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	4413      	add	r3, r2
 8002d40:	2207      	movs	r2, #7
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43da      	mvns	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	400a      	ands	r2, r1
 8002d4e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6919      	ldr	r1, [r3, #16]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	4618      	mov	r0, r3
 8002d62:	4603      	mov	r3, r0
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	4403      	add	r3, r0
 8002d68:	409a      	lsls	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b06      	cmp	r3, #6
 8002d78:	d824      	bhi.n	8002dc4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	4613      	mov	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4413      	add	r3, r2
 8002d8a:	3b05      	subs	r3, #5
 8002d8c:	221f      	movs	r2, #31
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43da      	mvns	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	400a      	ands	r2, r1
 8002d9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	4618      	mov	r0, r3
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	4413      	add	r3, r2
 8002db4:	3b05      	subs	r3, #5
 8002db6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dc2:	e04c      	b.n	8002e5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	2b0c      	cmp	r3, #12
 8002dca:	d824      	bhi.n	8002e16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685a      	ldr	r2, [r3, #4]
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	4413      	add	r3, r2
 8002ddc:	3b23      	subs	r3, #35	@ 0x23
 8002dde:	221f      	movs	r2, #31
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	43da      	mvns	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	400a      	ands	r2, r1
 8002dec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	4613      	mov	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	3b23      	subs	r3, #35	@ 0x23
 8002e08:	fa00 f203 	lsl.w	r2, r0, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e14:	e023      	b.n	8002e5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	4413      	add	r3, r2
 8002e26:	3b41      	subs	r3, #65	@ 0x41
 8002e28:	221f      	movs	r2, #31
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	43da      	mvns	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	400a      	ands	r2, r1
 8002e36:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	4618      	mov	r0, r3
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4413      	add	r3, r2
 8002e50:	3b41      	subs	r3, #65	@ 0x41
 8002e52:	fa00 f203 	lsl.w	r2, r0, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e5e:	4b22      	ldr	r3, [pc, #136]	@ (8002ee8 <HAL_ADC_ConfigChannel+0x234>)
 8002e60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a21      	ldr	r2, [pc, #132]	@ (8002eec <HAL_ADC_ConfigChannel+0x238>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d109      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x1cc>
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2b12      	cmp	r3, #18
 8002e72:	d105      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a19      	ldr	r2, [pc, #100]	@ (8002eec <HAL_ADC_ConfigChannel+0x238>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d123      	bne.n	8002ed2 <HAL_ADC_ConfigChannel+0x21e>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2b10      	cmp	r3, #16
 8002e90:	d003      	beq.n	8002e9a <HAL_ADC_ConfigChannel+0x1e6>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2b11      	cmp	r3, #17
 8002e98:	d11b      	bne.n	8002ed2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2b10      	cmp	r3, #16
 8002eac:	d111      	bne.n	8002ed2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eae:	4b10      	ldr	r3, [pc, #64]	@ (8002ef0 <HAL_ADC_ConfigChannel+0x23c>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a10      	ldr	r2, [pc, #64]	@ (8002ef4 <HAL_ADC_ConfigChannel+0x240>)
 8002eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb8:	0c9a      	lsrs	r2, r3, #18
 8002eba:	4613      	mov	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ec4:	e002      	b.n	8002ecc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f9      	bne.n	8002ec6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	40012300 	.word	0x40012300
 8002eec:	40012000 	.word	0x40012000
 8002ef0:	20000004 	.word	0x20000004
 8002ef4:	431bde83 	.word	0x431bde83

08002ef8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f00:	4b79      	ldr	r3, [pc, #484]	@ (80030e8 <ADC_Init+0x1f0>)
 8002f02:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	6859      	ldr	r1, [r3, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	021a      	lsls	r2, r3, #8
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6859      	ldr	r1, [r3, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6899      	ldr	r1, [r3, #8]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68da      	ldr	r2, [r3, #12]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8a:	4a58      	ldr	r2, [pc, #352]	@ (80030ec <ADC_Init+0x1f4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d022      	beq.n	8002fd6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689a      	ldr	r2, [r3, #8]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6899      	ldr	r1, [r3, #8]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6899      	ldr	r1, [r3, #8]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	e00f      	b.n	8002ff6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fe4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ff4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0202 	bic.w	r2, r2, #2
 8003004:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6899      	ldr	r1, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	7e1b      	ldrb	r3, [r3, #24]
 8003010:	005a      	lsls	r2, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d01b      	beq.n	800305c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685a      	ldr	r2, [r3, #4]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003032:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003042:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6859      	ldr	r1, [r3, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304e:	3b01      	subs	r3, #1
 8003050:	035a      	lsls	r2, r3, #13
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	e007      	b.n	800306c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800306a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800307a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	3b01      	subs	r3, #1
 8003088:	051a      	lsls	r2, r3, #20
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	430a      	orrs	r2, r1
 8003090:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	6899      	ldr	r1, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030ae:	025a      	lsls	r2, r3, #9
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6899      	ldr	r1, [r3, #8]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	029a      	lsls	r2, r3, #10
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	609a      	str	r2, [r3, #8]
}
 80030dc:	bf00      	nop
 80030de:	3714      	adds	r7, #20
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr
 80030e8:	40012300 	.word	0x40012300
 80030ec:	0f000001 	.word	0x0f000001

080030f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003106:	2b00      	cmp	r3, #0
 8003108:	d13c      	bne.n	8003184 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d12b      	bne.n	800317c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003128:	2b00      	cmp	r3, #0
 800312a:	d127      	bne.n	800317c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003132:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003136:	2b00      	cmp	r3, #0
 8003138:	d006      	beq.n	8003148 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003144:	2b00      	cmp	r3, #0
 8003146:	d119      	bne.n	800317c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0220 	bic.w	r2, r2, #32
 8003156:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003168:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d105      	bne.n	800317c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003174:	f043 0201 	orr.w	r2, r3, #1
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f7fd ffed 	bl	800115c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003182:	e00e      	b.n	80031a2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003188:	f003 0310 	and.w	r3, r3, #16
 800318c:	2b00      	cmp	r3, #0
 800318e:	d003      	beq.n	8003198 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7ff fd85 	bl	8002ca0 <HAL_ADC_ErrorCallback>
}
 8003196:	e004      	b.n	80031a2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800319c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	4798      	blx	r3
}
 80031a2:	bf00      	nop
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b084      	sub	sp, #16
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f7ff fd5d 	bl	8002c78 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031be:	bf00      	nop
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b084      	sub	sp, #16
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2240      	movs	r2, #64	@ 0x40
 80031d8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031de:	f043 0204 	orr.w	r2, r3, #4
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f7ff fd5a 	bl	8002ca0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031ec:	bf00      	nop
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003218:	4b0c      	ldr	r3, [pc, #48]	@ (800324c <__NVIC_SetPriorityGrouping+0x44>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800321e:	68ba      	ldr	r2, [r7, #8]
 8003220:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003224:	4013      	ands	r3, r2
 8003226:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003230:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003234:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003238:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800323a:	4a04      	ldr	r2, [pc, #16]	@ (800324c <__NVIC_SetPriorityGrouping+0x44>)
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	60d3      	str	r3, [r2, #12]
}
 8003240:	bf00      	nop
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003254:	4b04      	ldr	r3, [pc, #16]	@ (8003268 <__NVIC_GetPriorityGrouping+0x18>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	0a1b      	lsrs	r3, r3, #8
 800325a:	f003 0307 	and.w	r3, r3, #7
}
 800325e:	4618      	mov	r0, r3
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	2b00      	cmp	r3, #0
 800327c:	db0b      	blt.n	8003296 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800327e:	79fb      	ldrb	r3, [r7, #7]
 8003280:	f003 021f 	and.w	r2, r3, #31
 8003284:	4907      	ldr	r1, [pc, #28]	@ (80032a4 <__NVIC_EnableIRQ+0x38>)
 8003286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328a:	095b      	lsrs	r3, r3, #5
 800328c:	2001      	movs	r0, #1
 800328e:	fa00 f202 	lsl.w	r2, r0, r2
 8003292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	e000e100 	.word	0xe000e100

080032a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	6039      	str	r1, [r7, #0]
 80032b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	db0a      	blt.n	80032d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	490c      	ldr	r1, [pc, #48]	@ (80032f4 <__NVIC_SetPriority+0x4c>)
 80032c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c6:	0112      	lsls	r2, r2, #4
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	440b      	add	r3, r1
 80032cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d0:	e00a      	b.n	80032e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	4908      	ldr	r1, [pc, #32]	@ (80032f8 <__NVIC_SetPriority+0x50>)
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	3b04      	subs	r3, #4
 80032e0:	0112      	lsls	r2, r2, #4
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	440b      	add	r3, r1
 80032e6:	761a      	strb	r2, [r3, #24]
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	e000e100 	.word	0xe000e100
 80032f8:	e000ed00 	.word	0xe000ed00

080032fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b089      	sub	sp, #36	@ 0x24
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f1c3 0307 	rsb	r3, r3, #7
 8003316:	2b04      	cmp	r3, #4
 8003318:	bf28      	it	cs
 800331a:	2304      	movcs	r3, #4
 800331c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	3304      	adds	r3, #4
 8003322:	2b06      	cmp	r3, #6
 8003324:	d902      	bls.n	800332c <NVIC_EncodePriority+0x30>
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3b03      	subs	r3, #3
 800332a:	e000      	b.n	800332e <NVIC_EncodePriority+0x32>
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003330:	f04f 32ff 	mov.w	r2, #4294967295
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43da      	mvns	r2, r3
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	401a      	ands	r2, r3
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003344:	f04f 31ff 	mov.w	r1, #4294967295
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	fa01 f303 	lsl.w	r3, r1, r3
 800334e:	43d9      	mvns	r1, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003354:	4313      	orrs	r3, r2
         );
}
 8003356:	4618      	mov	r0, r3
 8003358:	3724      	adds	r7, #36	@ 0x24
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
	...

08003364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3b01      	subs	r3, #1
 8003370:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003374:	d301      	bcc.n	800337a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003376:	2301      	movs	r3, #1
 8003378:	e00f      	b.n	800339a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800337a:	4a0a      	ldr	r2, [pc, #40]	@ (80033a4 <SysTick_Config+0x40>)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3b01      	subs	r3, #1
 8003380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003382:	210f      	movs	r1, #15
 8003384:	f04f 30ff 	mov.w	r0, #4294967295
 8003388:	f7ff ff8e 	bl	80032a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800338c:	4b05      	ldr	r3, [pc, #20]	@ (80033a4 <SysTick_Config+0x40>)
 800338e:	2200      	movs	r2, #0
 8003390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003392:	4b04      	ldr	r3, [pc, #16]	@ (80033a4 <SysTick_Config+0x40>)
 8003394:	2207      	movs	r2, #7
 8003396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	e000e010 	.word	0xe000e010

080033a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f7ff ff29 	bl	8003208 <__NVIC_SetPriorityGrouping>
}
 80033b6:	bf00      	nop
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033be:	b580      	push	{r7, lr}
 80033c0:	b086      	sub	sp, #24
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	4603      	mov	r3, r0
 80033c6:	60b9      	str	r1, [r7, #8]
 80033c8:	607a      	str	r2, [r7, #4]
 80033ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033cc:	2300      	movs	r3, #0
 80033ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033d0:	f7ff ff3e 	bl	8003250 <__NVIC_GetPriorityGrouping>
 80033d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	68b9      	ldr	r1, [r7, #8]
 80033da:	6978      	ldr	r0, [r7, #20]
 80033dc:	f7ff ff8e 	bl	80032fc <NVIC_EncodePriority>
 80033e0:	4602      	mov	r2, r0
 80033e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e6:	4611      	mov	r1, r2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff ff5d 	bl	80032a8 <__NVIC_SetPriority>
}
 80033ee:	bf00      	nop
 80033f0:	3718      	adds	r7, #24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b082      	sub	sp, #8
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	4603      	mov	r3, r0
 80033fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff ff31 	bl	800326c <__NVIC_EnableIRQ>
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b082      	sub	sp, #8
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f7ff ffa2 	bl	8003364 <SysTick_Config>
 8003420:	4603      	mov	r3, r0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
	...

0800342c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003434:	2300      	movs	r3, #0
 8003436:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003438:	f7ff f94c 	bl	80026d4 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e099      	b.n	800357c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2202      	movs	r2, #2
 800344c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0201 	bic.w	r2, r2, #1
 8003466:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003468:	e00f      	b.n	800348a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800346a:	f7ff f933 	bl	80026d4 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b05      	cmp	r3, #5
 8003476:	d908      	bls.n	800348a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2220      	movs	r2, #32
 800347c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2203      	movs	r2, #3
 8003482:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e078      	b.n	800357c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1e8      	bne.n	800346a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	4b38      	ldr	r3, [pc, #224]	@ (8003584 <HAL_DMA_Init+0x158>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d107      	bne.n	80034f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ec:	4313      	orrs	r3, r2
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f023 0307 	bic.w	r3, r3, #7
 800350a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	4313      	orrs	r3, r2
 8003514:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351a:	2b04      	cmp	r3, #4
 800351c:	d117      	bne.n	800354e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	4313      	orrs	r3, r2
 8003526:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352c:	2b00      	cmp	r3, #0
 800352e:	d00e      	beq.n	800354e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 fadf 	bl	8003af4 <DMA_CheckFifoParam>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2240      	movs	r2, #64	@ 0x40
 8003540:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800354a:	2301      	movs	r3, #1
 800354c:	e016      	b.n	800357c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 fa96 	bl	8003a88 <DMA_CalcBaseAndBitshift>
 800355c:	4603      	mov	r3, r0
 800355e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003564:	223f      	movs	r2, #63	@ 0x3f
 8003566:	409a      	lsls	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	f010803f 	.word	0xf010803f

08003588 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
 8003594:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003596:	2300      	movs	r3, #0
 8003598:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_DMA_Start_IT+0x26>
 80035aa:	2302      	movs	r3, #2
 80035ac:	e040      	b.n	8003630 <HAL_DMA_Start_IT+0xa8>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d12f      	bne.n	8003622 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2202      	movs	r2, #2
 80035c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	68b9      	ldr	r1, [r7, #8]
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 fa28 	bl	8003a2c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e0:	223f      	movs	r2, #63	@ 0x3f
 80035e2:	409a      	lsls	r2, r3
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0216 	orr.w	r2, r2, #22
 80035f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d007      	beq.n	8003610 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0208 	orr.w	r2, r2, #8
 800360e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	e005      	b.n	800362e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800362a:	2302      	movs	r3, #2
 800362c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800362e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3718      	adds	r7, #24
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003644:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003646:	f7ff f845 	bl	80026d4 <HAL_GetTick>
 800364a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d008      	beq.n	800366a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2280      	movs	r2, #128	@ 0x80
 800365c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e052      	b.n	8003710 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0216 	bic.w	r2, r2, #22
 8003678:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695a      	ldr	r2, [r3, #20]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003688:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	2b00      	cmp	r3, #0
 8003690:	d103      	bne.n	800369a <HAL_DMA_Abort+0x62>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003696:	2b00      	cmp	r3, #0
 8003698:	d007      	beq.n	80036aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f022 0208 	bic.w	r2, r2, #8
 80036a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 0201 	bic.w	r2, r2, #1
 80036b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036ba:	e013      	b.n	80036e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036bc:	f7ff f80a 	bl	80026d4 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b05      	cmp	r3, #5
 80036c8:	d90c      	bls.n	80036e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2220      	movs	r2, #32
 80036ce:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2203      	movs	r2, #3
 80036d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e015      	b.n	8003710 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1e4      	bne.n	80036bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f6:	223f      	movs	r2, #63	@ 0x3f
 80036f8:	409a      	lsls	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003724:	4b8e      	ldr	r3, [pc, #568]	@ (8003960 <HAL_DMA_IRQHandler+0x248>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a8e      	ldr	r2, [pc, #568]	@ (8003964 <HAL_DMA_IRQHandler+0x24c>)
 800372a:	fba2 2303 	umull	r2, r3, r2, r3
 800372e:	0a9b      	lsrs	r3, r3, #10
 8003730:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003736:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003742:	2208      	movs	r2, #8
 8003744:	409a      	lsls	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	4013      	ands	r3, r2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d01a      	beq.n	8003784 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0304 	and.w	r3, r3, #4
 8003758:	2b00      	cmp	r3, #0
 800375a:	d013      	beq.n	8003784 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 0204 	bic.w	r2, r2, #4
 800376a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003770:	2208      	movs	r2, #8
 8003772:	409a      	lsls	r2, r3
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377c:	f043 0201 	orr.w	r2, r3, #1
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003788:	2201      	movs	r2, #1
 800378a:	409a      	lsls	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	4013      	ands	r3, r2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d012      	beq.n	80037ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00b      	beq.n	80037ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a6:	2201      	movs	r2, #1
 80037a8:	409a      	lsls	r2, r3
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b2:	f043 0202 	orr.w	r2, r3, #2
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037be:	2204      	movs	r2, #4
 80037c0:	409a      	lsls	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4013      	ands	r3, r2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d012      	beq.n	80037f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00b      	beq.n	80037f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037dc:	2204      	movs	r2, #4
 80037de:	409a      	lsls	r2, r3
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e8:	f043 0204 	orr.w	r2, r3, #4
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f4:	2210      	movs	r2, #16
 80037f6:	409a      	lsls	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d043      	beq.n	8003888 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	2b00      	cmp	r3, #0
 800380c:	d03c      	beq.n	8003888 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003812:	2210      	movs	r2, #16
 8003814:	409a      	lsls	r2, r3
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d018      	beq.n	800385a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d108      	bne.n	8003848 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383a:	2b00      	cmp	r3, #0
 800383c:	d024      	beq.n	8003888 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	4798      	blx	r3
 8003846:	e01f      	b.n	8003888 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384c:	2b00      	cmp	r3, #0
 800384e:	d01b      	beq.n	8003888 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	4798      	blx	r3
 8003858:	e016      	b.n	8003888 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003864:	2b00      	cmp	r3, #0
 8003866:	d107      	bne.n	8003878 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 0208 	bic.w	r2, r2, #8
 8003876:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387c:	2b00      	cmp	r3, #0
 800387e:	d003      	beq.n	8003888 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800388c:	2220      	movs	r2, #32
 800388e:	409a      	lsls	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4013      	ands	r3, r2
 8003894:	2b00      	cmp	r3, #0
 8003896:	f000 808f 	beq.w	80039b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0310 	and.w	r3, r3, #16
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	f000 8087 	beq.w	80039b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ae:	2220      	movs	r2, #32
 80038b0:	409a      	lsls	r2, r3
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b05      	cmp	r3, #5
 80038c0:	d136      	bne.n	8003930 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0216 	bic.w	r2, r2, #22
 80038d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	695a      	ldr	r2, [r3, #20]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d103      	bne.n	80038f2 <HAL_DMA_IRQHandler+0x1da>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d007      	beq.n	8003902 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0208 	bic.w	r2, r2, #8
 8003900:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003906:	223f      	movs	r2, #63	@ 0x3f
 8003908:	409a      	lsls	r2, r3
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003922:	2b00      	cmp	r3, #0
 8003924:	d07e      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	4798      	blx	r3
        }
        return;
 800392e:	e079      	b.n	8003a24 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d01d      	beq.n	800397a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10d      	bne.n	8003968 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003950:	2b00      	cmp	r3, #0
 8003952:	d031      	beq.n	80039b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	4798      	blx	r3
 800395c:	e02c      	b.n	80039b8 <HAL_DMA_IRQHandler+0x2a0>
 800395e:	bf00      	nop
 8003960:	20000004 	.word	0x20000004
 8003964:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800396c:	2b00      	cmp	r3, #0
 800396e:	d023      	beq.n	80039b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	4798      	blx	r3
 8003978:	e01e      	b.n	80039b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003984:	2b00      	cmp	r3, #0
 8003986:	d10f      	bne.n	80039a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0210 	bic.w	r2, r2, #16
 8003996:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d003      	beq.n	80039b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d032      	beq.n	8003a26 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d022      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2205      	movs	r2, #5
 80039d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0201 	bic.w	r2, r2, #1
 80039e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	3301      	adds	r3, #1
 80039e8:	60bb      	str	r3, [r7, #8]
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d307      	bcc.n	8003a00 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1f2      	bne.n	80039e4 <HAL_DMA_IRQHandler+0x2cc>
 80039fe:	e000      	b.n	8003a02 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a00:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d005      	beq.n	8003a26 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	4798      	blx	r3
 8003a22:	e000      	b.n	8003a26 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a24:	bf00      	nop
    }
  }
}
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
 8003a38:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	2b40      	cmp	r3, #64	@ 0x40
 8003a58:	d108      	bne.n	8003a6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	68ba      	ldr	r2, [r7, #8]
 8003a68:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a6a:	e007      	b.n	8003a7c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	60da      	str	r2, [r3, #12]
}
 8003a7c:	bf00      	nop
 8003a7e:	3714      	adds	r7, #20
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	3b10      	subs	r3, #16
 8003a98:	4a14      	ldr	r2, [pc, #80]	@ (8003aec <DMA_CalcBaseAndBitshift+0x64>)
 8003a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9e:	091b      	lsrs	r3, r3, #4
 8003aa0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003aa2:	4a13      	ldr	r2, [pc, #76]	@ (8003af0 <DMA_CalcBaseAndBitshift+0x68>)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2b03      	cmp	r3, #3
 8003ab4:	d909      	bls.n	8003aca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003abe:	f023 0303 	bic.w	r3, r3, #3
 8003ac2:	1d1a      	adds	r2, r3, #4
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ac8:	e007      	b.n	8003ada <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ad2:	f023 0303 	bic.w	r3, r3, #3
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3714      	adds	r7, #20
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	aaaaaaab 	.word	0xaaaaaaab
 8003af0:	08009470 	.word	0x08009470

08003af4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003afc:	2300      	movs	r3, #0
 8003afe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d11f      	bne.n	8003b4e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	2b03      	cmp	r3, #3
 8003b12:	d856      	bhi.n	8003bc2 <DMA_CheckFifoParam+0xce>
 8003b14:	a201      	add	r2, pc, #4	@ (adr r2, 8003b1c <DMA_CheckFifoParam+0x28>)
 8003b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1a:	bf00      	nop
 8003b1c:	08003b2d 	.word	0x08003b2d
 8003b20:	08003b3f 	.word	0x08003b3f
 8003b24:	08003b2d 	.word	0x08003b2d
 8003b28:	08003bc3 	.word	0x08003bc3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d046      	beq.n	8003bc6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b3c:	e043      	b.n	8003bc6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b42:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b46:	d140      	bne.n	8003bca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b4c:	e03d      	b.n	8003bca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b56:	d121      	bne.n	8003b9c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d837      	bhi.n	8003bce <DMA_CheckFifoParam+0xda>
 8003b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b64 <DMA_CheckFifoParam+0x70>)
 8003b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b64:	08003b75 	.word	0x08003b75
 8003b68:	08003b7b 	.word	0x08003b7b
 8003b6c:	08003b75 	.word	0x08003b75
 8003b70:	08003b8d 	.word	0x08003b8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	73fb      	strb	r3, [r7, #15]
      break;
 8003b78:	e030      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d025      	beq.n	8003bd2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b8a:	e022      	b.n	8003bd2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b90:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b94:	d11f      	bne.n	8003bd6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b9a:	e01c      	b.n	8003bd6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d903      	bls.n	8003baa <DMA_CheckFifoParam+0xb6>
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b03      	cmp	r3, #3
 8003ba6:	d003      	beq.n	8003bb0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ba8:	e018      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	73fb      	strb	r3, [r7, #15]
      break;
 8003bae:	e015      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00e      	beq.n	8003bda <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc0:	e00b      	b.n	8003bda <DMA_CheckFifoParam+0xe6>
      break;
 8003bc2:	bf00      	nop
 8003bc4:	e00a      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bc6:	bf00      	nop
 8003bc8:	e008      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bca:	bf00      	nop
 8003bcc:	e006      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bce:	bf00      	nop
 8003bd0:	e004      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bd2:	bf00      	nop
 8003bd4:	e002      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;   
 8003bd6:	bf00      	nop
 8003bd8:	e000      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bda:	bf00      	nop
    }
  } 
  
  return status; 
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3714      	adds	r7, #20
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop

08003bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b089      	sub	sp, #36	@ 0x24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c02:	2300      	movs	r3, #0
 8003c04:	61fb      	str	r3, [r7, #28]
 8003c06:	e159      	b.n	8003ebc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c08:	2201      	movs	r2, #1
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	f040 8148 	bne.w	8003eb6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f003 0303 	and.w	r3, r3, #3
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d005      	beq.n	8003c3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d130      	bne.n	8003ca0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	2203      	movs	r2, #3
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4013      	ands	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	68da      	ldr	r2, [r3, #12]
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c74:	2201      	movs	r2, #1
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	4013      	ands	r3, r2
 8003c82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	091b      	lsrs	r3, r3, #4
 8003c8a:	f003 0201 	and.w	r2, r3, #1
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f003 0303 	and.w	r3, r3, #3
 8003ca8:	2b03      	cmp	r3, #3
 8003caa:	d017      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	2203      	movs	r2, #3
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	69ba      	ldr	r2, [r7, #24]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69ba      	ldr	r2, [r7, #24]
 8003cda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d123      	bne.n	8003d30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	08da      	lsrs	r2, r3, #3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	3208      	adds	r2, #8
 8003cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	f003 0307 	and.w	r3, r3, #7
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	220f      	movs	r2, #15
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	43db      	mvns	r3, r3
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	691a      	ldr	r2, [r3, #16]
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	08da      	lsrs	r2, r3, #3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3208      	adds	r2, #8
 8003d2a:	69b9      	ldr	r1, [r7, #24]
 8003d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	005b      	lsls	r3, r3, #1
 8003d3a:	2203      	movs	r2, #3
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	43db      	mvns	r3, r3
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4013      	ands	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 0203 	and.w	r2, r3, #3
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	005b      	lsls	r3, r3, #1
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 80a2 	beq.w	8003eb6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d72:	2300      	movs	r3, #0
 8003d74:	60fb      	str	r3, [r7, #12]
 8003d76:	4b57      	ldr	r3, [pc, #348]	@ (8003ed4 <HAL_GPIO_Init+0x2e8>)
 8003d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7a:	4a56      	ldr	r2, [pc, #344]	@ (8003ed4 <HAL_GPIO_Init+0x2e8>)
 8003d7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d80:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d82:	4b54      	ldr	r3, [pc, #336]	@ (8003ed4 <HAL_GPIO_Init+0x2e8>)
 8003d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d8a:	60fb      	str	r3, [r7, #12]
 8003d8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d8e:	4a52      	ldr	r2, [pc, #328]	@ (8003ed8 <HAL_GPIO_Init+0x2ec>)
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	089b      	lsrs	r3, r3, #2
 8003d94:	3302      	adds	r3, #2
 8003d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	f003 0303 	and.w	r3, r3, #3
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	220f      	movs	r2, #15
 8003da6:	fa02 f303 	lsl.w	r3, r2, r3
 8003daa:	43db      	mvns	r3, r3
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	4013      	ands	r3, r2
 8003db0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a49      	ldr	r2, [pc, #292]	@ (8003edc <HAL_GPIO_Init+0x2f0>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d019      	beq.n	8003dee <HAL_GPIO_Init+0x202>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a48      	ldr	r2, [pc, #288]	@ (8003ee0 <HAL_GPIO_Init+0x2f4>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d013      	beq.n	8003dea <HAL_GPIO_Init+0x1fe>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a47      	ldr	r2, [pc, #284]	@ (8003ee4 <HAL_GPIO_Init+0x2f8>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00d      	beq.n	8003de6 <HAL_GPIO_Init+0x1fa>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a46      	ldr	r2, [pc, #280]	@ (8003ee8 <HAL_GPIO_Init+0x2fc>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d007      	beq.n	8003de2 <HAL_GPIO_Init+0x1f6>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a45      	ldr	r2, [pc, #276]	@ (8003eec <HAL_GPIO_Init+0x300>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d101      	bne.n	8003dde <HAL_GPIO_Init+0x1f2>
 8003dda:	2304      	movs	r3, #4
 8003ddc:	e008      	b.n	8003df0 <HAL_GPIO_Init+0x204>
 8003dde:	2307      	movs	r3, #7
 8003de0:	e006      	b.n	8003df0 <HAL_GPIO_Init+0x204>
 8003de2:	2303      	movs	r3, #3
 8003de4:	e004      	b.n	8003df0 <HAL_GPIO_Init+0x204>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e002      	b.n	8003df0 <HAL_GPIO_Init+0x204>
 8003dea:	2301      	movs	r3, #1
 8003dec:	e000      	b.n	8003df0 <HAL_GPIO_Init+0x204>
 8003dee:	2300      	movs	r3, #0
 8003df0:	69fa      	ldr	r2, [r7, #28]
 8003df2:	f002 0203 	and.w	r2, r2, #3
 8003df6:	0092      	lsls	r2, r2, #2
 8003df8:	4093      	lsls	r3, r2
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e00:	4935      	ldr	r1, [pc, #212]	@ (8003ed8 <HAL_GPIO_Init+0x2ec>)
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	089b      	lsrs	r3, r3, #2
 8003e06:	3302      	adds	r3, #2
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e0e:	4b38      	ldr	r3, [pc, #224]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	43db      	mvns	r3, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e32:	4a2f      	ldr	r2, [pc, #188]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e38:	4b2d      	ldr	r3, [pc, #180]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	43db      	mvns	r3, r3
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	4013      	ands	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e5c:	4a24      	ldr	r2, [pc, #144]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e62:	4b23      	ldr	r3, [pc, #140]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e86:	4a1a      	ldr	r2, [pc, #104]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e8c:	4b18      	ldr	r3, [pc, #96]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	43db      	mvns	r3, r3
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	61fb      	str	r3, [r7, #28]
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	2b0f      	cmp	r3, #15
 8003ec0:	f67f aea2 	bls.w	8003c08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ec4:	bf00      	nop
 8003ec6:	bf00      	nop
 8003ec8:	3724      	adds	r7, #36	@ 0x24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	40013800 	.word	0x40013800
 8003edc:	40020000 	.word	0x40020000
 8003ee0:	40020400 	.word	0x40020400
 8003ee4:	40020800 	.word	0x40020800
 8003ee8:	40020c00 	.word	0x40020c00
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40013c00 	.word	0x40013c00

08003ef4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	460b      	mov	r3, r1
 8003efe:	807b      	strh	r3, [r7, #2]
 8003f00:	4613      	mov	r3, r2
 8003f02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f04:	787b      	ldrb	r3, [r7, #1]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d003      	beq.n	8003f12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f0a:	887a      	ldrh	r2, [r7, #2]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f10:	e003      	b.n	8003f1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f12:	887b      	ldrh	r3, [r7, #2]
 8003f14:	041a      	lsls	r2, r3, #16
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	619a      	str	r2, [r3, #24]
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b085      	sub	sp, #20
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
 8003f2e:	460b      	mov	r3, r1
 8003f30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f38:	887a      	ldrh	r2, [r7, #2]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	041a      	lsls	r2, r3, #16
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	43d9      	mvns	r1, r3
 8003f44:	887b      	ldrh	r3, [r7, #2]
 8003f46:	400b      	ands	r3, r1
 8003f48:	431a      	orrs	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	619a      	str	r2, [r3, #24]
}
 8003f4e:	bf00      	nop
 8003f50:	3714      	adds	r7, #20
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
	...

08003f5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f66:	4b08      	ldr	r3, [pc, #32]	@ (8003f88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f68:	695a      	ldr	r2, [r3, #20]
 8003f6a:	88fb      	ldrh	r3, [r7, #6]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d006      	beq.n	8003f80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f72:	4a05      	ldr	r2, [pc, #20]	@ (8003f88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f74:	88fb      	ldrh	r3, [r7, #6]
 8003f76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f78:	88fb      	ldrh	r3, [r7, #6]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7fd f8c4 	bl	8001108 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f80:	bf00      	nop
 8003f82:	3708      	adds	r7, #8
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	40013c00 	.word	0x40013c00

08003f8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b086      	sub	sp, #24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e267      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d075      	beq.n	8004096 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003faa:	4b88      	ldr	r3, [pc, #544]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 030c 	and.w	r3, r3, #12
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d00c      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fb6:	4b85      	ldr	r3, [pc, #532]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003fbe:	2b08      	cmp	r3, #8
 8003fc0:	d112      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fc2:	4b82      	ldr	r3, [pc, #520]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fce:	d10b      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd0:	4b7e      	ldr	r3, [pc, #504]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d05b      	beq.n	8004094 <HAL_RCC_OscConfig+0x108>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d157      	bne.n	8004094 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e242      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ff0:	d106      	bne.n	8004000 <HAL_RCC_OscConfig+0x74>
 8003ff2:	4b76      	ldr	r3, [pc, #472]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a75      	ldr	r2, [pc, #468]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	e01d      	b.n	800403c <HAL_RCC_OscConfig+0xb0>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004008:	d10c      	bne.n	8004024 <HAL_RCC_OscConfig+0x98>
 800400a:	4b70      	ldr	r3, [pc, #448]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a6f      	ldr	r2, [pc, #444]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	4b6d      	ldr	r3, [pc, #436]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a6c      	ldr	r2, [pc, #432]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800401c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004020:	6013      	str	r3, [r2, #0]
 8004022:	e00b      	b.n	800403c <HAL_RCC_OscConfig+0xb0>
 8004024:	4b69      	ldr	r3, [pc, #420]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a68      	ldr	r2, [pc, #416]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800402a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800402e:	6013      	str	r3, [r2, #0]
 8004030:	4b66      	ldr	r3, [pc, #408]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a65      	ldr	r2, [pc, #404]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800403a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d013      	beq.n	800406c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004044:	f7fe fb46 	bl	80026d4 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800404a:	e008      	b.n	800405e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800404c:	f7fe fb42 	bl	80026d4 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	2b64      	cmp	r3, #100	@ 0x64
 8004058:	d901      	bls.n	800405e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e207      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800405e:	4b5b      	ldr	r3, [pc, #364]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d0f0      	beq.n	800404c <HAL_RCC_OscConfig+0xc0>
 800406a:	e014      	b.n	8004096 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800406c:	f7fe fb32 	bl	80026d4 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004074:	f7fe fb2e 	bl	80026d4 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b64      	cmp	r3, #100	@ 0x64
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e1f3      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004086:	4b51      	ldr	r3, [pc, #324]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1f0      	bne.n	8004074 <HAL_RCC_OscConfig+0xe8>
 8004092:	e000      	b.n	8004096 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004094:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d063      	beq.n	800416a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80040a2:	4b4a      	ldr	r3, [pc, #296]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f003 030c 	and.w	r3, r3, #12
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00b      	beq.n	80040c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040ae:	4b47      	ldr	r3, [pc, #284]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80040b6:	2b08      	cmp	r3, #8
 80040b8:	d11c      	bne.n	80040f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040ba:	4b44      	ldr	r3, [pc, #272]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d116      	bne.n	80040f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040c6:	4b41      	ldr	r3, [pc, #260]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d005      	beq.n	80040de <HAL_RCC_OscConfig+0x152>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d001      	beq.n	80040de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e1c7      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040de:	4b3b      	ldr	r3, [pc, #236]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	4937      	ldr	r1, [pc, #220]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040f2:	e03a      	b.n	800416a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d020      	beq.n	800413e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040fc:	4b34      	ldr	r3, [pc, #208]	@ (80041d0 <HAL_RCC_OscConfig+0x244>)
 80040fe:	2201      	movs	r2, #1
 8004100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004102:	f7fe fae7 	bl	80026d4 <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800410a:	f7fe fae3 	bl	80026d4 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e1a8      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800411c:	4b2b      	ldr	r3, [pc, #172]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0f0      	beq.n	800410a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004128:	4b28      	ldr	r3, [pc, #160]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	4925      	ldr	r1, [pc, #148]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004138:	4313      	orrs	r3, r2
 800413a:	600b      	str	r3, [r1, #0]
 800413c:	e015      	b.n	800416a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800413e:	4b24      	ldr	r3, [pc, #144]	@ (80041d0 <HAL_RCC_OscConfig+0x244>)
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fe fac6 	bl	80026d4 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800414c:	f7fe fac2 	bl	80026d4 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e187      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800415e:	4b1b      	ldr	r3, [pc, #108]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1f0      	bne.n	800414c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0308 	and.w	r3, r3, #8
 8004172:	2b00      	cmp	r3, #0
 8004174:	d036      	beq.n	80041e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d016      	beq.n	80041ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800417e:	4b15      	ldr	r3, [pc, #84]	@ (80041d4 <HAL_RCC_OscConfig+0x248>)
 8004180:	2201      	movs	r2, #1
 8004182:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004184:	f7fe faa6 	bl	80026d4 <HAL_GetTick>
 8004188:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800418a:	e008      	b.n	800419e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800418c:	f7fe faa2 	bl	80026d4 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b02      	cmp	r3, #2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e167      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800419e:	4b0b      	ldr	r3, [pc, #44]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80041a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0f0      	beq.n	800418c <HAL_RCC_OscConfig+0x200>
 80041aa:	e01b      	b.n	80041e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041ac:	4b09      	ldr	r3, [pc, #36]	@ (80041d4 <HAL_RCC_OscConfig+0x248>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041b2:	f7fe fa8f 	bl	80026d4 <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b8:	e00e      	b.n	80041d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ba:	f7fe fa8b 	bl	80026d4 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d907      	bls.n	80041d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e150      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
 80041cc:	40023800 	.word	0x40023800
 80041d0:	42470000 	.word	0x42470000
 80041d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041d8:	4b88      	ldr	r3, [pc, #544]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80041da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1ea      	bne.n	80041ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 8097 	beq.w	8004320 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041f2:	2300      	movs	r3, #0
 80041f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041f6:	4b81      	ldr	r3, [pc, #516]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10f      	bne.n	8004222 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004202:	2300      	movs	r3, #0
 8004204:	60bb      	str	r3, [r7, #8]
 8004206:	4b7d      	ldr	r3, [pc, #500]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420a:	4a7c      	ldr	r2, [pc, #496]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800420c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004210:	6413      	str	r3, [r2, #64]	@ 0x40
 8004212:	4b7a      	ldr	r3, [pc, #488]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800421a:	60bb      	str	r3, [r7, #8]
 800421c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800421e:	2301      	movs	r3, #1
 8004220:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004222:	4b77      	ldr	r3, [pc, #476]	@ (8004400 <HAL_RCC_OscConfig+0x474>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422a:	2b00      	cmp	r3, #0
 800422c:	d118      	bne.n	8004260 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800422e:	4b74      	ldr	r3, [pc, #464]	@ (8004400 <HAL_RCC_OscConfig+0x474>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a73      	ldr	r2, [pc, #460]	@ (8004400 <HAL_RCC_OscConfig+0x474>)
 8004234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004238:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800423a:	f7fe fa4b 	bl	80026d4 <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004240:	e008      	b.n	8004254 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004242:	f7fe fa47 	bl	80026d4 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d901      	bls.n	8004254 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e10c      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004254:	4b6a      	ldr	r3, [pc, #424]	@ (8004400 <HAL_RCC_OscConfig+0x474>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0f0      	beq.n	8004242 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d106      	bne.n	8004276 <HAL_RCC_OscConfig+0x2ea>
 8004268:	4b64      	ldr	r3, [pc, #400]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800426a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426c:	4a63      	ldr	r2, [pc, #396]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800426e:	f043 0301 	orr.w	r3, r3, #1
 8004272:	6713      	str	r3, [r2, #112]	@ 0x70
 8004274:	e01c      	b.n	80042b0 <HAL_RCC_OscConfig+0x324>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	2b05      	cmp	r3, #5
 800427c:	d10c      	bne.n	8004298 <HAL_RCC_OscConfig+0x30c>
 800427e:	4b5f      	ldr	r3, [pc, #380]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004282:	4a5e      	ldr	r2, [pc, #376]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004284:	f043 0304 	orr.w	r3, r3, #4
 8004288:	6713      	str	r3, [r2, #112]	@ 0x70
 800428a:	4b5c      	ldr	r3, [pc, #368]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800428c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800428e:	4a5b      	ldr	r2, [pc, #364]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004290:	f043 0301 	orr.w	r3, r3, #1
 8004294:	6713      	str	r3, [r2, #112]	@ 0x70
 8004296:	e00b      	b.n	80042b0 <HAL_RCC_OscConfig+0x324>
 8004298:	4b58      	ldr	r3, [pc, #352]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800429a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800429c:	4a57      	ldr	r2, [pc, #348]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800429e:	f023 0301 	bic.w	r3, r3, #1
 80042a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80042a4:	4b55      	ldr	r3, [pc, #340]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80042a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a8:	4a54      	ldr	r2, [pc, #336]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80042aa:	f023 0304 	bic.w	r3, r3, #4
 80042ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d015      	beq.n	80042e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b8:	f7fe fa0c 	bl	80026d4 <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042be:	e00a      	b.n	80042d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c0:	f7fe fa08 	bl	80026d4 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e0cb      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042d6:	4b49      	ldr	r3, [pc, #292]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80042d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0ee      	beq.n	80042c0 <HAL_RCC_OscConfig+0x334>
 80042e2:	e014      	b.n	800430e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042e4:	f7fe f9f6 	bl	80026d4 <HAL_GetTick>
 80042e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ea:	e00a      	b.n	8004302 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ec:	f7fe f9f2 	bl	80026d4 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e0b5      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004302:	4b3e      	ldr	r3, [pc, #248]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1ee      	bne.n	80042ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800430e:	7dfb      	ldrb	r3, [r7, #23]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d105      	bne.n	8004320 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004314:	4b39      	ldr	r3, [pc, #228]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004318:	4a38      	ldr	r2, [pc, #224]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800431a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800431e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 80a1 	beq.w	800446c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800432a:	4b34      	ldr	r3, [pc, #208]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 030c 	and.w	r3, r3, #12
 8004332:	2b08      	cmp	r3, #8
 8004334:	d05c      	beq.n	80043f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	2b02      	cmp	r3, #2
 800433c:	d141      	bne.n	80043c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800433e:	4b31      	ldr	r3, [pc, #196]	@ (8004404 <HAL_RCC_OscConfig+0x478>)
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004344:	f7fe f9c6 	bl	80026d4 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800434c:	f7fe f9c2 	bl	80026d4 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e087      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800435e:	4b27      	ldr	r3, [pc, #156]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1f0      	bne.n	800434c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	69da      	ldr	r2, [r3, #28]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	431a      	orrs	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004378:	019b      	lsls	r3, r3, #6
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004380:	085b      	lsrs	r3, r3, #1
 8004382:	3b01      	subs	r3, #1
 8004384:	041b      	lsls	r3, r3, #16
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438c:	061b      	lsls	r3, r3, #24
 800438e:	491b      	ldr	r1, [pc, #108]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004390:	4313      	orrs	r3, r2
 8004392:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004394:	4b1b      	ldr	r3, [pc, #108]	@ (8004404 <HAL_RCC_OscConfig+0x478>)
 8004396:	2201      	movs	r2, #1
 8004398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800439a:	f7fe f99b 	bl	80026d4 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a2:	f7fe f997 	bl	80026d4 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e05c      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043b4:	4b11      	ldr	r3, [pc, #68]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0f0      	beq.n	80043a2 <HAL_RCC_OscConfig+0x416>
 80043c0:	e054      	b.n	800446c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c2:	4b10      	ldr	r3, [pc, #64]	@ (8004404 <HAL_RCC_OscConfig+0x478>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c8:	f7fe f984 	bl	80026d4 <HAL_GetTick>
 80043cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ce:	e008      	b.n	80043e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043d0:	f7fe f980 	bl	80026d4 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d901      	bls.n	80043e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e045      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e2:	4b06      	ldr	r3, [pc, #24]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1f0      	bne.n	80043d0 <HAL_RCC_OscConfig+0x444>
 80043ee:	e03d      	b.n	800446c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d107      	bne.n	8004408 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e038      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
 80043fc:	40023800 	.word	0x40023800
 8004400:	40007000 	.word	0x40007000
 8004404:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004408:	4b1b      	ldr	r3, [pc, #108]	@ (8004478 <HAL_RCC_OscConfig+0x4ec>)
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d028      	beq.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004420:	429a      	cmp	r2, r3
 8004422:	d121      	bne.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800442e:	429a      	cmp	r2, r3
 8004430:	d11a      	bne.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004438:	4013      	ands	r3, r2
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800443e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004440:	4293      	cmp	r3, r2
 8004442:	d111      	bne.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444e:	085b      	lsrs	r3, r3, #1
 8004450:	3b01      	subs	r3, #1
 8004452:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004454:	429a      	cmp	r2, r3
 8004456:	d107      	bne.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004462:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004464:	429a      	cmp	r2, r3
 8004466:	d001      	beq.n	800446c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3718      	adds	r7, #24
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	40023800 	.word	0x40023800

0800447c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0cc      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004490:	4b68      	ldr	r3, [pc, #416]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	683a      	ldr	r2, [r7, #0]
 800449a:	429a      	cmp	r2, r3
 800449c:	d90c      	bls.n	80044b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800449e:	4b65      	ldr	r3, [pc, #404]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	b2d2      	uxtb	r2, r2
 80044a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a6:	4b63      	ldr	r3, [pc, #396]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0307 	and.w	r3, r3, #7
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d001      	beq.n	80044b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e0b8      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d020      	beq.n	8004506 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044d0:	4b59      	ldr	r3, [pc, #356]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	4a58      	ldr	r2, [pc, #352]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0308 	and.w	r3, r3, #8
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d005      	beq.n	80044f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044e8:	4b53      	ldr	r3, [pc, #332]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	4a52      	ldr	r2, [pc, #328]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044f4:	4b50      	ldr	r3, [pc, #320]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	494d      	ldr	r1, [pc, #308]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 8004502:	4313      	orrs	r3, r2
 8004504:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	d044      	beq.n	800459c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d107      	bne.n	800452a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800451a:	4b47      	ldr	r3, [pc, #284]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d119      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e07f      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b02      	cmp	r3, #2
 8004530:	d003      	beq.n	800453a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004536:	2b03      	cmp	r3, #3
 8004538:	d107      	bne.n	800454a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800453a:	4b3f      	ldr	r3, [pc, #252]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d109      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e06f      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800454a:	4b3b      	ldr	r3, [pc, #236]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e067      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800455a:	4b37      	ldr	r3, [pc, #220]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f023 0203 	bic.w	r2, r3, #3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	4934      	ldr	r1, [pc, #208]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 8004568:	4313      	orrs	r3, r2
 800456a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800456c:	f7fe f8b2 	bl	80026d4 <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004572:	e00a      	b.n	800458a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004574:	f7fe f8ae 	bl	80026d4 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004582:	4293      	cmp	r3, r2
 8004584:	d901      	bls.n	800458a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e04f      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800458a:	4b2b      	ldr	r3, [pc, #172]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 020c 	and.w	r2, r3, #12
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	429a      	cmp	r2, r3
 800459a:	d1eb      	bne.n	8004574 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800459c:	4b25      	ldr	r3, [pc, #148]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d20c      	bcs.n	80045c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045aa:	4b22      	ldr	r3, [pc, #136]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	b2d2      	uxtb	r2, r2
 80045b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045b2:	4b20      	ldr	r3, [pc, #128]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0307 	and.w	r3, r3, #7
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e032      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0304 	and.w	r3, r3, #4
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d008      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045d0:	4b19      	ldr	r3, [pc, #100]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	4916      	ldr	r1, [pc, #88]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0308 	and.w	r3, r3, #8
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d009      	beq.n	8004602 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ee:	4b12      	ldr	r3, [pc, #72]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	00db      	lsls	r3, r3, #3
 80045fc:	490e      	ldr	r1, [pc, #56]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004602:	f000 f821 	bl	8004648 <HAL_RCC_GetSysClockFreq>
 8004606:	4602      	mov	r2, r0
 8004608:	4b0b      	ldr	r3, [pc, #44]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	091b      	lsrs	r3, r3, #4
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	490a      	ldr	r1, [pc, #40]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 8004614:	5ccb      	ldrb	r3, [r1, r3]
 8004616:	fa22 f303 	lsr.w	r3, r2, r3
 800461a:	4a09      	ldr	r2, [pc, #36]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 800461c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800461e:	4b09      	ldr	r3, [pc, #36]	@ (8004644 <HAL_RCC_ClockConfig+0x1c8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f7fe f812 	bl	800264c <HAL_InitTick>

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	40023c00 	.word	0x40023c00
 8004638:	40023800 	.word	0x40023800
 800463c:	08009458 	.word	0x08009458
 8004640:	20000004 	.word	0x20000004
 8004644:	20000008 	.word	0x20000008

08004648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004648:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800464c:	b094      	sub	sp, #80	@ 0x50
 800464e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004654:	2300      	movs	r3, #0
 8004656:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004658:	2300      	movs	r3, #0
 800465a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800465c:	2300      	movs	r3, #0
 800465e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004660:	4b79      	ldr	r3, [pc, #484]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f003 030c 	and.w	r3, r3, #12
 8004668:	2b08      	cmp	r3, #8
 800466a:	d00d      	beq.n	8004688 <HAL_RCC_GetSysClockFreq+0x40>
 800466c:	2b08      	cmp	r3, #8
 800466e:	f200 80e1 	bhi.w	8004834 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <HAL_RCC_GetSysClockFreq+0x34>
 8004676:	2b04      	cmp	r3, #4
 8004678:	d003      	beq.n	8004682 <HAL_RCC_GetSysClockFreq+0x3a>
 800467a:	e0db      	b.n	8004834 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800467c:	4b73      	ldr	r3, [pc, #460]	@ (800484c <HAL_RCC_GetSysClockFreq+0x204>)
 800467e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004680:	e0db      	b.n	800483a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004682:	4b73      	ldr	r3, [pc, #460]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x208>)
 8004684:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004686:	e0d8      	b.n	800483a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004688:	4b6f      	ldr	r3, [pc, #444]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004690:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004692:	4b6d      	ldr	r3, [pc, #436]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d063      	beq.n	8004766 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800469e:	4b6a      	ldr	r3, [pc, #424]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	099b      	lsrs	r3, r3, #6
 80046a4:	2200      	movs	r2, #0
 80046a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80046aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80046b2:	2300      	movs	r3, #0
 80046b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80046b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80046ba:	4622      	mov	r2, r4
 80046bc:	462b      	mov	r3, r5
 80046be:	f04f 0000 	mov.w	r0, #0
 80046c2:	f04f 0100 	mov.w	r1, #0
 80046c6:	0159      	lsls	r1, r3, #5
 80046c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046cc:	0150      	lsls	r0, r2, #5
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	4621      	mov	r1, r4
 80046d4:	1a51      	subs	r1, r2, r1
 80046d6:	6139      	str	r1, [r7, #16]
 80046d8:	4629      	mov	r1, r5
 80046da:	eb63 0301 	sbc.w	r3, r3, r1
 80046de:	617b      	str	r3, [r7, #20]
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	f04f 0300 	mov.w	r3, #0
 80046e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046ec:	4659      	mov	r1, fp
 80046ee:	018b      	lsls	r3, r1, #6
 80046f0:	4651      	mov	r1, sl
 80046f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046f6:	4651      	mov	r1, sl
 80046f8:	018a      	lsls	r2, r1, #6
 80046fa:	4651      	mov	r1, sl
 80046fc:	ebb2 0801 	subs.w	r8, r2, r1
 8004700:	4659      	mov	r1, fp
 8004702:	eb63 0901 	sbc.w	r9, r3, r1
 8004706:	f04f 0200 	mov.w	r2, #0
 800470a:	f04f 0300 	mov.w	r3, #0
 800470e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004712:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004716:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800471a:	4690      	mov	r8, r2
 800471c:	4699      	mov	r9, r3
 800471e:	4623      	mov	r3, r4
 8004720:	eb18 0303 	adds.w	r3, r8, r3
 8004724:	60bb      	str	r3, [r7, #8]
 8004726:	462b      	mov	r3, r5
 8004728:	eb49 0303 	adc.w	r3, r9, r3
 800472c:	60fb      	str	r3, [r7, #12]
 800472e:	f04f 0200 	mov.w	r2, #0
 8004732:	f04f 0300 	mov.w	r3, #0
 8004736:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800473a:	4629      	mov	r1, r5
 800473c:	024b      	lsls	r3, r1, #9
 800473e:	4621      	mov	r1, r4
 8004740:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004744:	4621      	mov	r1, r4
 8004746:	024a      	lsls	r2, r1, #9
 8004748:	4610      	mov	r0, r2
 800474a:	4619      	mov	r1, r3
 800474c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800474e:	2200      	movs	r2, #0
 8004750:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004752:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004754:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004758:	f7fc fa7e 	bl	8000c58 <__aeabi_uldivmod>
 800475c:	4602      	mov	r2, r0
 800475e:	460b      	mov	r3, r1
 8004760:	4613      	mov	r3, r2
 8004762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004764:	e058      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004766:	4b38      	ldr	r3, [pc, #224]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	099b      	lsrs	r3, r3, #6
 800476c:	2200      	movs	r2, #0
 800476e:	4618      	mov	r0, r3
 8004770:	4611      	mov	r1, r2
 8004772:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004776:	623b      	str	r3, [r7, #32]
 8004778:	2300      	movs	r3, #0
 800477a:	627b      	str	r3, [r7, #36]	@ 0x24
 800477c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004780:	4642      	mov	r2, r8
 8004782:	464b      	mov	r3, r9
 8004784:	f04f 0000 	mov.w	r0, #0
 8004788:	f04f 0100 	mov.w	r1, #0
 800478c:	0159      	lsls	r1, r3, #5
 800478e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004792:	0150      	lsls	r0, r2, #5
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	4641      	mov	r1, r8
 800479a:	ebb2 0a01 	subs.w	sl, r2, r1
 800479e:	4649      	mov	r1, r9
 80047a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	f04f 0300 	mov.w	r3, #0
 80047ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80047b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80047b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047b8:	ebb2 040a 	subs.w	r4, r2, sl
 80047bc:	eb63 050b 	sbc.w	r5, r3, fp
 80047c0:	f04f 0200 	mov.w	r2, #0
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	00eb      	lsls	r3, r5, #3
 80047ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047ce:	00e2      	lsls	r2, r4, #3
 80047d0:	4614      	mov	r4, r2
 80047d2:	461d      	mov	r5, r3
 80047d4:	4643      	mov	r3, r8
 80047d6:	18e3      	adds	r3, r4, r3
 80047d8:	603b      	str	r3, [r7, #0]
 80047da:	464b      	mov	r3, r9
 80047dc:	eb45 0303 	adc.w	r3, r5, r3
 80047e0:	607b      	str	r3, [r7, #4]
 80047e2:	f04f 0200 	mov.w	r2, #0
 80047e6:	f04f 0300 	mov.w	r3, #0
 80047ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047ee:	4629      	mov	r1, r5
 80047f0:	028b      	lsls	r3, r1, #10
 80047f2:	4621      	mov	r1, r4
 80047f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047f8:	4621      	mov	r1, r4
 80047fa:	028a      	lsls	r2, r1, #10
 80047fc:	4610      	mov	r0, r2
 80047fe:	4619      	mov	r1, r3
 8004800:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004802:	2200      	movs	r2, #0
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	61fa      	str	r2, [r7, #28]
 8004808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800480c:	f7fc fa24 	bl	8000c58 <__aeabi_uldivmod>
 8004810:	4602      	mov	r2, r0
 8004812:	460b      	mov	r3, r1
 8004814:	4613      	mov	r3, r2
 8004816:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004818:	4b0b      	ldr	r3, [pc, #44]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	0c1b      	lsrs	r3, r3, #16
 800481e:	f003 0303 	and.w	r3, r3, #3
 8004822:	3301      	adds	r3, #1
 8004824:	005b      	lsls	r3, r3, #1
 8004826:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004828:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800482a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800482c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004830:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004832:	e002      	b.n	800483a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004834:	4b05      	ldr	r3, [pc, #20]	@ (800484c <HAL_RCC_GetSysClockFreq+0x204>)
 8004836:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004838:	bf00      	nop
    }
  }
  return sysclockfreq;
 800483a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800483c:	4618      	mov	r0, r3
 800483e:	3750      	adds	r7, #80	@ 0x50
 8004840:	46bd      	mov	sp, r7
 8004842:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004846:	bf00      	nop
 8004848:	40023800 	.word	0x40023800
 800484c:	00f42400 	.word	0x00f42400
 8004850:	007a1200 	.word	0x007a1200

08004854 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004854:	b480      	push	{r7}
 8004856:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004858:	4b03      	ldr	r3, [pc, #12]	@ (8004868 <HAL_RCC_GetHCLKFreq+0x14>)
 800485a:	681b      	ldr	r3, [r3, #0]
}
 800485c:	4618      	mov	r0, r3
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	20000004 	.word	0x20000004

0800486c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004870:	f7ff fff0 	bl	8004854 <HAL_RCC_GetHCLKFreq>
 8004874:	4602      	mov	r2, r0
 8004876:	4b05      	ldr	r3, [pc, #20]	@ (800488c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	0a9b      	lsrs	r3, r3, #10
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	4903      	ldr	r1, [pc, #12]	@ (8004890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004882:	5ccb      	ldrb	r3, [r1, r3]
 8004884:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004888:	4618      	mov	r0, r3
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40023800 	.word	0x40023800
 8004890:	08009468 	.word	0x08009468

08004894 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004898:	f7ff ffdc 	bl	8004854 <HAL_RCC_GetHCLKFreq>
 800489c:	4602      	mov	r2, r0
 800489e:	4b05      	ldr	r3, [pc, #20]	@ (80048b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	0b5b      	lsrs	r3, r3, #13
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	4903      	ldr	r1, [pc, #12]	@ (80048b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048aa:	5ccb      	ldrb	r3, [r1, r3]
 80048ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40023800 	.word	0x40023800
 80048b8:	08009468 	.word	0x08009468

080048bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e041      	b.n	8004952 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d106      	bne.n	80048e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7fd fbec 	bl	80020c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3304      	adds	r3, #4
 80048f8:	4619      	mov	r1, r3
 80048fa:	4610      	mov	r0, r2
 80048fc:	f000 fdfa 	bl	80054f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3708      	adds	r7, #8
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
	...

0800495c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800496a:	b2db      	uxtb	r3, r3
 800496c:	2b01      	cmp	r3, #1
 800496e:	d001      	beq.n	8004974 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e044      	b.n	80049fe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68da      	ldr	r2, [r3, #12]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 0201 	orr.w	r2, r2, #1
 800498a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a1e      	ldr	r2, [pc, #120]	@ (8004a0c <HAL_TIM_Base_Start_IT+0xb0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d018      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x6c>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800499e:	d013      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x6c>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a1a      	ldr	r2, [pc, #104]	@ (8004a10 <HAL_TIM_Base_Start_IT+0xb4>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d00e      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x6c>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a19      	ldr	r2, [pc, #100]	@ (8004a14 <HAL_TIM_Base_Start_IT+0xb8>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d009      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x6c>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a17      	ldr	r2, [pc, #92]	@ (8004a18 <HAL_TIM_Base_Start_IT+0xbc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d004      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x6c>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a16      	ldr	r2, [pc, #88]	@ (8004a1c <HAL_TIM_Base_Start_IT+0xc0>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d111      	bne.n	80049ec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f003 0307 	and.w	r3, r3, #7
 80049d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2b06      	cmp	r3, #6
 80049d8:	d010      	beq.n	80049fc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f042 0201 	orr.w	r2, r2, #1
 80049e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ea:	e007      	b.n	80049fc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0201 	orr.w	r2, r2, #1
 80049fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3714      	adds	r7, #20
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40010000 	.word	0x40010000
 8004a10:	40000400 	.word	0x40000400
 8004a14:	40000800 	.word	0x40000800
 8004a18:	40000c00 	.word	0x40000c00
 8004a1c:	40014000 	.word	0x40014000

08004a20 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e041      	b.n	8004ab6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d106      	bne.n	8004a4c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f839 	bl	8004abe <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2202      	movs	r2, #2
 8004a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	3304      	adds	r3, #4
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4610      	mov	r0, r2
 8004a60:	f000 fd48 	bl	80054f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3708      	adds	r7, #8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004abe:	b480      	push	{r7}
 8004ac0:	b083      	sub	sp, #12
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004ac6:	bf00      	nop
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
	...

08004ad4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d109      	bne.n	8004afc <HAL_TIM_OC_Start_IT+0x28>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	bf14      	ite	ne
 8004af4:	2301      	movne	r3, #1
 8004af6:	2300      	moveq	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	e022      	b.n	8004b42 <HAL_TIM_OC_Start_IT+0x6e>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2b04      	cmp	r3, #4
 8004b00:	d109      	bne.n	8004b16 <HAL_TIM_OC_Start_IT+0x42>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	bf14      	ite	ne
 8004b0e:	2301      	movne	r3, #1
 8004b10:	2300      	moveq	r3, #0
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	e015      	b.n	8004b42 <HAL_TIM_OC_Start_IT+0x6e>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d109      	bne.n	8004b30 <HAL_TIM_OC_Start_IT+0x5c>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	bf14      	ite	ne
 8004b28:	2301      	movne	r3, #1
 8004b2a:	2300      	moveq	r3, #0
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	e008      	b.n	8004b42 <HAL_TIM_OC_Start_IT+0x6e>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	bf14      	ite	ne
 8004b3c:	2301      	movne	r3, #1
 8004b3e:	2300      	moveq	r3, #0
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e0b3      	b.n	8004cb2 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d104      	bne.n	8004b5a <HAL_TIM_OC_Start_IT+0x86>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2202      	movs	r2, #2
 8004b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b58:	e013      	b.n	8004b82 <HAL_TIM_OC_Start_IT+0xae>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b04      	cmp	r3, #4
 8004b5e:	d104      	bne.n	8004b6a <HAL_TIM_OC_Start_IT+0x96>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b68:	e00b      	b.n	8004b82 <HAL_TIM_OC_Start_IT+0xae>
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	2b08      	cmp	r3, #8
 8004b6e:	d104      	bne.n	8004b7a <HAL_TIM_OC_Start_IT+0xa6>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2202      	movs	r2, #2
 8004b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b78:	e003      	b.n	8004b82 <HAL_TIM_OC_Start_IT+0xae>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b0c      	cmp	r3, #12
 8004b86:	d841      	bhi.n	8004c0c <HAL_TIM_OC_Start_IT+0x138>
 8004b88:	a201      	add	r2, pc, #4	@ (adr r2, 8004b90 <HAL_TIM_OC_Start_IT+0xbc>)
 8004b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8e:	bf00      	nop
 8004b90:	08004bc5 	.word	0x08004bc5
 8004b94:	08004c0d 	.word	0x08004c0d
 8004b98:	08004c0d 	.word	0x08004c0d
 8004b9c:	08004c0d 	.word	0x08004c0d
 8004ba0:	08004bd7 	.word	0x08004bd7
 8004ba4:	08004c0d 	.word	0x08004c0d
 8004ba8:	08004c0d 	.word	0x08004c0d
 8004bac:	08004c0d 	.word	0x08004c0d
 8004bb0:	08004be9 	.word	0x08004be9
 8004bb4:	08004c0d 	.word	0x08004c0d
 8004bb8:	08004c0d 	.word	0x08004c0d
 8004bbc:	08004c0d 	.word	0x08004c0d
 8004bc0:	08004bfb 	.word	0x08004bfb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f042 0202 	orr.w	r2, r2, #2
 8004bd2:	60da      	str	r2, [r3, #12]
      break;
 8004bd4:	e01d      	b.n	8004c12 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68da      	ldr	r2, [r3, #12]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f042 0204 	orr.w	r2, r2, #4
 8004be4:	60da      	str	r2, [r3, #12]
      break;
 8004be6:	e014      	b.n	8004c12 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0208 	orr.w	r2, r2, #8
 8004bf6:	60da      	str	r2, [r3, #12]
      break;
 8004bf8:	e00b      	b.n	8004c12 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68da      	ldr	r2, [r3, #12]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f042 0210 	orr.w	r2, r2, #16
 8004c08:	60da      	str	r2, [r3, #12]
      break;
 8004c0a:	e002      	b.n	8004c12 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8004c10:	bf00      	nop
  }

  if (status == HAL_OK)
 8004c12:	7bfb      	ldrb	r3, [r7, #15]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d14b      	bne.n	8004cb0 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	6839      	ldr	r1, [r7, #0]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f000 ff13 	bl	8005a4c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a24      	ldr	r2, [pc, #144]	@ (8004cbc <HAL_TIM_OC_Start_IT+0x1e8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d107      	bne.n	8004c40 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c3e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a1d      	ldr	r2, [pc, #116]	@ (8004cbc <HAL_TIM_OC_Start_IT+0x1e8>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d018      	beq.n	8004c7c <HAL_TIM_OC_Start_IT+0x1a8>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c52:	d013      	beq.n	8004c7c <HAL_TIM_OC_Start_IT+0x1a8>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a19      	ldr	r2, [pc, #100]	@ (8004cc0 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d00e      	beq.n	8004c7c <HAL_TIM_OC_Start_IT+0x1a8>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a18      	ldr	r2, [pc, #96]	@ (8004cc4 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d009      	beq.n	8004c7c <HAL_TIM_OC_Start_IT+0x1a8>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a16      	ldr	r2, [pc, #88]	@ (8004cc8 <HAL_TIM_OC_Start_IT+0x1f4>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d004      	beq.n	8004c7c <HAL_TIM_OC_Start_IT+0x1a8>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a15      	ldr	r2, [pc, #84]	@ (8004ccc <HAL_TIM_OC_Start_IT+0x1f8>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d111      	bne.n	8004ca0 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f003 0307 	and.w	r3, r3, #7
 8004c86:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	2b06      	cmp	r3, #6
 8004c8c:	d010      	beq.n	8004cb0 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f042 0201 	orr.w	r2, r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c9e:	e007      	b.n	8004cb0 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	40010000 	.word	0x40010000
 8004cc0:	40000400 	.word	0x40000400
 8004cc4:	40000800 	.word	0x40000800
 8004cc8:	40000c00 	.word	0x40000c00
 8004ccc:	40014000 	.word	0x40014000

08004cd0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d101      	bne.n	8004ce2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e041      	b.n	8004d66 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d106      	bne.n	8004cfc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 f839 	bl	8004d6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4610      	mov	r0, r2
 8004d10:	f000 fbf0 	bl	80054f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d6e:	b480      	push	{r7}
 8004d70:	b083      	sub	sp, #12
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d76:	bf00      	nop
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
	...

08004d84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d109      	bne.n	8004da8 <HAL_TIM_PWM_Start+0x24>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	bf14      	ite	ne
 8004da0:	2301      	movne	r3, #1
 8004da2:	2300      	moveq	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	e022      	b.n	8004dee <HAL_TIM_PWM_Start+0x6a>
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d109      	bne.n	8004dc2 <HAL_TIM_PWM_Start+0x3e>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	bf14      	ite	ne
 8004dba:	2301      	movne	r3, #1
 8004dbc:	2300      	moveq	r3, #0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	e015      	b.n	8004dee <HAL_TIM_PWM_Start+0x6a>
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d109      	bne.n	8004ddc <HAL_TIM_PWM_Start+0x58>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	bf14      	ite	ne
 8004dd4:	2301      	movne	r3, #1
 8004dd6:	2300      	moveq	r3, #0
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	e008      	b.n	8004dee <HAL_TIM_PWM_Start+0x6a>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	bf14      	ite	ne
 8004de8:	2301      	movne	r3, #1
 8004dea:	2300      	moveq	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e068      	b.n	8004ec8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d104      	bne.n	8004e06 <HAL_TIM_PWM_Start+0x82>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e04:	e013      	b.n	8004e2e <HAL_TIM_PWM_Start+0xaa>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	2b04      	cmp	r3, #4
 8004e0a:	d104      	bne.n	8004e16 <HAL_TIM_PWM_Start+0x92>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e14:	e00b      	b.n	8004e2e <HAL_TIM_PWM_Start+0xaa>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	d104      	bne.n	8004e26 <HAL_TIM_PWM_Start+0xa2>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e24:	e003      	b.n	8004e2e <HAL_TIM_PWM_Start+0xaa>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2202      	movs	r2, #2
 8004e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2201      	movs	r2, #1
 8004e34:	6839      	ldr	r1, [r7, #0]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 fe08 	bl	8005a4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a23      	ldr	r2, [pc, #140]	@ (8004ed0 <HAL_TIM_PWM_Start+0x14c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d107      	bne.n	8004e56 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ed0 <HAL_TIM_PWM_Start+0x14c>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d018      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x10e>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e68:	d013      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x10e>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a19      	ldr	r2, [pc, #100]	@ (8004ed4 <HAL_TIM_PWM_Start+0x150>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d00e      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x10e>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a17      	ldr	r2, [pc, #92]	@ (8004ed8 <HAL_TIM_PWM_Start+0x154>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d009      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x10e>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a16      	ldr	r2, [pc, #88]	@ (8004edc <HAL_TIM_PWM_Start+0x158>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d004      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x10e>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a14      	ldr	r2, [pc, #80]	@ (8004ee0 <HAL_TIM_PWM_Start+0x15c>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d111      	bne.n	8004eb6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f003 0307 	and.w	r3, r3, #7
 8004e9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2b06      	cmp	r3, #6
 8004ea2:	d010      	beq.n	8004ec6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f042 0201 	orr.w	r2, r2, #1
 8004eb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb4:	e007      	b.n	8004ec6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f042 0201 	orr.w	r2, r2, #1
 8004ec4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40010000 	.word	0x40010000
 8004ed4:	40000400 	.word	0x40000400
 8004ed8:	40000800 	.word	0x40000800
 8004edc:	40000c00 	.word	0x40000c00
 8004ee0:	40014000 	.word	0x40014000

08004ee4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d020      	beq.n	8004f48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01b      	beq.n	8004f48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f06f 0202 	mvn.w	r2, #2
 8004f18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	f003 0303 	and.w	r3, r3, #3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 fac1 	bl	80054b6 <HAL_TIM_IC_CaptureCallback>
 8004f34:	e005      	b.n	8004f42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 fab3 	bl	80054a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 fac4 	bl	80054ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	f003 0304 	and.w	r3, r3, #4
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d020      	beq.n	8004f94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01b      	beq.n	8004f94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f06f 0204 	mvn.w	r2, #4
 8004f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2202      	movs	r2, #2
 8004f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 fa9b 	bl	80054b6 <HAL_TIM_IC_CaptureCallback>
 8004f80:	e005      	b.n	8004f8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fa8d 	bl	80054a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 fa9e 	bl	80054ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f003 0308 	and.w	r3, r3, #8
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d020      	beq.n	8004fe0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f003 0308 	and.w	r3, r3, #8
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d01b      	beq.n	8004fe0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f06f 0208 	mvn.w	r2, #8
 8004fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2204      	movs	r2, #4
 8004fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	69db      	ldr	r3, [r3, #28]
 8004fbe:	f003 0303 	and.w	r3, r3, #3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 fa75 	bl	80054b6 <HAL_TIM_IC_CaptureCallback>
 8004fcc:	e005      	b.n	8004fda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 fa67 	bl	80054a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 fa78 	bl	80054ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f003 0310 	and.w	r3, r3, #16
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d020      	beq.n	800502c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d01b      	beq.n	800502c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f06f 0210 	mvn.w	r2, #16
 8004ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2208      	movs	r2, #8
 8005002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	69db      	ldr	r3, [r3, #28]
 800500a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 fa4f 	bl	80054b6 <HAL_TIM_IC_CaptureCallback>
 8005018:	e005      	b.n	8005026 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 fa41 	bl	80054a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 fa52 	bl	80054ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00c      	beq.n	8005050 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	2b00      	cmp	r3, #0
 800503e:	d007      	beq.n	8005050 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f06f 0201 	mvn.w	r2, #1
 8005048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 fa1f 	bl	800548e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00c      	beq.n	8005074 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005060:	2b00      	cmp	r3, #0
 8005062:	d007      	beq.n	8005074 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800506c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fddc 	bl	8005c2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00c      	beq.n	8005098 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005084:	2b00      	cmp	r3, #0
 8005086:	d007      	beq.n	8005098 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 fa23 	bl	80054de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f003 0320 	and.w	r3, r3, #32
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00c      	beq.n	80050bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f003 0320 	and.w	r3, r3, #32
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d007      	beq.n	80050bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f06f 0220 	mvn.w	r2, #32
 80050b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 fdae 	bl	8005c18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050bc:	bf00      	nop
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050d0:	2300      	movs	r3, #0
 80050d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d101      	bne.n	80050e2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80050de:	2302      	movs	r3, #2
 80050e0:	e048      	b.n	8005174 <HAL_TIM_OC_ConfigChannel+0xb0>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b0c      	cmp	r3, #12
 80050ee:	d839      	bhi.n	8005164 <HAL_TIM_OC_ConfigChannel+0xa0>
 80050f0:	a201      	add	r2, pc, #4	@ (adr r2, 80050f8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80050f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f6:	bf00      	nop
 80050f8:	0800512d 	.word	0x0800512d
 80050fc:	08005165 	.word	0x08005165
 8005100:	08005165 	.word	0x08005165
 8005104:	08005165 	.word	0x08005165
 8005108:	0800513b 	.word	0x0800513b
 800510c:	08005165 	.word	0x08005165
 8005110:	08005165 	.word	0x08005165
 8005114:	08005165 	.word	0x08005165
 8005118:	08005149 	.word	0x08005149
 800511c:	08005165 	.word	0x08005165
 8005120:	08005165 	.word	0x08005165
 8005124:	08005165 	.word	0x08005165
 8005128:	08005157 	.word	0x08005157
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68b9      	ldr	r1, [r7, #8]
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fa64 	bl	8005600 <TIM_OC1_SetConfig>
      break;
 8005138:	e017      	b.n	800516a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	4618      	mov	r0, r3
 8005142:	f000 fac3 	bl	80056cc <TIM_OC2_SetConfig>
      break;
 8005146:	e010      	b.n	800516a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68b9      	ldr	r1, [r7, #8]
 800514e:	4618      	mov	r0, r3
 8005150:	f000 fb28 	bl	80057a4 <TIM_OC3_SetConfig>
      break;
 8005154:	e009      	b.n	800516a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68b9      	ldr	r1, [r7, #8]
 800515c:	4618      	mov	r0, r3
 800515e:	f000 fb8b 	bl	8005878 <TIM_OC4_SetConfig>
      break;
 8005162:	e002      	b.n	800516a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	75fb      	strb	r3, [r7, #23]
      break;
 8005168:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005172:	7dfb      	ldrb	r3, [r7, #23]
}
 8005174:	4618      	mov	r0, r3
 8005176:	3718      	adds	r7, #24
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005188:	2300      	movs	r3, #0
 800518a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005192:	2b01      	cmp	r3, #1
 8005194:	d101      	bne.n	800519a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005196:	2302      	movs	r3, #2
 8005198:	e0ae      	b.n	80052f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b0c      	cmp	r3, #12
 80051a6:	f200 809f 	bhi.w	80052e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80051aa:	a201      	add	r2, pc, #4	@ (adr r2, 80051b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b0:	080051e5 	.word	0x080051e5
 80051b4:	080052e9 	.word	0x080052e9
 80051b8:	080052e9 	.word	0x080052e9
 80051bc:	080052e9 	.word	0x080052e9
 80051c0:	08005225 	.word	0x08005225
 80051c4:	080052e9 	.word	0x080052e9
 80051c8:	080052e9 	.word	0x080052e9
 80051cc:	080052e9 	.word	0x080052e9
 80051d0:	08005267 	.word	0x08005267
 80051d4:	080052e9 	.word	0x080052e9
 80051d8:	080052e9 	.word	0x080052e9
 80051dc:	080052e9 	.word	0x080052e9
 80051e0:	080052a7 	.word	0x080052a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68b9      	ldr	r1, [r7, #8]
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fa08 	bl	8005600 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	699a      	ldr	r2, [r3, #24]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 0208 	orr.w	r2, r2, #8
 80051fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	699a      	ldr	r2, [r3, #24]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0204 	bic.w	r2, r2, #4
 800520e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	6999      	ldr	r1, [r3, #24]
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	691a      	ldr	r2, [r3, #16]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	619a      	str	r2, [r3, #24]
      break;
 8005222:	e064      	b.n	80052ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68b9      	ldr	r1, [r7, #8]
 800522a:	4618      	mov	r0, r3
 800522c:	f000 fa4e 	bl	80056cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	699a      	ldr	r2, [r3, #24]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800523e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	699a      	ldr	r2, [r3, #24]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800524e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6999      	ldr	r1, [r3, #24]
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	021a      	lsls	r2, r3, #8
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	619a      	str	r2, [r3, #24]
      break;
 8005264:	e043      	b.n	80052ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68b9      	ldr	r1, [r7, #8]
 800526c:	4618      	mov	r0, r3
 800526e:	f000 fa99 	bl	80057a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	69da      	ldr	r2, [r3, #28]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f042 0208 	orr.w	r2, r2, #8
 8005280:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	69da      	ldr	r2, [r3, #28]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f022 0204 	bic.w	r2, r2, #4
 8005290:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	69d9      	ldr	r1, [r3, #28]
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	691a      	ldr	r2, [r3, #16]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	61da      	str	r2, [r3, #28]
      break;
 80052a4:	e023      	b.n	80052ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68b9      	ldr	r1, [r7, #8]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f000 fae3 	bl	8005878 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	69da      	ldr	r2, [r3, #28]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	69da      	ldr	r2, [r3, #28]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	69d9      	ldr	r1, [r3, #28]
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	021a      	lsls	r2, r3, #8
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	61da      	str	r2, [r3, #28]
      break;
 80052e6:	e002      	b.n	80052ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	75fb      	strb	r3, [r7, #23]
      break;
 80052ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3718      	adds	r7, #24
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800530a:	2300      	movs	r3, #0
 800530c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005314:	2b01      	cmp	r3, #1
 8005316:	d101      	bne.n	800531c <HAL_TIM_ConfigClockSource+0x1c>
 8005318:	2302      	movs	r3, #2
 800531a:	e0b4      	b.n	8005486 <HAL_TIM_ConfigClockSource+0x186>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800533a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005342:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005354:	d03e      	beq.n	80053d4 <HAL_TIM_ConfigClockSource+0xd4>
 8005356:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800535a:	f200 8087 	bhi.w	800546c <HAL_TIM_ConfigClockSource+0x16c>
 800535e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005362:	f000 8086 	beq.w	8005472 <HAL_TIM_ConfigClockSource+0x172>
 8005366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800536a:	d87f      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x16c>
 800536c:	2b70      	cmp	r3, #112	@ 0x70
 800536e:	d01a      	beq.n	80053a6 <HAL_TIM_ConfigClockSource+0xa6>
 8005370:	2b70      	cmp	r3, #112	@ 0x70
 8005372:	d87b      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x16c>
 8005374:	2b60      	cmp	r3, #96	@ 0x60
 8005376:	d050      	beq.n	800541a <HAL_TIM_ConfigClockSource+0x11a>
 8005378:	2b60      	cmp	r3, #96	@ 0x60
 800537a:	d877      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x16c>
 800537c:	2b50      	cmp	r3, #80	@ 0x50
 800537e:	d03c      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0xfa>
 8005380:	2b50      	cmp	r3, #80	@ 0x50
 8005382:	d873      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x16c>
 8005384:	2b40      	cmp	r3, #64	@ 0x40
 8005386:	d058      	beq.n	800543a <HAL_TIM_ConfigClockSource+0x13a>
 8005388:	2b40      	cmp	r3, #64	@ 0x40
 800538a:	d86f      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x16c>
 800538c:	2b30      	cmp	r3, #48	@ 0x30
 800538e:	d064      	beq.n	800545a <HAL_TIM_ConfigClockSource+0x15a>
 8005390:	2b30      	cmp	r3, #48	@ 0x30
 8005392:	d86b      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x16c>
 8005394:	2b20      	cmp	r3, #32
 8005396:	d060      	beq.n	800545a <HAL_TIM_ConfigClockSource+0x15a>
 8005398:	2b20      	cmp	r3, #32
 800539a:	d867      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x16c>
 800539c:	2b00      	cmp	r3, #0
 800539e:	d05c      	beq.n	800545a <HAL_TIM_ConfigClockSource+0x15a>
 80053a0:	2b10      	cmp	r3, #16
 80053a2:	d05a      	beq.n	800545a <HAL_TIM_ConfigClockSource+0x15a>
 80053a4:	e062      	b.n	800546c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053b6:	f000 fb29 	bl	8005a0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	609a      	str	r2, [r3, #8]
      break;
 80053d2:	e04f      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053e4:	f000 fb12 	bl	8005a0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053f6:	609a      	str	r2, [r3, #8]
      break;
 80053f8:	e03c      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005406:	461a      	mov	r2, r3
 8005408:	f000 fa86 	bl	8005918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2150      	movs	r1, #80	@ 0x50
 8005412:	4618      	mov	r0, r3
 8005414:	f000 fadf 	bl	80059d6 <TIM_ITRx_SetConfig>
      break;
 8005418:	e02c      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005426:	461a      	mov	r2, r3
 8005428:	f000 faa5 	bl	8005976 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2160      	movs	r1, #96	@ 0x60
 8005432:	4618      	mov	r0, r3
 8005434:	f000 facf 	bl	80059d6 <TIM_ITRx_SetConfig>
      break;
 8005438:	e01c      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005446:	461a      	mov	r2, r3
 8005448:	f000 fa66 	bl	8005918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2140      	movs	r1, #64	@ 0x40
 8005452:	4618      	mov	r0, r3
 8005454:	f000 fabf 	bl	80059d6 <TIM_ITRx_SetConfig>
      break;
 8005458:	e00c      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4619      	mov	r1, r3
 8005464:	4610      	mov	r0, r2
 8005466:	f000 fab6 	bl	80059d6 <TIM_ITRx_SetConfig>
      break;
 800546a:	e003      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	73fb      	strb	r3, [r7, #15]
      break;
 8005470:	e000      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005472:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005484:	7bfb      	ldrb	r3, [r7, #15]
}
 8005486:	4618      	mov	r0, r3
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800548e:	b480      	push	{r7}
 8005490:	b083      	sub	sp, #12
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054be:	bf00      	nop
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054d2:	bf00      	nop
 80054d4:	370c      	adds	r7, #12
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054de:	b480      	push	{r7}
 80054e0:	b083      	sub	sp, #12
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054e6:	bf00      	nop
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
	...

080054f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a37      	ldr	r2, [pc, #220]	@ (80055e4 <TIM_Base_SetConfig+0xf0>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00f      	beq.n	800552c <TIM_Base_SetConfig+0x38>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005512:	d00b      	beq.n	800552c <TIM_Base_SetConfig+0x38>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a34      	ldr	r2, [pc, #208]	@ (80055e8 <TIM_Base_SetConfig+0xf4>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d007      	beq.n	800552c <TIM_Base_SetConfig+0x38>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a33      	ldr	r2, [pc, #204]	@ (80055ec <TIM_Base_SetConfig+0xf8>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d003      	beq.n	800552c <TIM_Base_SetConfig+0x38>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a32      	ldr	r2, [pc, #200]	@ (80055f0 <TIM_Base_SetConfig+0xfc>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d108      	bne.n	800553e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	4313      	orrs	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a28      	ldr	r2, [pc, #160]	@ (80055e4 <TIM_Base_SetConfig+0xf0>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d01b      	beq.n	800557e <TIM_Base_SetConfig+0x8a>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800554c:	d017      	beq.n	800557e <TIM_Base_SetConfig+0x8a>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a25      	ldr	r2, [pc, #148]	@ (80055e8 <TIM_Base_SetConfig+0xf4>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d013      	beq.n	800557e <TIM_Base_SetConfig+0x8a>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a24      	ldr	r2, [pc, #144]	@ (80055ec <TIM_Base_SetConfig+0xf8>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d00f      	beq.n	800557e <TIM_Base_SetConfig+0x8a>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a23      	ldr	r2, [pc, #140]	@ (80055f0 <TIM_Base_SetConfig+0xfc>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00b      	beq.n	800557e <TIM_Base_SetConfig+0x8a>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a22      	ldr	r2, [pc, #136]	@ (80055f4 <TIM_Base_SetConfig+0x100>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d007      	beq.n	800557e <TIM_Base_SetConfig+0x8a>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a21      	ldr	r2, [pc, #132]	@ (80055f8 <TIM_Base_SetConfig+0x104>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d003      	beq.n	800557e <TIM_Base_SetConfig+0x8a>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a20      	ldr	r2, [pc, #128]	@ (80055fc <TIM_Base_SetConfig+0x108>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d108      	bne.n	8005590 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005584:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	4313      	orrs	r3, r2
 800558e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	4313      	orrs	r3, r2
 800559c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	689a      	ldr	r2, [r3, #8]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a0c      	ldr	r2, [pc, #48]	@ (80055e4 <TIM_Base_SetConfig+0xf0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d103      	bne.n	80055be <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	691a      	ldr	r2, [r3, #16]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f043 0204 	orr.w	r2, r3, #4
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	601a      	str	r2, [r3, #0]
}
 80055d6:	bf00      	nop
 80055d8:	3714      	adds	r7, #20
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
 80055e2:	bf00      	nop
 80055e4:	40010000 	.word	0x40010000
 80055e8:	40000400 	.word	0x40000400
 80055ec:	40000800 	.word	0x40000800
 80055f0:	40000c00 	.word	0x40000c00
 80055f4:	40014000 	.word	0x40014000
 80055f8:	40014400 	.word	0x40014400
 80055fc:	40014800 	.word	0x40014800

08005600 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005600:	b480      	push	{r7}
 8005602:	b087      	sub	sp, #28
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a1b      	ldr	r3, [r3, #32]
 800560e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	f023 0201 	bic.w	r2, r3, #1
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800562e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f023 0303 	bic.w	r3, r3, #3
 8005636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	4313      	orrs	r3, r2
 8005640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f023 0302 	bic.w	r3, r3, #2
 8005648:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	697a      	ldr	r2, [r7, #20]
 8005650:	4313      	orrs	r3, r2
 8005652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a1c      	ldr	r2, [pc, #112]	@ (80056c8 <TIM_OC1_SetConfig+0xc8>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d10c      	bne.n	8005676 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f023 0308 	bic.w	r3, r3, #8
 8005662:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	4313      	orrs	r3, r2
 800566c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f023 0304 	bic.w	r3, r3, #4
 8005674:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a13      	ldr	r2, [pc, #76]	@ (80056c8 <TIM_OC1_SetConfig+0xc8>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d111      	bne.n	80056a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005684:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800568c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	4313      	orrs	r3, r2
 8005696:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	699b      	ldr	r3, [r3, #24]
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	4313      	orrs	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	621a      	str	r2, [r3, #32]
}
 80056bc:	bf00      	nop
 80056be:	371c      	adds	r7, #28
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr
 80056c8:	40010000 	.word	0x40010000

080056cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b087      	sub	sp, #28
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a1b      	ldr	r3, [r3, #32]
 80056e0:	f023 0210 	bic.w	r2, r3, #16
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005702:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	021b      	lsls	r3, r3, #8
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	4313      	orrs	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	f023 0320 	bic.w	r3, r3, #32
 8005716:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	011b      	lsls	r3, r3, #4
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	4313      	orrs	r3, r2
 8005722:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a1e      	ldr	r2, [pc, #120]	@ (80057a0 <TIM_OC2_SetConfig+0xd4>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d10d      	bne.n	8005748 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005732:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005746:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a15      	ldr	r2, [pc, #84]	@ (80057a0 <TIM_OC2_SetConfig+0xd4>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d113      	bne.n	8005778 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005756:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800575e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	695b      	ldr	r3, [r3, #20]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	4313      	orrs	r3, r2
 800576a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	4313      	orrs	r3, r2
 8005776:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	621a      	str	r2, [r3, #32]
}
 8005792:	bf00      	nop
 8005794:	371c      	adds	r7, #28
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	40010000 	.word	0x40010000

080057a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b087      	sub	sp, #28
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f023 0303 	bic.w	r3, r3, #3
 80057da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a1d      	ldr	r2, [pc, #116]	@ (8005874 <TIM_OC3_SetConfig+0xd0>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d10d      	bne.n	800581e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005808:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	021b      	lsls	r3, r3, #8
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	4313      	orrs	r3, r2
 8005814:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800581c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a14      	ldr	r2, [pc, #80]	@ (8005874 <TIM_OC3_SetConfig+0xd0>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d113      	bne.n	800584e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800582c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005834:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	011b      	lsls	r3, r3, #4
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4313      	orrs	r3, r2
 8005840:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	621a      	str	r2, [r3, #32]
}
 8005868:	bf00      	nop
 800586a:	371c      	adds	r7, #28
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	40010000 	.word	0x40010000

08005878 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005878:	b480      	push	{r7}
 800587a:	b087      	sub	sp, #28
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a1b      	ldr	r3, [r3, #32]
 800588c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	69db      	ldr	r3, [r3, #28]
 800589e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	021b      	lsls	r3, r3, #8
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	031b      	lsls	r3, r3, #12
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a10      	ldr	r2, [pc, #64]	@ (8005914 <TIM_OC4_SetConfig+0x9c>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d109      	bne.n	80058ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	019b      	lsls	r3, r3, #6
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	621a      	str	r2, [r3, #32]
}
 8005906:	bf00      	nop
 8005908:	371c      	adds	r7, #28
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop
 8005914:	40010000 	.word	0x40010000

08005918 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005918:	b480      	push	{r7}
 800591a:	b087      	sub	sp, #28
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	f023 0201 	bic.w	r2, r3, #1
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	011b      	lsls	r3, r3, #4
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	4313      	orrs	r3, r2
 800594c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f023 030a 	bic.w	r3, r3, #10
 8005954:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	4313      	orrs	r3, r2
 800595c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	621a      	str	r2, [r3, #32]
}
 800596a:	bf00      	nop
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr

08005976 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005976:	b480      	push	{r7}
 8005978:	b087      	sub	sp, #28
 800597a:	af00      	add	r7, sp, #0
 800597c:	60f8      	str	r0, [r7, #12]
 800597e:	60b9      	str	r1, [r7, #8]
 8005980:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6a1b      	ldr	r3, [r3, #32]
 800598c:	f023 0210 	bic.w	r2, r3, #16
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80059a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	031b      	lsls	r3, r3, #12
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80059b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	621a      	str	r2, [r3, #32]
}
 80059ca:	bf00      	nop
 80059cc:	371c      	adds	r7, #28
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059d6:	b480      	push	{r7}
 80059d8:	b085      	sub	sp, #20
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
 80059de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059ee:	683a      	ldr	r2, [r7, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	f043 0307 	orr.w	r3, r3, #7
 80059f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	609a      	str	r2, [r3, #8]
}
 8005a00:	bf00      	nop
 8005a02:	3714      	adds	r7, #20
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b087      	sub	sp, #28
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]
 8005a18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	021a      	lsls	r2, r3, #8
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	431a      	orrs	r2, r3
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	609a      	str	r2, [r3, #8]
}
 8005a40:	bf00      	nop
 8005a42:	371c      	adds	r7, #28
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	f003 031f 	and.w	r3, r3, #31
 8005a5e:	2201      	movs	r2, #1
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a1a      	ldr	r2, [r3, #32]
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	43db      	mvns	r3, r3
 8005a6e:	401a      	ands	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6a1a      	ldr	r2, [r3, #32]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f003 031f 	and.w	r3, r3, #31
 8005a7e:	6879      	ldr	r1, [r7, #4]
 8005a80:	fa01 f303 	lsl.w	r3, r1, r3
 8005a84:	431a      	orrs	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	621a      	str	r2, [r3, #32]
}
 8005a8a:	bf00      	nop
 8005a8c:	371c      	adds	r7, #28
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
	...

08005a98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d101      	bne.n	8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005aac:	2302      	movs	r3, #2
 8005aae:	e050      	b.n	8005b52 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2202      	movs	r2, #2
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ad6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a1c      	ldr	r2, [pc, #112]	@ (8005b60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d018      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005afc:	d013      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a18      	ldr	r2, [pc, #96]	@ (8005b64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d00e      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a16      	ldr	r2, [pc, #88]	@ (8005b68 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d009      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a15      	ldr	r2, [pc, #84]	@ (8005b6c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d004      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a13      	ldr	r2, [pc, #76]	@ (8005b70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d10c      	bne.n	8005b40 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68ba      	ldr	r2, [r7, #8]
 8005b3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3714      	adds	r7, #20
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop
 8005b60:	40010000 	.word	0x40010000
 8005b64:	40000400 	.word	0x40000400
 8005b68:	40000800 	.word	0x40000800
 8005b6c:	40000c00 	.word	0x40000c00
 8005b70:	40014000 	.word	0x40014000

08005b74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d101      	bne.n	8005b90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	e03d      	b.n	8005c0c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	69db      	ldr	r3, [r3, #28]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3714      	adds	r7, #20
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c34:	bf00      	nop
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e042      	b.n	8005cd8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d106      	bne.n	8005c6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f7fc fadc 	bl	8002224 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2224      	movs	r2, #36	@ 0x24
 8005c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68da      	ldr	r2, [r3, #12]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f973 	bl	8005f70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695a      	ldr	r2, [r3, #20]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ca8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005cb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2220      	movs	r2, #32
 8005cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2220      	movs	r2, #32
 8005ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b08a      	sub	sp, #40	@ 0x28
 8005ce4:	af02      	add	r7, sp, #8
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	603b      	str	r3, [r7, #0]
 8005cec:	4613      	mov	r3, r2
 8005cee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	2b20      	cmp	r3, #32
 8005cfe:	d175      	bne.n	8005dec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <HAL_UART_Transmit+0x2c>
 8005d06:	88fb      	ldrh	r3, [r7, #6]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d101      	bne.n	8005d10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e06e      	b.n	8005dee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2200      	movs	r2, #0
 8005d14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2221      	movs	r2, #33	@ 0x21
 8005d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d1e:	f7fc fcd9 	bl	80026d4 <HAL_GetTick>
 8005d22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	88fa      	ldrh	r2, [r7, #6]
 8005d28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	88fa      	ldrh	r2, [r7, #6]
 8005d2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d38:	d108      	bne.n	8005d4c <HAL_UART_Transmit+0x6c>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d104      	bne.n	8005d4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d42:	2300      	movs	r3, #0
 8005d44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	61bb      	str	r3, [r7, #24]
 8005d4a:	e003      	b.n	8005d54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d50:	2300      	movs	r3, #0
 8005d52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d54:	e02e      	b.n	8005db4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	9300      	str	r3, [sp, #0]
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	2180      	movs	r1, #128	@ 0x80
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 f848 	bl	8005df6 <UART_WaitOnFlagUntilTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d005      	beq.n	8005d78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2220      	movs	r2, #32
 8005d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e03a      	b.n	8005dee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10b      	bne.n	8005d96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	881b      	ldrh	r3, [r3, #0]
 8005d82:	461a      	mov	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	3302      	adds	r3, #2
 8005d92:	61bb      	str	r3, [r7, #24]
 8005d94:	e007      	b.n	8005da6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	781a      	ldrb	r2, [r3, #0]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	3301      	adds	r3, #1
 8005da4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	3b01      	subs	r3, #1
 8005dae:	b29a      	uxth	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1cb      	bne.n	8005d56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	9300      	str	r3, [sp, #0]
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	2140      	movs	r1, #64	@ 0x40
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 f814 	bl	8005df6 <UART_WaitOnFlagUntilTimeout>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d005      	beq.n	8005de0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2220      	movs	r2, #32
 8005dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e006      	b.n	8005dee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005de8:	2300      	movs	r3, #0
 8005dea:	e000      	b.n	8005dee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005dec:	2302      	movs	r3, #2
  }
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3720      	adds	r7, #32
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b086      	sub	sp, #24
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	60f8      	str	r0, [r7, #12]
 8005dfe:	60b9      	str	r1, [r7, #8]
 8005e00:	603b      	str	r3, [r7, #0]
 8005e02:	4613      	mov	r3, r2
 8005e04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e06:	e03b      	b.n	8005e80 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e08:	6a3b      	ldr	r3, [r7, #32]
 8005e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e0e:	d037      	beq.n	8005e80 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e10:	f7fc fc60 	bl	80026d4 <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	6a3a      	ldr	r2, [r7, #32]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d302      	bcc.n	8005e26 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e20:	6a3b      	ldr	r3, [r7, #32]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d101      	bne.n	8005e2a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e03a      	b.n	8005ea0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d023      	beq.n	8005e80 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2b80      	cmp	r3, #128	@ 0x80
 8005e3c:	d020      	beq.n	8005e80 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	2b40      	cmp	r3, #64	@ 0x40
 8005e42:	d01d      	beq.n	8005e80 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0308 	and.w	r3, r3, #8
 8005e4e:	2b08      	cmp	r3, #8
 8005e50:	d116      	bne.n	8005e80 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005e52:	2300      	movs	r3, #0
 8005e54:	617b      	str	r3, [r7, #20]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	617b      	str	r3, [r7, #20]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 f81d 	bl	8005ea8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2208      	movs	r2, #8
 8005e72:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e00f      	b.n	8005ea0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	4013      	ands	r3, r2
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	bf0c      	ite	eq
 8005e90:	2301      	moveq	r3, #1
 8005e92:	2300      	movne	r3, #0
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	461a      	mov	r2, r3
 8005e98:	79fb      	ldrb	r3, [r7, #7]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d0b4      	beq.n	8005e08 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3718      	adds	r7, #24
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b095      	sub	sp, #84	@ 0x54
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	330c      	adds	r3, #12
 8005eb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eba:	e853 3f00 	ldrex	r3, [r3]
 8005ebe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	330c      	adds	r3, #12
 8005ece:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ed0:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ed6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ed8:	e841 2300 	strex	r3, r2, [r1]
 8005edc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1e5      	bne.n	8005eb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	3314      	adds	r3, #20
 8005eea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eec:	6a3b      	ldr	r3, [r7, #32]
 8005eee:	e853 3f00 	ldrex	r3, [r3]
 8005ef2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	f023 0301 	bic.w	r3, r3, #1
 8005efa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	3314      	adds	r3, #20
 8005f02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f0c:	e841 2300 	strex	r3, r2, [r1]
 8005f10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1e5      	bne.n	8005ee4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d119      	bne.n	8005f54 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	330c      	adds	r3, #12
 8005f26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	e853 3f00 	ldrex	r3, [r3]
 8005f2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	f023 0310 	bic.w	r3, r3, #16
 8005f36:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	330c      	adds	r3, #12
 8005f3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f40:	61ba      	str	r2, [r7, #24]
 8005f42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f44:	6979      	ldr	r1, [r7, #20]
 8005f46:	69ba      	ldr	r2, [r7, #24]
 8005f48:	e841 2300 	strex	r3, r2, [r1]
 8005f4c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1e5      	bne.n	8005f20 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2220      	movs	r2, #32
 8005f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005f62:	bf00      	nop
 8005f64:	3754      	adds	r7, #84	@ 0x54
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
	...

08005f70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f74:	b0c0      	sub	sp, #256	@ 0x100
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f8c:	68d9      	ldr	r1, [r3, #12]
 8005f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	ea40 0301 	orr.w	r3, r0, r1
 8005f98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	431a      	orrs	r2, r3
 8005fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	431a      	orrs	r2, r3
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb4:	69db      	ldr	r3, [r3, #28]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005fc8:	f021 010c 	bic.w	r1, r1, #12
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005fd6:	430b      	orrs	r3, r1
 8005fd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fea:	6999      	ldr	r1, [r3, #24]
 8005fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	ea40 0301 	orr.w	r3, r0, r1
 8005ff6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	4b8f      	ldr	r3, [pc, #572]	@ (800623c <UART_SetConfig+0x2cc>)
 8006000:	429a      	cmp	r2, r3
 8006002:	d005      	beq.n	8006010 <UART_SetConfig+0xa0>
 8006004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	4b8d      	ldr	r3, [pc, #564]	@ (8006240 <UART_SetConfig+0x2d0>)
 800600c:	429a      	cmp	r2, r3
 800600e:	d104      	bne.n	800601a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006010:	f7fe fc40 	bl	8004894 <HAL_RCC_GetPCLK2Freq>
 8006014:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006018:	e003      	b.n	8006022 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800601a:	f7fe fc27 	bl	800486c <HAL_RCC_GetPCLK1Freq>
 800601e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800602c:	f040 810c 	bne.w	8006248 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006030:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006034:	2200      	movs	r2, #0
 8006036:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800603a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800603e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006042:	4622      	mov	r2, r4
 8006044:	462b      	mov	r3, r5
 8006046:	1891      	adds	r1, r2, r2
 8006048:	65b9      	str	r1, [r7, #88]	@ 0x58
 800604a:	415b      	adcs	r3, r3
 800604c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800604e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006052:	4621      	mov	r1, r4
 8006054:	eb12 0801 	adds.w	r8, r2, r1
 8006058:	4629      	mov	r1, r5
 800605a:	eb43 0901 	adc.w	r9, r3, r1
 800605e:	f04f 0200 	mov.w	r2, #0
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800606a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800606e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006072:	4690      	mov	r8, r2
 8006074:	4699      	mov	r9, r3
 8006076:	4623      	mov	r3, r4
 8006078:	eb18 0303 	adds.w	r3, r8, r3
 800607c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006080:	462b      	mov	r3, r5
 8006082:	eb49 0303 	adc.w	r3, r9, r3
 8006086:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800608a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006096:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800609a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800609e:	460b      	mov	r3, r1
 80060a0:	18db      	adds	r3, r3, r3
 80060a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80060a4:	4613      	mov	r3, r2
 80060a6:	eb42 0303 	adc.w	r3, r2, r3
 80060aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80060ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80060b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80060b4:	f7fa fdd0 	bl	8000c58 <__aeabi_uldivmod>
 80060b8:	4602      	mov	r2, r0
 80060ba:	460b      	mov	r3, r1
 80060bc:	4b61      	ldr	r3, [pc, #388]	@ (8006244 <UART_SetConfig+0x2d4>)
 80060be:	fba3 2302 	umull	r2, r3, r3, r2
 80060c2:	095b      	lsrs	r3, r3, #5
 80060c4:	011c      	lsls	r4, r3, #4
 80060c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060ca:	2200      	movs	r2, #0
 80060cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80060d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80060d8:	4642      	mov	r2, r8
 80060da:	464b      	mov	r3, r9
 80060dc:	1891      	adds	r1, r2, r2
 80060de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80060e0:	415b      	adcs	r3, r3
 80060e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80060e8:	4641      	mov	r1, r8
 80060ea:	eb12 0a01 	adds.w	sl, r2, r1
 80060ee:	4649      	mov	r1, r9
 80060f0:	eb43 0b01 	adc.w	fp, r3, r1
 80060f4:	f04f 0200 	mov.w	r2, #0
 80060f8:	f04f 0300 	mov.w	r3, #0
 80060fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006100:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006104:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006108:	4692      	mov	sl, r2
 800610a:	469b      	mov	fp, r3
 800610c:	4643      	mov	r3, r8
 800610e:	eb1a 0303 	adds.w	r3, sl, r3
 8006112:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006116:	464b      	mov	r3, r9
 8006118:	eb4b 0303 	adc.w	r3, fp, r3
 800611c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800612c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006130:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006134:	460b      	mov	r3, r1
 8006136:	18db      	adds	r3, r3, r3
 8006138:	643b      	str	r3, [r7, #64]	@ 0x40
 800613a:	4613      	mov	r3, r2
 800613c:	eb42 0303 	adc.w	r3, r2, r3
 8006140:	647b      	str	r3, [r7, #68]	@ 0x44
 8006142:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006146:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800614a:	f7fa fd85 	bl	8000c58 <__aeabi_uldivmod>
 800614e:	4602      	mov	r2, r0
 8006150:	460b      	mov	r3, r1
 8006152:	4611      	mov	r1, r2
 8006154:	4b3b      	ldr	r3, [pc, #236]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006156:	fba3 2301 	umull	r2, r3, r3, r1
 800615a:	095b      	lsrs	r3, r3, #5
 800615c:	2264      	movs	r2, #100	@ 0x64
 800615e:	fb02 f303 	mul.w	r3, r2, r3
 8006162:	1acb      	subs	r3, r1, r3
 8006164:	00db      	lsls	r3, r3, #3
 8006166:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800616a:	4b36      	ldr	r3, [pc, #216]	@ (8006244 <UART_SetConfig+0x2d4>)
 800616c:	fba3 2302 	umull	r2, r3, r3, r2
 8006170:	095b      	lsrs	r3, r3, #5
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006178:	441c      	add	r4, r3
 800617a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800617e:	2200      	movs	r2, #0
 8006180:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006184:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006188:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800618c:	4642      	mov	r2, r8
 800618e:	464b      	mov	r3, r9
 8006190:	1891      	adds	r1, r2, r2
 8006192:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006194:	415b      	adcs	r3, r3
 8006196:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006198:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800619c:	4641      	mov	r1, r8
 800619e:	1851      	adds	r1, r2, r1
 80061a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80061a2:	4649      	mov	r1, r9
 80061a4:	414b      	adcs	r3, r1
 80061a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80061a8:	f04f 0200 	mov.w	r2, #0
 80061ac:	f04f 0300 	mov.w	r3, #0
 80061b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80061b4:	4659      	mov	r1, fp
 80061b6:	00cb      	lsls	r3, r1, #3
 80061b8:	4651      	mov	r1, sl
 80061ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061be:	4651      	mov	r1, sl
 80061c0:	00ca      	lsls	r2, r1, #3
 80061c2:	4610      	mov	r0, r2
 80061c4:	4619      	mov	r1, r3
 80061c6:	4603      	mov	r3, r0
 80061c8:	4642      	mov	r2, r8
 80061ca:	189b      	adds	r3, r3, r2
 80061cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061d0:	464b      	mov	r3, r9
 80061d2:	460a      	mov	r2, r1
 80061d4:	eb42 0303 	adc.w	r3, r2, r3
 80061d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80061ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061f0:	460b      	mov	r3, r1
 80061f2:	18db      	adds	r3, r3, r3
 80061f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061f6:	4613      	mov	r3, r2
 80061f8:	eb42 0303 	adc.w	r3, r2, r3
 80061fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006202:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006206:	f7fa fd27 	bl	8000c58 <__aeabi_uldivmod>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4b0d      	ldr	r3, [pc, #52]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006210:	fba3 1302 	umull	r1, r3, r3, r2
 8006214:	095b      	lsrs	r3, r3, #5
 8006216:	2164      	movs	r1, #100	@ 0x64
 8006218:	fb01 f303 	mul.w	r3, r1, r3
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	00db      	lsls	r3, r3, #3
 8006220:	3332      	adds	r3, #50	@ 0x32
 8006222:	4a08      	ldr	r2, [pc, #32]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006224:	fba2 2303 	umull	r2, r3, r2, r3
 8006228:	095b      	lsrs	r3, r3, #5
 800622a:	f003 0207 	and.w	r2, r3, #7
 800622e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4422      	add	r2, r4
 8006236:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006238:	e106      	b.n	8006448 <UART_SetConfig+0x4d8>
 800623a:	bf00      	nop
 800623c:	40011000 	.word	0x40011000
 8006240:	40011400 	.word	0x40011400
 8006244:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006248:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800624c:	2200      	movs	r2, #0
 800624e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006252:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006256:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800625a:	4642      	mov	r2, r8
 800625c:	464b      	mov	r3, r9
 800625e:	1891      	adds	r1, r2, r2
 8006260:	6239      	str	r1, [r7, #32]
 8006262:	415b      	adcs	r3, r3
 8006264:	627b      	str	r3, [r7, #36]	@ 0x24
 8006266:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800626a:	4641      	mov	r1, r8
 800626c:	1854      	adds	r4, r2, r1
 800626e:	4649      	mov	r1, r9
 8006270:	eb43 0501 	adc.w	r5, r3, r1
 8006274:	f04f 0200 	mov.w	r2, #0
 8006278:	f04f 0300 	mov.w	r3, #0
 800627c:	00eb      	lsls	r3, r5, #3
 800627e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006282:	00e2      	lsls	r2, r4, #3
 8006284:	4614      	mov	r4, r2
 8006286:	461d      	mov	r5, r3
 8006288:	4643      	mov	r3, r8
 800628a:	18e3      	adds	r3, r4, r3
 800628c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006290:	464b      	mov	r3, r9
 8006292:	eb45 0303 	adc.w	r3, r5, r3
 8006296:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800629a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80062aa:	f04f 0200 	mov.w	r2, #0
 80062ae:	f04f 0300 	mov.w	r3, #0
 80062b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80062b6:	4629      	mov	r1, r5
 80062b8:	008b      	lsls	r3, r1, #2
 80062ba:	4621      	mov	r1, r4
 80062bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062c0:	4621      	mov	r1, r4
 80062c2:	008a      	lsls	r2, r1, #2
 80062c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062c8:	f7fa fcc6 	bl	8000c58 <__aeabi_uldivmod>
 80062cc:	4602      	mov	r2, r0
 80062ce:	460b      	mov	r3, r1
 80062d0:	4b60      	ldr	r3, [pc, #384]	@ (8006454 <UART_SetConfig+0x4e4>)
 80062d2:	fba3 2302 	umull	r2, r3, r3, r2
 80062d6:	095b      	lsrs	r3, r3, #5
 80062d8:	011c      	lsls	r4, r3, #4
 80062da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062de:	2200      	movs	r2, #0
 80062e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80062e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80062ec:	4642      	mov	r2, r8
 80062ee:	464b      	mov	r3, r9
 80062f0:	1891      	adds	r1, r2, r2
 80062f2:	61b9      	str	r1, [r7, #24]
 80062f4:	415b      	adcs	r3, r3
 80062f6:	61fb      	str	r3, [r7, #28]
 80062f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062fc:	4641      	mov	r1, r8
 80062fe:	1851      	adds	r1, r2, r1
 8006300:	6139      	str	r1, [r7, #16]
 8006302:	4649      	mov	r1, r9
 8006304:	414b      	adcs	r3, r1
 8006306:	617b      	str	r3, [r7, #20]
 8006308:	f04f 0200 	mov.w	r2, #0
 800630c:	f04f 0300 	mov.w	r3, #0
 8006310:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006314:	4659      	mov	r1, fp
 8006316:	00cb      	lsls	r3, r1, #3
 8006318:	4651      	mov	r1, sl
 800631a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800631e:	4651      	mov	r1, sl
 8006320:	00ca      	lsls	r2, r1, #3
 8006322:	4610      	mov	r0, r2
 8006324:	4619      	mov	r1, r3
 8006326:	4603      	mov	r3, r0
 8006328:	4642      	mov	r2, r8
 800632a:	189b      	adds	r3, r3, r2
 800632c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006330:	464b      	mov	r3, r9
 8006332:	460a      	mov	r2, r1
 8006334:	eb42 0303 	adc.w	r3, r2, r3
 8006338:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800633c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006346:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006348:	f04f 0200 	mov.w	r2, #0
 800634c:	f04f 0300 	mov.w	r3, #0
 8006350:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006354:	4649      	mov	r1, r9
 8006356:	008b      	lsls	r3, r1, #2
 8006358:	4641      	mov	r1, r8
 800635a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800635e:	4641      	mov	r1, r8
 8006360:	008a      	lsls	r2, r1, #2
 8006362:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006366:	f7fa fc77 	bl	8000c58 <__aeabi_uldivmod>
 800636a:	4602      	mov	r2, r0
 800636c:	460b      	mov	r3, r1
 800636e:	4611      	mov	r1, r2
 8006370:	4b38      	ldr	r3, [pc, #224]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006372:	fba3 2301 	umull	r2, r3, r3, r1
 8006376:	095b      	lsrs	r3, r3, #5
 8006378:	2264      	movs	r2, #100	@ 0x64
 800637a:	fb02 f303 	mul.w	r3, r2, r3
 800637e:	1acb      	subs	r3, r1, r3
 8006380:	011b      	lsls	r3, r3, #4
 8006382:	3332      	adds	r3, #50	@ 0x32
 8006384:	4a33      	ldr	r2, [pc, #204]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006386:	fba2 2303 	umull	r2, r3, r2, r3
 800638a:	095b      	lsrs	r3, r3, #5
 800638c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006390:	441c      	add	r4, r3
 8006392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006396:	2200      	movs	r2, #0
 8006398:	673b      	str	r3, [r7, #112]	@ 0x70
 800639a:	677a      	str	r2, [r7, #116]	@ 0x74
 800639c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063a0:	4642      	mov	r2, r8
 80063a2:	464b      	mov	r3, r9
 80063a4:	1891      	adds	r1, r2, r2
 80063a6:	60b9      	str	r1, [r7, #8]
 80063a8:	415b      	adcs	r3, r3
 80063aa:	60fb      	str	r3, [r7, #12]
 80063ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063b0:	4641      	mov	r1, r8
 80063b2:	1851      	adds	r1, r2, r1
 80063b4:	6039      	str	r1, [r7, #0]
 80063b6:	4649      	mov	r1, r9
 80063b8:	414b      	adcs	r3, r1
 80063ba:	607b      	str	r3, [r7, #4]
 80063bc:	f04f 0200 	mov.w	r2, #0
 80063c0:	f04f 0300 	mov.w	r3, #0
 80063c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063c8:	4659      	mov	r1, fp
 80063ca:	00cb      	lsls	r3, r1, #3
 80063cc:	4651      	mov	r1, sl
 80063ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063d2:	4651      	mov	r1, sl
 80063d4:	00ca      	lsls	r2, r1, #3
 80063d6:	4610      	mov	r0, r2
 80063d8:	4619      	mov	r1, r3
 80063da:	4603      	mov	r3, r0
 80063dc:	4642      	mov	r2, r8
 80063de:	189b      	adds	r3, r3, r2
 80063e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063e2:	464b      	mov	r3, r9
 80063e4:	460a      	mov	r2, r1
 80063e6:	eb42 0303 	adc.w	r3, r2, r3
 80063ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80063f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80063f8:	f04f 0200 	mov.w	r2, #0
 80063fc:	f04f 0300 	mov.w	r3, #0
 8006400:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006404:	4649      	mov	r1, r9
 8006406:	008b      	lsls	r3, r1, #2
 8006408:	4641      	mov	r1, r8
 800640a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800640e:	4641      	mov	r1, r8
 8006410:	008a      	lsls	r2, r1, #2
 8006412:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006416:	f7fa fc1f 	bl	8000c58 <__aeabi_uldivmod>
 800641a:	4602      	mov	r2, r0
 800641c:	460b      	mov	r3, r1
 800641e:	4b0d      	ldr	r3, [pc, #52]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006420:	fba3 1302 	umull	r1, r3, r3, r2
 8006424:	095b      	lsrs	r3, r3, #5
 8006426:	2164      	movs	r1, #100	@ 0x64
 8006428:	fb01 f303 	mul.w	r3, r1, r3
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	011b      	lsls	r3, r3, #4
 8006430:	3332      	adds	r3, #50	@ 0x32
 8006432:	4a08      	ldr	r2, [pc, #32]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006434:	fba2 2303 	umull	r2, r3, r2, r3
 8006438:	095b      	lsrs	r3, r3, #5
 800643a:	f003 020f 	and.w	r2, r3, #15
 800643e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4422      	add	r2, r4
 8006446:	609a      	str	r2, [r3, #8]
}
 8006448:	bf00      	nop
 800644a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800644e:	46bd      	mov	sp, r7
 8006450:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006454:	51eb851f 	.word	0x51eb851f

08006458 <__cvt>:
 8006458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800645c:	ec57 6b10 	vmov	r6, r7, d0
 8006460:	2f00      	cmp	r7, #0
 8006462:	460c      	mov	r4, r1
 8006464:	4619      	mov	r1, r3
 8006466:	463b      	mov	r3, r7
 8006468:	bfbb      	ittet	lt
 800646a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800646e:	461f      	movlt	r7, r3
 8006470:	2300      	movge	r3, #0
 8006472:	232d      	movlt	r3, #45	@ 0x2d
 8006474:	700b      	strb	r3, [r1, #0]
 8006476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006478:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800647c:	4691      	mov	r9, r2
 800647e:	f023 0820 	bic.w	r8, r3, #32
 8006482:	bfbc      	itt	lt
 8006484:	4632      	movlt	r2, r6
 8006486:	4616      	movlt	r6, r2
 8006488:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800648c:	d005      	beq.n	800649a <__cvt+0x42>
 800648e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006492:	d100      	bne.n	8006496 <__cvt+0x3e>
 8006494:	3401      	adds	r4, #1
 8006496:	2102      	movs	r1, #2
 8006498:	e000      	b.n	800649c <__cvt+0x44>
 800649a:	2103      	movs	r1, #3
 800649c:	ab03      	add	r3, sp, #12
 800649e:	9301      	str	r3, [sp, #4]
 80064a0:	ab02      	add	r3, sp, #8
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	ec47 6b10 	vmov	d0, r6, r7
 80064a8:	4653      	mov	r3, sl
 80064aa:	4622      	mov	r2, r4
 80064ac:	f000 ff60 	bl	8007370 <_dtoa_r>
 80064b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80064b4:	4605      	mov	r5, r0
 80064b6:	d119      	bne.n	80064ec <__cvt+0x94>
 80064b8:	f019 0f01 	tst.w	r9, #1
 80064bc:	d00e      	beq.n	80064dc <__cvt+0x84>
 80064be:	eb00 0904 	add.w	r9, r0, r4
 80064c2:	2200      	movs	r2, #0
 80064c4:	2300      	movs	r3, #0
 80064c6:	4630      	mov	r0, r6
 80064c8:	4639      	mov	r1, r7
 80064ca:	f7fa fb05 	bl	8000ad8 <__aeabi_dcmpeq>
 80064ce:	b108      	cbz	r0, 80064d4 <__cvt+0x7c>
 80064d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80064d4:	2230      	movs	r2, #48	@ 0x30
 80064d6:	9b03      	ldr	r3, [sp, #12]
 80064d8:	454b      	cmp	r3, r9
 80064da:	d31e      	bcc.n	800651a <__cvt+0xc2>
 80064dc:	9b03      	ldr	r3, [sp, #12]
 80064de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80064e0:	1b5b      	subs	r3, r3, r5
 80064e2:	4628      	mov	r0, r5
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	b004      	add	sp, #16
 80064e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80064f0:	eb00 0904 	add.w	r9, r0, r4
 80064f4:	d1e5      	bne.n	80064c2 <__cvt+0x6a>
 80064f6:	7803      	ldrb	r3, [r0, #0]
 80064f8:	2b30      	cmp	r3, #48	@ 0x30
 80064fa:	d10a      	bne.n	8006512 <__cvt+0xba>
 80064fc:	2200      	movs	r2, #0
 80064fe:	2300      	movs	r3, #0
 8006500:	4630      	mov	r0, r6
 8006502:	4639      	mov	r1, r7
 8006504:	f7fa fae8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006508:	b918      	cbnz	r0, 8006512 <__cvt+0xba>
 800650a:	f1c4 0401 	rsb	r4, r4, #1
 800650e:	f8ca 4000 	str.w	r4, [sl]
 8006512:	f8da 3000 	ldr.w	r3, [sl]
 8006516:	4499      	add	r9, r3
 8006518:	e7d3      	b.n	80064c2 <__cvt+0x6a>
 800651a:	1c59      	adds	r1, r3, #1
 800651c:	9103      	str	r1, [sp, #12]
 800651e:	701a      	strb	r2, [r3, #0]
 8006520:	e7d9      	b.n	80064d6 <__cvt+0x7e>

08006522 <__exponent>:
 8006522:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006524:	2900      	cmp	r1, #0
 8006526:	bfba      	itte	lt
 8006528:	4249      	neglt	r1, r1
 800652a:	232d      	movlt	r3, #45	@ 0x2d
 800652c:	232b      	movge	r3, #43	@ 0x2b
 800652e:	2909      	cmp	r1, #9
 8006530:	7002      	strb	r2, [r0, #0]
 8006532:	7043      	strb	r3, [r0, #1]
 8006534:	dd29      	ble.n	800658a <__exponent+0x68>
 8006536:	f10d 0307 	add.w	r3, sp, #7
 800653a:	461d      	mov	r5, r3
 800653c:	270a      	movs	r7, #10
 800653e:	461a      	mov	r2, r3
 8006540:	fbb1 f6f7 	udiv	r6, r1, r7
 8006544:	fb07 1416 	mls	r4, r7, r6, r1
 8006548:	3430      	adds	r4, #48	@ 0x30
 800654a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800654e:	460c      	mov	r4, r1
 8006550:	2c63      	cmp	r4, #99	@ 0x63
 8006552:	f103 33ff 	add.w	r3, r3, #4294967295
 8006556:	4631      	mov	r1, r6
 8006558:	dcf1      	bgt.n	800653e <__exponent+0x1c>
 800655a:	3130      	adds	r1, #48	@ 0x30
 800655c:	1e94      	subs	r4, r2, #2
 800655e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006562:	1c41      	adds	r1, r0, #1
 8006564:	4623      	mov	r3, r4
 8006566:	42ab      	cmp	r3, r5
 8006568:	d30a      	bcc.n	8006580 <__exponent+0x5e>
 800656a:	f10d 0309 	add.w	r3, sp, #9
 800656e:	1a9b      	subs	r3, r3, r2
 8006570:	42ac      	cmp	r4, r5
 8006572:	bf88      	it	hi
 8006574:	2300      	movhi	r3, #0
 8006576:	3302      	adds	r3, #2
 8006578:	4403      	add	r3, r0
 800657a:	1a18      	subs	r0, r3, r0
 800657c:	b003      	add	sp, #12
 800657e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006580:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006584:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006588:	e7ed      	b.n	8006566 <__exponent+0x44>
 800658a:	2330      	movs	r3, #48	@ 0x30
 800658c:	3130      	adds	r1, #48	@ 0x30
 800658e:	7083      	strb	r3, [r0, #2]
 8006590:	70c1      	strb	r1, [r0, #3]
 8006592:	1d03      	adds	r3, r0, #4
 8006594:	e7f1      	b.n	800657a <__exponent+0x58>
	...

08006598 <_printf_float>:
 8006598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800659c:	b08d      	sub	sp, #52	@ 0x34
 800659e:	460c      	mov	r4, r1
 80065a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80065a4:	4616      	mov	r6, r2
 80065a6:	461f      	mov	r7, r3
 80065a8:	4605      	mov	r5, r0
 80065aa:	f000 fde1 	bl	8007170 <_localeconv_r>
 80065ae:	6803      	ldr	r3, [r0, #0]
 80065b0:	9304      	str	r3, [sp, #16]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7f9 fe64 	bl	8000280 <strlen>
 80065b8:	2300      	movs	r3, #0
 80065ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80065bc:	f8d8 3000 	ldr.w	r3, [r8]
 80065c0:	9005      	str	r0, [sp, #20]
 80065c2:	3307      	adds	r3, #7
 80065c4:	f023 0307 	bic.w	r3, r3, #7
 80065c8:	f103 0208 	add.w	r2, r3, #8
 80065cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80065d0:	f8d4 b000 	ldr.w	fp, [r4]
 80065d4:	f8c8 2000 	str.w	r2, [r8]
 80065d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80065dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80065e0:	9307      	str	r3, [sp, #28]
 80065e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80065e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80065ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065ee:	4b9c      	ldr	r3, [pc, #624]	@ (8006860 <_printf_float+0x2c8>)
 80065f0:	f04f 32ff 	mov.w	r2, #4294967295
 80065f4:	f7fa faa2 	bl	8000b3c <__aeabi_dcmpun>
 80065f8:	bb70      	cbnz	r0, 8006658 <_printf_float+0xc0>
 80065fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065fe:	4b98      	ldr	r3, [pc, #608]	@ (8006860 <_printf_float+0x2c8>)
 8006600:	f04f 32ff 	mov.w	r2, #4294967295
 8006604:	f7fa fa7c 	bl	8000b00 <__aeabi_dcmple>
 8006608:	bb30      	cbnz	r0, 8006658 <_printf_float+0xc0>
 800660a:	2200      	movs	r2, #0
 800660c:	2300      	movs	r3, #0
 800660e:	4640      	mov	r0, r8
 8006610:	4649      	mov	r1, r9
 8006612:	f7fa fa6b 	bl	8000aec <__aeabi_dcmplt>
 8006616:	b110      	cbz	r0, 800661e <_printf_float+0x86>
 8006618:	232d      	movs	r3, #45	@ 0x2d
 800661a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800661e:	4a91      	ldr	r2, [pc, #580]	@ (8006864 <_printf_float+0x2cc>)
 8006620:	4b91      	ldr	r3, [pc, #580]	@ (8006868 <_printf_float+0x2d0>)
 8006622:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006626:	bf8c      	ite	hi
 8006628:	4690      	movhi	r8, r2
 800662a:	4698      	movls	r8, r3
 800662c:	2303      	movs	r3, #3
 800662e:	6123      	str	r3, [r4, #16]
 8006630:	f02b 0304 	bic.w	r3, fp, #4
 8006634:	6023      	str	r3, [r4, #0]
 8006636:	f04f 0900 	mov.w	r9, #0
 800663a:	9700      	str	r7, [sp, #0]
 800663c:	4633      	mov	r3, r6
 800663e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006640:	4621      	mov	r1, r4
 8006642:	4628      	mov	r0, r5
 8006644:	f000 f9d2 	bl	80069ec <_printf_common>
 8006648:	3001      	adds	r0, #1
 800664a:	f040 808d 	bne.w	8006768 <_printf_float+0x1d0>
 800664e:	f04f 30ff 	mov.w	r0, #4294967295
 8006652:	b00d      	add	sp, #52	@ 0x34
 8006654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006658:	4642      	mov	r2, r8
 800665a:	464b      	mov	r3, r9
 800665c:	4640      	mov	r0, r8
 800665e:	4649      	mov	r1, r9
 8006660:	f7fa fa6c 	bl	8000b3c <__aeabi_dcmpun>
 8006664:	b140      	cbz	r0, 8006678 <_printf_float+0xe0>
 8006666:	464b      	mov	r3, r9
 8006668:	2b00      	cmp	r3, #0
 800666a:	bfbc      	itt	lt
 800666c:	232d      	movlt	r3, #45	@ 0x2d
 800666e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006672:	4a7e      	ldr	r2, [pc, #504]	@ (800686c <_printf_float+0x2d4>)
 8006674:	4b7e      	ldr	r3, [pc, #504]	@ (8006870 <_printf_float+0x2d8>)
 8006676:	e7d4      	b.n	8006622 <_printf_float+0x8a>
 8006678:	6863      	ldr	r3, [r4, #4]
 800667a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800667e:	9206      	str	r2, [sp, #24]
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	d13b      	bne.n	80066fc <_printf_float+0x164>
 8006684:	2306      	movs	r3, #6
 8006686:	6063      	str	r3, [r4, #4]
 8006688:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800668c:	2300      	movs	r3, #0
 800668e:	6022      	str	r2, [r4, #0]
 8006690:	9303      	str	r3, [sp, #12]
 8006692:	ab0a      	add	r3, sp, #40	@ 0x28
 8006694:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006698:	ab09      	add	r3, sp, #36	@ 0x24
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	6861      	ldr	r1, [r4, #4]
 800669e:	ec49 8b10 	vmov	d0, r8, r9
 80066a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80066a6:	4628      	mov	r0, r5
 80066a8:	f7ff fed6 	bl	8006458 <__cvt>
 80066ac:	9b06      	ldr	r3, [sp, #24]
 80066ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066b0:	2b47      	cmp	r3, #71	@ 0x47
 80066b2:	4680      	mov	r8, r0
 80066b4:	d129      	bne.n	800670a <_printf_float+0x172>
 80066b6:	1cc8      	adds	r0, r1, #3
 80066b8:	db02      	blt.n	80066c0 <_printf_float+0x128>
 80066ba:	6863      	ldr	r3, [r4, #4]
 80066bc:	4299      	cmp	r1, r3
 80066be:	dd41      	ble.n	8006744 <_printf_float+0x1ac>
 80066c0:	f1aa 0a02 	sub.w	sl, sl, #2
 80066c4:	fa5f fa8a 	uxtb.w	sl, sl
 80066c8:	3901      	subs	r1, #1
 80066ca:	4652      	mov	r2, sl
 80066cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80066d0:	9109      	str	r1, [sp, #36]	@ 0x24
 80066d2:	f7ff ff26 	bl	8006522 <__exponent>
 80066d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066d8:	1813      	adds	r3, r2, r0
 80066da:	2a01      	cmp	r2, #1
 80066dc:	4681      	mov	r9, r0
 80066de:	6123      	str	r3, [r4, #16]
 80066e0:	dc02      	bgt.n	80066e8 <_printf_float+0x150>
 80066e2:	6822      	ldr	r2, [r4, #0]
 80066e4:	07d2      	lsls	r2, r2, #31
 80066e6:	d501      	bpl.n	80066ec <_printf_float+0x154>
 80066e8:	3301      	adds	r3, #1
 80066ea:	6123      	str	r3, [r4, #16]
 80066ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d0a2      	beq.n	800663a <_printf_float+0xa2>
 80066f4:	232d      	movs	r3, #45	@ 0x2d
 80066f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066fa:	e79e      	b.n	800663a <_printf_float+0xa2>
 80066fc:	9a06      	ldr	r2, [sp, #24]
 80066fe:	2a47      	cmp	r2, #71	@ 0x47
 8006700:	d1c2      	bne.n	8006688 <_printf_float+0xf0>
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1c0      	bne.n	8006688 <_printf_float+0xf0>
 8006706:	2301      	movs	r3, #1
 8006708:	e7bd      	b.n	8006686 <_printf_float+0xee>
 800670a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800670e:	d9db      	bls.n	80066c8 <_printf_float+0x130>
 8006710:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006714:	d118      	bne.n	8006748 <_printf_float+0x1b0>
 8006716:	2900      	cmp	r1, #0
 8006718:	6863      	ldr	r3, [r4, #4]
 800671a:	dd0b      	ble.n	8006734 <_printf_float+0x19c>
 800671c:	6121      	str	r1, [r4, #16]
 800671e:	b913      	cbnz	r3, 8006726 <_printf_float+0x18e>
 8006720:	6822      	ldr	r2, [r4, #0]
 8006722:	07d0      	lsls	r0, r2, #31
 8006724:	d502      	bpl.n	800672c <_printf_float+0x194>
 8006726:	3301      	adds	r3, #1
 8006728:	440b      	add	r3, r1
 800672a:	6123      	str	r3, [r4, #16]
 800672c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800672e:	f04f 0900 	mov.w	r9, #0
 8006732:	e7db      	b.n	80066ec <_printf_float+0x154>
 8006734:	b913      	cbnz	r3, 800673c <_printf_float+0x1a4>
 8006736:	6822      	ldr	r2, [r4, #0]
 8006738:	07d2      	lsls	r2, r2, #31
 800673a:	d501      	bpl.n	8006740 <_printf_float+0x1a8>
 800673c:	3302      	adds	r3, #2
 800673e:	e7f4      	b.n	800672a <_printf_float+0x192>
 8006740:	2301      	movs	r3, #1
 8006742:	e7f2      	b.n	800672a <_printf_float+0x192>
 8006744:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006748:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800674a:	4299      	cmp	r1, r3
 800674c:	db05      	blt.n	800675a <_printf_float+0x1c2>
 800674e:	6823      	ldr	r3, [r4, #0]
 8006750:	6121      	str	r1, [r4, #16]
 8006752:	07d8      	lsls	r0, r3, #31
 8006754:	d5ea      	bpl.n	800672c <_printf_float+0x194>
 8006756:	1c4b      	adds	r3, r1, #1
 8006758:	e7e7      	b.n	800672a <_printf_float+0x192>
 800675a:	2900      	cmp	r1, #0
 800675c:	bfd4      	ite	le
 800675e:	f1c1 0202 	rsble	r2, r1, #2
 8006762:	2201      	movgt	r2, #1
 8006764:	4413      	add	r3, r2
 8006766:	e7e0      	b.n	800672a <_printf_float+0x192>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	055a      	lsls	r2, r3, #21
 800676c:	d407      	bmi.n	800677e <_printf_float+0x1e6>
 800676e:	6923      	ldr	r3, [r4, #16]
 8006770:	4642      	mov	r2, r8
 8006772:	4631      	mov	r1, r6
 8006774:	4628      	mov	r0, r5
 8006776:	47b8      	blx	r7
 8006778:	3001      	adds	r0, #1
 800677a:	d12b      	bne.n	80067d4 <_printf_float+0x23c>
 800677c:	e767      	b.n	800664e <_printf_float+0xb6>
 800677e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006782:	f240 80dd 	bls.w	8006940 <_printf_float+0x3a8>
 8006786:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800678a:	2200      	movs	r2, #0
 800678c:	2300      	movs	r3, #0
 800678e:	f7fa f9a3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006792:	2800      	cmp	r0, #0
 8006794:	d033      	beq.n	80067fe <_printf_float+0x266>
 8006796:	4a37      	ldr	r2, [pc, #220]	@ (8006874 <_printf_float+0x2dc>)
 8006798:	2301      	movs	r3, #1
 800679a:	4631      	mov	r1, r6
 800679c:	4628      	mov	r0, r5
 800679e:	47b8      	blx	r7
 80067a0:	3001      	adds	r0, #1
 80067a2:	f43f af54 	beq.w	800664e <_printf_float+0xb6>
 80067a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80067aa:	4543      	cmp	r3, r8
 80067ac:	db02      	blt.n	80067b4 <_printf_float+0x21c>
 80067ae:	6823      	ldr	r3, [r4, #0]
 80067b0:	07d8      	lsls	r0, r3, #31
 80067b2:	d50f      	bpl.n	80067d4 <_printf_float+0x23c>
 80067b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067b8:	4631      	mov	r1, r6
 80067ba:	4628      	mov	r0, r5
 80067bc:	47b8      	blx	r7
 80067be:	3001      	adds	r0, #1
 80067c0:	f43f af45 	beq.w	800664e <_printf_float+0xb6>
 80067c4:	f04f 0900 	mov.w	r9, #0
 80067c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80067cc:	f104 0a1a 	add.w	sl, r4, #26
 80067d0:	45c8      	cmp	r8, r9
 80067d2:	dc09      	bgt.n	80067e8 <_printf_float+0x250>
 80067d4:	6823      	ldr	r3, [r4, #0]
 80067d6:	079b      	lsls	r3, r3, #30
 80067d8:	f100 8103 	bmi.w	80069e2 <_printf_float+0x44a>
 80067dc:	68e0      	ldr	r0, [r4, #12]
 80067de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067e0:	4298      	cmp	r0, r3
 80067e2:	bfb8      	it	lt
 80067e4:	4618      	movlt	r0, r3
 80067e6:	e734      	b.n	8006652 <_printf_float+0xba>
 80067e8:	2301      	movs	r3, #1
 80067ea:	4652      	mov	r2, sl
 80067ec:	4631      	mov	r1, r6
 80067ee:	4628      	mov	r0, r5
 80067f0:	47b8      	blx	r7
 80067f2:	3001      	adds	r0, #1
 80067f4:	f43f af2b 	beq.w	800664e <_printf_float+0xb6>
 80067f8:	f109 0901 	add.w	r9, r9, #1
 80067fc:	e7e8      	b.n	80067d0 <_printf_float+0x238>
 80067fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006800:	2b00      	cmp	r3, #0
 8006802:	dc39      	bgt.n	8006878 <_printf_float+0x2e0>
 8006804:	4a1b      	ldr	r2, [pc, #108]	@ (8006874 <_printf_float+0x2dc>)
 8006806:	2301      	movs	r3, #1
 8006808:	4631      	mov	r1, r6
 800680a:	4628      	mov	r0, r5
 800680c:	47b8      	blx	r7
 800680e:	3001      	adds	r0, #1
 8006810:	f43f af1d 	beq.w	800664e <_printf_float+0xb6>
 8006814:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006818:	ea59 0303 	orrs.w	r3, r9, r3
 800681c:	d102      	bne.n	8006824 <_printf_float+0x28c>
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	07d9      	lsls	r1, r3, #31
 8006822:	d5d7      	bpl.n	80067d4 <_printf_float+0x23c>
 8006824:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006828:	4631      	mov	r1, r6
 800682a:	4628      	mov	r0, r5
 800682c:	47b8      	blx	r7
 800682e:	3001      	adds	r0, #1
 8006830:	f43f af0d 	beq.w	800664e <_printf_float+0xb6>
 8006834:	f04f 0a00 	mov.w	sl, #0
 8006838:	f104 0b1a 	add.w	fp, r4, #26
 800683c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800683e:	425b      	negs	r3, r3
 8006840:	4553      	cmp	r3, sl
 8006842:	dc01      	bgt.n	8006848 <_printf_float+0x2b0>
 8006844:	464b      	mov	r3, r9
 8006846:	e793      	b.n	8006770 <_printf_float+0x1d8>
 8006848:	2301      	movs	r3, #1
 800684a:	465a      	mov	r2, fp
 800684c:	4631      	mov	r1, r6
 800684e:	4628      	mov	r0, r5
 8006850:	47b8      	blx	r7
 8006852:	3001      	adds	r0, #1
 8006854:	f43f aefb 	beq.w	800664e <_printf_float+0xb6>
 8006858:	f10a 0a01 	add.w	sl, sl, #1
 800685c:	e7ee      	b.n	800683c <_printf_float+0x2a4>
 800685e:	bf00      	nop
 8006860:	7fefffff 	.word	0x7fefffff
 8006864:	0800947c 	.word	0x0800947c
 8006868:	08009478 	.word	0x08009478
 800686c:	08009484 	.word	0x08009484
 8006870:	08009480 	.word	0x08009480
 8006874:	08009488 	.word	0x08009488
 8006878:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800687a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800687e:	4553      	cmp	r3, sl
 8006880:	bfa8      	it	ge
 8006882:	4653      	movge	r3, sl
 8006884:	2b00      	cmp	r3, #0
 8006886:	4699      	mov	r9, r3
 8006888:	dc36      	bgt.n	80068f8 <_printf_float+0x360>
 800688a:	f04f 0b00 	mov.w	fp, #0
 800688e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006892:	f104 021a 	add.w	r2, r4, #26
 8006896:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006898:	9306      	str	r3, [sp, #24]
 800689a:	eba3 0309 	sub.w	r3, r3, r9
 800689e:	455b      	cmp	r3, fp
 80068a0:	dc31      	bgt.n	8006906 <_printf_float+0x36e>
 80068a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a4:	459a      	cmp	sl, r3
 80068a6:	dc3a      	bgt.n	800691e <_printf_float+0x386>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	07da      	lsls	r2, r3, #31
 80068ac:	d437      	bmi.n	800691e <_printf_float+0x386>
 80068ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068b0:	ebaa 0903 	sub.w	r9, sl, r3
 80068b4:	9b06      	ldr	r3, [sp, #24]
 80068b6:	ebaa 0303 	sub.w	r3, sl, r3
 80068ba:	4599      	cmp	r9, r3
 80068bc:	bfa8      	it	ge
 80068be:	4699      	movge	r9, r3
 80068c0:	f1b9 0f00 	cmp.w	r9, #0
 80068c4:	dc33      	bgt.n	800692e <_printf_float+0x396>
 80068c6:	f04f 0800 	mov.w	r8, #0
 80068ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068ce:	f104 0b1a 	add.w	fp, r4, #26
 80068d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068d4:	ebaa 0303 	sub.w	r3, sl, r3
 80068d8:	eba3 0309 	sub.w	r3, r3, r9
 80068dc:	4543      	cmp	r3, r8
 80068de:	f77f af79 	ble.w	80067d4 <_printf_float+0x23c>
 80068e2:	2301      	movs	r3, #1
 80068e4:	465a      	mov	r2, fp
 80068e6:	4631      	mov	r1, r6
 80068e8:	4628      	mov	r0, r5
 80068ea:	47b8      	blx	r7
 80068ec:	3001      	adds	r0, #1
 80068ee:	f43f aeae 	beq.w	800664e <_printf_float+0xb6>
 80068f2:	f108 0801 	add.w	r8, r8, #1
 80068f6:	e7ec      	b.n	80068d2 <_printf_float+0x33a>
 80068f8:	4642      	mov	r2, r8
 80068fa:	4631      	mov	r1, r6
 80068fc:	4628      	mov	r0, r5
 80068fe:	47b8      	blx	r7
 8006900:	3001      	adds	r0, #1
 8006902:	d1c2      	bne.n	800688a <_printf_float+0x2f2>
 8006904:	e6a3      	b.n	800664e <_printf_float+0xb6>
 8006906:	2301      	movs	r3, #1
 8006908:	4631      	mov	r1, r6
 800690a:	4628      	mov	r0, r5
 800690c:	9206      	str	r2, [sp, #24]
 800690e:	47b8      	blx	r7
 8006910:	3001      	adds	r0, #1
 8006912:	f43f ae9c 	beq.w	800664e <_printf_float+0xb6>
 8006916:	9a06      	ldr	r2, [sp, #24]
 8006918:	f10b 0b01 	add.w	fp, fp, #1
 800691c:	e7bb      	b.n	8006896 <_printf_float+0x2fe>
 800691e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006922:	4631      	mov	r1, r6
 8006924:	4628      	mov	r0, r5
 8006926:	47b8      	blx	r7
 8006928:	3001      	adds	r0, #1
 800692a:	d1c0      	bne.n	80068ae <_printf_float+0x316>
 800692c:	e68f      	b.n	800664e <_printf_float+0xb6>
 800692e:	9a06      	ldr	r2, [sp, #24]
 8006930:	464b      	mov	r3, r9
 8006932:	4442      	add	r2, r8
 8006934:	4631      	mov	r1, r6
 8006936:	4628      	mov	r0, r5
 8006938:	47b8      	blx	r7
 800693a:	3001      	adds	r0, #1
 800693c:	d1c3      	bne.n	80068c6 <_printf_float+0x32e>
 800693e:	e686      	b.n	800664e <_printf_float+0xb6>
 8006940:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006944:	f1ba 0f01 	cmp.w	sl, #1
 8006948:	dc01      	bgt.n	800694e <_printf_float+0x3b6>
 800694a:	07db      	lsls	r3, r3, #31
 800694c:	d536      	bpl.n	80069bc <_printf_float+0x424>
 800694e:	2301      	movs	r3, #1
 8006950:	4642      	mov	r2, r8
 8006952:	4631      	mov	r1, r6
 8006954:	4628      	mov	r0, r5
 8006956:	47b8      	blx	r7
 8006958:	3001      	adds	r0, #1
 800695a:	f43f ae78 	beq.w	800664e <_printf_float+0xb6>
 800695e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006962:	4631      	mov	r1, r6
 8006964:	4628      	mov	r0, r5
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	f43f ae70 	beq.w	800664e <_printf_float+0xb6>
 800696e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006972:	2200      	movs	r2, #0
 8006974:	2300      	movs	r3, #0
 8006976:	f10a 3aff 	add.w	sl, sl, #4294967295
 800697a:	f7fa f8ad 	bl	8000ad8 <__aeabi_dcmpeq>
 800697e:	b9c0      	cbnz	r0, 80069b2 <_printf_float+0x41a>
 8006980:	4653      	mov	r3, sl
 8006982:	f108 0201 	add.w	r2, r8, #1
 8006986:	4631      	mov	r1, r6
 8006988:	4628      	mov	r0, r5
 800698a:	47b8      	blx	r7
 800698c:	3001      	adds	r0, #1
 800698e:	d10c      	bne.n	80069aa <_printf_float+0x412>
 8006990:	e65d      	b.n	800664e <_printf_float+0xb6>
 8006992:	2301      	movs	r3, #1
 8006994:	465a      	mov	r2, fp
 8006996:	4631      	mov	r1, r6
 8006998:	4628      	mov	r0, r5
 800699a:	47b8      	blx	r7
 800699c:	3001      	adds	r0, #1
 800699e:	f43f ae56 	beq.w	800664e <_printf_float+0xb6>
 80069a2:	f108 0801 	add.w	r8, r8, #1
 80069a6:	45d0      	cmp	r8, sl
 80069a8:	dbf3      	blt.n	8006992 <_printf_float+0x3fa>
 80069aa:	464b      	mov	r3, r9
 80069ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80069b0:	e6df      	b.n	8006772 <_printf_float+0x1da>
 80069b2:	f04f 0800 	mov.w	r8, #0
 80069b6:	f104 0b1a 	add.w	fp, r4, #26
 80069ba:	e7f4      	b.n	80069a6 <_printf_float+0x40e>
 80069bc:	2301      	movs	r3, #1
 80069be:	4642      	mov	r2, r8
 80069c0:	e7e1      	b.n	8006986 <_printf_float+0x3ee>
 80069c2:	2301      	movs	r3, #1
 80069c4:	464a      	mov	r2, r9
 80069c6:	4631      	mov	r1, r6
 80069c8:	4628      	mov	r0, r5
 80069ca:	47b8      	blx	r7
 80069cc:	3001      	adds	r0, #1
 80069ce:	f43f ae3e 	beq.w	800664e <_printf_float+0xb6>
 80069d2:	f108 0801 	add.w	r8, r8, #1
 80069d6:	68e3      	ldr	r3, [r4, #12]
 80069d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069da:	1a5b      	subs	r3, r3, r1
 80069dc:	4543      	cmp	r3, r8
 80069de:	dcf0      	bgt.n	80069c2 <_printf_float+0x42a>
 80069e0:	e6fc      	b.n	80067dc <_printf_float+0x244>
 80069e2:	f04f 0800 	mov.w	r8, #0
 80069e6:	f104 0919 	add.w	r9, r4, #25
 80069ea:	e7f4      	b.n	80069d6 <_printf_float+0x43e>

080069ec <_printf_common>:
 80069ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f0:	4616      	mov	r6, r2
 80069f2:	4698      	mov	r8, r3
 80069f4:	688a      	ldr	r2, [r1, #8]
 80069f6:	690b      	ldr	r3, [r1, #16]
 80069f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069fc:	4293      	cmp	r3, r2
 80069fe:	bfb8      	it	lt
 8006a00:	4613      	movlt	r3, r2
 8006a02:	6033      	str	r3, [r6, #0]
 8006a04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a08:	4607      	mov	r7, r0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	b10a      	cbz	r2, 8006a12 <_printf_common+0x26>
 8006a0e:	3301      	adds	r3, #1
 8006a10:	6033      	str	r3, [r6, #0]
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	0699      	lsls	r1, r3, #26
 8006a16:	bf42      	ittt	mi
 8006a18:	6833      	ldrmi	r3, [r6, #0]
 8006a1a:	3302      	addmi	r3, #2
 8006a1c:	6033      	strmi	r3, [r6, #0]
 8006a1e:	6825      	ldr	r5, [r4, #0]
 8006a20:	f015 0506 	ands.w	r5, r5, #6
 8006a24:	d106      	bne.n	8006a34 <_printf_common+0x48>
 8006a26:	f104 0a19 	add.w	sl, r4, #25
 8006a2a:	68e3      	ldr	r3, [r4, #12]
 8006a2c:	6832      	ldr	r2, [r6, #0]
 8006a2e:	1a9b      	subs	r3, r3, r2
 8006a30:	42ab      	cmp	r3, r5
 8006a32:	dc26      	bgt.n	8006a82 <_printf_common+0x96>
 8006a34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a38:	6822      	ldr	r2, [r4, #0]
 8006a3a:	3b00      	subs	r3, #0
 8006a3c:	bf18      	it	ne
 8006a3e:	2301      	movne	r3, #1
 8006a40:	0692      	lsls	r2, r2, #26
 8006a42:	d42b      	bmi.n	8006a9c <_printf_common+0xb0>
 8006a44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a48:	4641      	mov	r1, r8
 8006a4a:	4638      	mov	r0, r7
 8006a4c:	47c8      	blx	r9
 8006a4e:	3001      	adds	r0, #1
 8006a50:	d01e      	beq.n	8006a90 <_printf_common+0xa4>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	6922      	ldr	r2, [r4, #16]
 8006a56:	f003 0306 	and.w	r3, r3, #6
 8006a5a:	2b04      	cmp	r3, #4
 8006a5c:	bf02      	ittt	eq
 8006a5e:	68e5      	ldreq	r5, [r4, #12]
 8006a60:	6833      	ldreq	r3, [r6, #0]
 8006a62:	1aed      	subeq	r5, r5, r3
 8006a64:	68a3      	ldr	r3, [r4, #8]
 8006a66:	bf0c      	ite	eq
 8006a68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a6c:	2500      	movne	r5, #0
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	bfc4      	itt	gt
 8006a72:	1a9b      	subgt	r3, r3, r2
 8006a74:	18ed      	addgt	r5, r5, r3
 8006a76:	2600      	movs	r6, #0
 8006a78:	341a      	adds	r4, #26
 8006a7a:	42b5      	cmp	r5, r6
 8006a7c:	d11a      	bne.n	8006ab4 <_printf_common+0xc8>
 8006a7e:	2000      	movs	r0, #0
 8006a80:	e008      	b.n	8006a94 <_printf_common+0xa8>
 8006a82:	2301      	movs	r3, #1
 8006a84:	4652      	mov	r2, sl
 8006a86:	4641      	mov	r1, r8
 8006a88:	4638      	mov	r0, r7
 8006a8a:	47c8      	blx	r9
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d103      	bne.n	8006a98 <_printf_common+0xac>
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295
 8006a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a98:	3501      	adds	r5, #1
 8006a9a:	e7c6      	b.n	8006a2a <_printf_common+0x3e>
 8006a9c:	18e1      	adds	r1, r4, r3
 8006a9e:	1c5a      	adds	r2, r3, #1
 8006aa0:	2030      	movs	r0, #48	@ 0x30
 8006aa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006aa6:	4422      	add	r2, r4
 8006aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006aac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ab0:	3302      	adds	r3, #2
 8006ab2:	e7c7      	b.n	8006a44 <_printf_common+0x58>
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	4622      	mov	r2, r4
 8006ab8:	4641      	mov	r1, r8
 8006aba:	4638      	mov	r0, r7
 8006abc:	47c8      	blx	r9
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d0e6      	beq.n	8006a90 <_printf_common+0xa4>
 8006ac2:	3601      	adds	r6, #1
 8006ac4:	e7d9      	b.n	8006a7a <_printf_common+0x8e>
	...

08006ac8 <_printf_i>:
 8006ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006acc:	7e0f      	ldrb	r7, [r1, #24]
 8006ace:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ad0:	2f78      	cmp	r7, #120	@ 0x78
 8006ad2:	4691      	mov	r9, r2
 8006ad4:	4680      	mov	r8, r0
 8006ad6:	460c      	mov	r4, r1
 8006ad8:	469a      	mov	sl, r3
 8006ada:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ade:	d807      	bhi.n	8006af0 <_printf_i+0x28>
 8006ae0:	2f62      	cmp	r7, #98	@ 0x62
 8006ae2:	d80a      	bhi.n	8006afa <_printf_i+0x32>
 8006ae4:	2f00      	cmp	r7, #0
 8006ae6:	f000 80d1 	beq.w	8006c8c <_printf_i+0x1c4>
 8006aea:	2f58      	cmp	r7, #88	@ 0x58
 8006aec:	f000 80b8 	beq.w	8006c60 <_printf_i+0x198>
 8006af0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006af4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006af8:	e03a      	b.n	8006b70 <_printf_i+0xa8>
 8006afa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006afe:	2b15      	cmp	r3, #21
 8006b00:	d8f6      	bhi.n	8006af0 <_printf_i+0x28>
 8006b02:	a101      	add	r1, pc, #4	@ (adr r1, 8006b08 <_printf_i+0x40>)
 8006b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b08:	08006b61 	.word	0x08006b61
 8006b0c:	08006b75 	.word	0x08006b75
 8006b10:	08006af1 	.word	0x08006af1
 8006b14:	08006af1 	.word	0x08006af1
 8006b18:	08006af1 	.word	0x08006af1
 8006b1c:	08006af1 	.word	0x08006af1
 8006b20:	08006b75 	.word	0x08006b75
 8006b24:	08006af1 	.word	0x08006af1
 8006b28:	08006af1 	.word	0x08006af1
 8006b2c:	08006af1 	.word	0x08006af1
 8006b30:	08006af1 	.word	0x08006af1
 8006b34:	08006c73 	.word	0x08006c73
 8006b38:	08006b9f 	.word	0x08006b9f
 8006b3c:	08006c2d 	.word	0x08006c2d
 8006b40:	08006af1 	.word	0x08006af1
 8006b44:	08006af1 	.word	0x08006af1
 8006b48:	08006c95 	.word	0x08006c95
 8006b4c:	08006af1 	.word	0x08006af1
 8006b50:	08006b9f 	.word	0x08006b9f
 8006b54:	08006af1 	.word	0x08006af1
 8006b58:	08006af1 	.word	0x08006af1
 8006b5c:	08006c35 	.word	0x08006c35
 8006b60:	6833      	ldr	r3, [r6, #0]
 8006b62:	1d1a      	adds	r2, r3, #4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	6032      	str	r2, [r6, #0]
 8006b68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b70:	2301      	movs	r3, #1
 8006b72:	e09c      	b.n	8006cae <_printf_i+0x1e6>
 8006b74:	6833      	ldr	r3, [r6, #0]
 8006b76:	6820      	ldr	r0, [r4, #0]
 8006b78:	1d19      	adds	r1, r3, #4
 8006b7a:	6031      	str	r1, [r6, #0]
 8006b7c:	0606      	lsls	r6, r0, #24
 8006b7e:	d501      	bpl.n	8006b84 <_printf_i+0xbc>
 8006b80:	681d      	ldr	r5, [r3, #0]
 8006b82:	e003      	b.n	8006b8c <_printf_i+0xc4>
 8006b84:	0645      	lsls	r5, r0, #25
 8006b86:	d5fb      	bpl.n	8006b80 <_printf_i+0xb8>
 8006b88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b8c:	2d00      	cmp	r5, #0
 8006b8e:	da03      	bge.n	8006b98 <_printf_i+0xd0>
 8006b90:	232d      	movs	r3, #45	@ 0x2d
 8006b92:	426d      	negs	r5, r5
 8006b94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b98:	4858      	ldr	r0, [pc, #352]	@ (8006cfc <_printf_i+0x234>)
 8006b9a:	230a      	movs	r3, #10
 8006b9c:	e011      	b.n	8006bc2 <_printf_i+0xfa>
 8006b9e:	6821      	ldr	r1, [r4, #0]
 8006ba0:	6833      	ldr	r3, [r6, #0]
 8006ba2:	0608      	lsls	r0, r1, #24
 8006ba4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ba8:	d402      	bmi.n	8006bb0 <_printf_i+0xe8>
 8006baa:	0649      	lsls	r1, r1, #25
 8006bac:	bf48      	it	mi
 8006bae:	b2ad      	uxthmi	r5, r5
 8006bb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006bb2:	4852      	ldr	r0, [pc, #328]	@ (8006cfc <_printf_i+0x234>)
 8006bb4:	6033      	str	r3, [r6, #0]
 8006bb6:	bf14      	ite	ne
 8006bb8:	230a      	movne	r3, #10
 8006bba:	2308      	moveq	r3, #8
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006bc2:	6866      	ldr	r6, [r4, #4]
 8006bc4:	60a6      	str	r6, [r4, #8]
 8006bc6:	2e00      	cmp	r6, #0
 8006bc8:	db05      	blt.n	8006bd6 <_printf_i+0x10e>
 8006bca:	6821      	ldr	r1, [r4, #0]
 8006bcc:	432e      	orrs	r6, r5
 8006bce:	f021 0104 	bic.w	r1, r1, #4
 8006bd2:	6021      	str	r1, [r4, #0]
 8006bd4:	d04b      	beq.n	8006c6e <_printf_i+0x1a6>
 8006bd6:	4616      	mov	r6, r2
 8006bd8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bdc:	fb03 5711 	mls	r7, r3, r1, r5
 8006be0:	5dc7      	ldrb	r7, [r0, r7]
 8006be2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006be6:	462f      	mov	r7, r5
 8006be8:	42bb      	cmp	r3, r7
 8006bea:	460d      	mov	r5, r1
 8006bec:	d9f4      	bls.n	8006bd8 <_printf_i+0x110>
 8006bee:	2b08      	cmp	r3, #8
 8006bf0:	d10b      	bne.n	8006c0a <_printf_i+0x142>
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	07df      	lsls	r7, r3, #31
 8006bf6:	d508      	bpl.n	8006c0a <_printf_i+0x142>
 8006bf8:	6923      	ldr	r3, [r4, #16]
 8006bfa:	6861      	ldr	r1, [r4, #4]
 8006bfc:	4299      	cmp	r1, r3
 8006bfe:	bfde      	ittt	le
 8006c00:	2330      	movle	r3, #48	@ 0x30
 8006c02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c0a:	1b92      	subs	r2, r2, r6
 8006c0c:	6122      	str	r2, [r4, #16]
 8006c0e:	f8cd a000 	str.w	sl, [sp]
 8006c12:	464b      	mov	r3, r9
 8006c14:	aa03      	add	r2, sp, #12
 8006c16:	4621      	mov	r1, r4
 8006c18:	4640      	mov	r0, r8
 8006c1a:	f7ff fee7 	bl	80069ec <_printf_common>
 8006c1e:	3001      	adds	r0, #1
 8006c20:	d14a      	bne.n	8006cb8 <_printf_i+0x1f0>
 8006c22:	f04f 30ff 	mov.w	r0, #4294967295
 8006c26:	b004      	add	sp, #16
 8006c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c2c:	6823      	ldr	r3, [r4, #0]
 8006c2e:	f043 0320 	orr.w	r3, r3, #32
 8006c32:	6023      	str	r3, [r4, #0]
 8006c34:	4832      	ldr	r0, [pc, #200]	@ (8006d00 <_printf_i+0x238>)
 8006c36:	2778      	movs	r7, #120	@ 0x78
 8006c38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c3c:	6823      	ldr	r3, [r4, #0]
 8006c3e:	6831      	ldr	r1, [r6, #0]
 8006c40:	061f      	lsls	r7, r3, #24
 8006c42:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c46:	d402      	bmi.n	8006c4e <_printf_i+0x186>
 8006c48:	065f      	lsls	r7, r3, #25
 8006c4a:	bf48      	it	mi
 8006c4c:	b2ad      	uxthmi	r5, r5
 8006c4e:	6031      	str	r1, [r6, #0]
 8006c50:	07d9      	lsls	r1, r3, #31
 8006c52:	bf44      	itt	mi
 8006c54:	f043 0320 	orrmi.w	r3, r3, #32
 8006c58:	6023      	strmi	r3, [r4, #0]
 8006c5a:	b11d      	cbz	r5, 8006c64 <_printf_i+0x19c>
 8006c5c:	2310      	movs	r3, #16
 8006c5e:	e7ad      	b.n	8006bbc <_printf_i+0xf4>
 8006c60:	4826      	ldr	r0, [pc, #152]	@ (8006cfc <_printf_i+0x234>)
 8006c62:	e7e9      	b.n	8006c38 <_printf_i+0x170>
 8006c64:	6823      	ldr	r3, [r4, #0]
 8006c66:	f023 0320 	bic.w	r3, r3, #32
 8006c6a:	6023      	str	r3, [r4, #0]
 8006c6c:	e7f6      	b.n	8006c5c <_printf_i+0x194>
 8006c6e:	4616      	mov	r6, r2
 8006c70:	e7bd      	b.n	8006bee <_printf_i+0x126>
 8006c72:	6833      	ldr	r3, [r6, #0]
 8006c74:	6825      	ldr	r5, [r4, #0]
 8006c76:	6961      	ldr	r1, [r4, #20]
 8006c78:	1d18      	adds	r0, r3, #4
 8006c7a:	6030      	str	r0, [r6, #0]
 8006c7c:	062e      	lsls	r6, r5, #24
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	d501      	bpl.n	8006c86 <_printf_i+0x1be>
 8006c82:	6019      	str	r1, [r3, #0]
 8006c84:	e002      	b.n	8006c8c <_printf_i+0x1c4>
 8006c86:	0668      	lsls	r0, r5, #25
 8006c88:	d5fb      	bpl.n	8006c82 <_printf_i+0x1ba>
 8006c8a:	8019      	strh	r1, [r3, #0]
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	6123      	str	r3, [r4, #16]
 8006c90:	4616      	mov	r6, r2
 8006c92:	e7bc      	b.n	8006c0e <_printf_i+0x146>
 8006c94:	6833      	ldr	r3, [r6, #0]
 8006c96:	1d1a      	adds	r2, r3, #4
 8006c98:	6032      	str	r2, [r6, #0]
 8006c9a:	681e      	ldr	r6, [r3, #0]
 8006c9c:	6862      	ldr	r2, [r4, #4]
 8006c9e:	2100      	movs	r1, #0
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	f7f9 fa9d 	bl	80001e0 <memchr>
 8006ca6:	b108      	cbz	r0, 8006cac <_printf_i+0x1e4>
 8006ca8:	1b80      	subs	r0, r0, r6
 8006caa:	6060      	str	r0, [r4, #4]
 8006cac:	6863      	ldr	r3, [r4, #4]
 8006cae:	6123      	str	r3, [r4, #16]
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cb6:	e7aa      	b.n	8006c0e <_printf_i+0x146>
 8006cb8:	6923      	ldr	r3, [r4, #16]
 8006cba:	4632      	mov	r2, r6
 8006cbc:	4649      	mov	r1, r9
 8006cbe:	4640      	mov	r0, r8
 8006cc0:	47d0      	blx	sl
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	d0ad      	beq.n	8006c22 <_printf_i+0x15a>
 8006cc6:	6823      	ldr	r3, [r4, #0]
 8006cc8:	079b      	lsls	r3, r3, #30
 8006cca:	d413      	bmi.n	8006cf4 <_printf_i+0x22c>
 8006ccc:	68e0      	ldr	r0, [r4, #12]
 8006cce:	9b03      	ldr	r3, [sp, #12]
 8006cd0:	4298      	cmp	r0, r3
 8006cd2:	bfb8      	it	lt
 8006cd4:	4618      	movlt	r0, r3
 8006cd6:	e7a6      	b.n	8006c26 <_printf_i+0x15e>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	4632      	mov	r2, r6
 8006cdc:	4649      	mov	r1, r9
 8006cde:	4640      	mov	r0, r8
 8006ce0:	47d0      	blx	sl
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	d09d      	beq.n	8006c22 <_printf_i+0x15a>
 8006ce6:	3501      	adds	r5, #1
 8006ce8:	68e3      	ldr	r3, [r4, #12]
 8006cea:	9903      	ldr	r1, [sp, #12]
 8006cec:	1a5b      	subs	r3, r3, r1
 8006cee:	42ab      	cmp	r3, r5
 8006cf0:	dcf2      	bgt.n	8006cd8 <_printf_i+0x210>
 8006cf2:	e7eb      	b.n	8006ccc <_printf_i+0x204>
 8006cf4:	2500      	movs	r5, #0
 8006cf6:	f104 0619 	add.w	r6, r4, #25
 8006cfa:	e7f5      	b.n	8006ce8 <_printf_i+0x220>
 8006cfc:	0800948a 	.word	0x0800948a
 8006d00:	0800949b 	.word	0x0800949b

08006d04 <std>:
 8006d04:	2300      	movs	r3, #0
 8006d06:	b510      	push	{r4, lr}
 8006d08:	4604      	mov	r4, r0
 8006d0a:	e9c0 3300 	strd	r3, r3, [r0]
 8006d0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d12:	6083      	str	r3, [r0, #8]
 8006d14:	8181      	strh	r1, [r0, #12]
 8006d16:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d18:	81c2      	strh	r2, [r0, #14]
 8006d1a:	6183      	str	r3, [r0, #24]
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	2208      	movs	r2, #8
 8006d20:	305c      	adds	r0, #92	@ 0x5c
 8006d22:	f000 fa1d 	bl	8007160 <memset>
 8006d26:	4b0d      	ldr	r3, [pc, #52]	@ (8006d5c <std+0x58>)
 8006d28:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d60 <std+0x5c>)
 8006d2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d64 <std+0x60>)
 8006d30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d32:	4b0d      	ldr	r3, [pc, #52]	@ (8006d68 <std+0x64>)
 8006d34:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d36:	4b0d      	ldr	r3, [pc, #52]	@ (8006d6c <std+0x68>)
 8006d38:	6224      	str	r4, [r4, #32]
 8006d3a:	429c      	cmp	r4, r3
 8006d3c:	d006      	beq.n	8006d4c <std+0x48>
 8006d3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d42:	4294      	cmp	r4, r2
 8006d44:	d002      	beq.n	8006d4c <std+0x48>
 8006d46:	33d0      	adds	r3, #208	@ 0xd0
 8006d48:	429c      	cmp	r4, r3
 8006d4a:	d105      	bne.n	8006d58 <std+0x54>
 8006d4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d54:	f000 ba80 	b.w	8007258 <__retarget_lock_init_recursive>
 8006d58:	bd10      	pop	{r4, pc}
 8006d5a:	bf00      	nop
 8006d5c:	08006fb1 	.word	0x08006fb1
 8006d60:	08006fd3 	.word	0x08006fd3
 8006d64:	0800700b 	.word	0x0800700b
 8006d68:	0800702f 	.word	0x0800702f
 8006d6c:	200004f0 	.word	0x200004f0

08006d70 <stdio_exit_handler>:
 8006d70:	4a02      	ldr	r2, [pc, #8]	@ (8006d7c <stdio_exit_handler+0xc>)
 8006d72:	4903      	ldr	r1, [pc, #12]	@ (8006d80 <stdio_exit_handler+0x10>)
 8006d74:	4803      	ldr	r0, [pc, #12]	@ (8006d84 <stdio_exit_handler+0x14>)
 8006d76:	f000 b869 	b.w	8006e4c <_fwalk_sglue>
 8006d7a:	bf00      	nop
 8006d7c:	20000010 	.word	0x20000010
 8006d80:	08008bbd 	.word	0x08008bbd
 8006d84:	20000020 	.word	0x20000020

08006d88 <cleanup_stdio>:
 8006d88:	6841      	ldr	r1, [r0, #4]
 8006d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006dbc <cleanup_stdio+0x34>)
 8006d8c:	4299      	cmp	r1, r3
 8006d8e:	b510      	push	{r4, lr}
 8006d90:	4604      	mov	r4, r0
 8006d92:	d001      	beq.n	8006d98 <cleanup_stdio+0x10>
 8006d94:	f001 ff12 	bl	8008bbc <_fflush_r>
 8006d98:	68a1      	ldr	r1, [r4, #8]
 8006d9a:	4b09      	ldr	r3, [pc, #36]	@ (8006dc0 <cleanup_stdio+0x38>)
 8006d9c:	4299      	cmp	r1, r3
 8006d9e:	d002      	beq.n	8006da6 <cleanup_stdio+0x1e>
 8006da0:	4620      	mov	r0, r4
 8006da2:	f001 ff0b 	bl	8008bbc <_fflush_r>
 8006da6:	68e1      	ldr	r1, [r4, #12]
 8006da8:	4b06      	ldr	r3, [pc, #24]	@ (8006dc4 <cleanup_stdio+0x3c>)
 8006daa:	4299      	cmp	r1, r3
 8006dac:	d004      	beq.n	8006db8 <cleanup_stdio+0x30>
 8006dae:	4620      	mov	r0, r4
 8006db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db4:	f001 bf02 	b.w	8008bbc <_fflush_r>
 8006db8:	bd10      	pop	{r4, pc}
 8006dba:	bf00      	nop
 8006dbc:	200004f0 	.word	0x200004f0
 8006dc0:	20000558 	.word	0x20000558
 8006dc4:	200005c0 	.word	0x200005c0

08006dc8 <global_stdio_init.part.0>:
 8006dc8:	b510      	push	{r4, lr}
 8006dca:	4b0b      	ldr	r3, [pc, #44]	@ (8006df8 <global_stdio_init.part.0+0x30>)
 8006dcc:	4c0b      	ldr	r4, [pc, #44]	@ (8006dfc <global_stdio_init.part.0+0x34>)
 8006dce:	4a0c      	ldr	r2, [pc, #48]	@ (8006e00 <global_stdio_init.part.0+0x38>)
 8006dd0:	601a      	str	r2, [r3, #0]
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	2104      	movs	r1, #4
 8006dd8:	f7ff ff94 	bl	8006d04 <std>
 8006ddc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006de0:	2201      	movs	r2, #1
 8006de2:	2109      	movs	r1, #9
 8006de4:	f7ff ff8e 	bl	8006d04 <std>
 8006de8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006dec:	2202      	movs	r2, #2
 8006dee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006df2:	2112      	movs	r1, #18
 8006df4:	f7ff bf86 	b.w	8006d04 <std>
 8006df8:	20000628 	.word	0x20000628
 8006dfc:	200004f0 	.word	0x200004f0
 8006e00:	08006d71 	.word	0x08006d71

08006e04 <__sfp_lock_acquire>:
 8006e04:	4801      	ldr	r0, [pc, #4]	@ (8006e0c <__sfp_lock_acquire+0x8>)
 8006e06:	f000 ba28 	b.w	800725a <__retarget_lock_acquire_recursive>
 8006e0a:	bf00      	nop
 8006e0c:	20000631 	.word	0x20000631

08006e10 <__sfp_lock_release>:
 8006e10:	4801      	ldr	r0, [pc, #4]	@ (8006e18 <__sfp_lock_release+0x8>)
 8006e12:	f000 ba23 	b.w	800725c <__retarget_lock_release_recursive>
 8006e16:	bf00      	nop
 8006e18:	20000631 	.word	0x20000631

08006e1c <__sinit>:
 8006e1c:	b510      	push	{r4, lr}
 8006e1e:	4604      	mov	r4, r0
 8006e20:	f7ff fff0 	bl	8006e04 <__sfp_lock_acquire>
 8006e24:	6a23      	ldr	r3, [r4, #32]
 8006e26:	b11b      	cbz	r3, 8006e30 <__sinit+0x14>
 8006e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e2c:	f7ff bff0 	b.w	8006e10 <__sfp_lock_release>
 8006e30:	4b04      	ldr	r3, [pc, #16]	@ (8006e44 <__sinit+0x28>)
 8006e32:	6223      	str	r3, [r4, #32]
 8006e34:	4b04      	ldr	r3, [pc, #16]	@ (8006e48 <__sinit+0x2c>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1f5      	bne.n	8006e28 <__sinit+0xc>
 8006e3c:	f7ff ffc4 	bl	8006dc8 <global_stdio_init.part.0>
 8006e40:	e7f2      	b.n	8006e28 <__sinit+0xc>
 8006e42:	bf00      	nop
 8006e44:	08006d89 	.word	0x08006d89
 8006e48:	20000628 	.word	0x20000628

08006e4c <_fwalk_sglue>:
 8006e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e50:	4607      	mov	r7, r0
 8006e52:	4688      	mov	r8, r1
 8006e54:	4614      	mov	r4, r2
 8006e56:	2600      	movs	r6, #0
 8006e58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e5c:	f1b9 0901 	subs.w	r9, r9, #1
 8006e60:	d505      	bpl.n	8006e6e <_fwalk_sglue+0x22>
 8006e62:	6824      	ldr	r4, [r4, #0]
 8006e64:	2c00      	cmp	r4, #0
 8006e66:	d1f7      	bne.n	8006e58 <_fwalk_sglue+0xc>
 8006e68:	4630      	mov	r0, r6
 8006e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e6e:	89ab      	ldrh	r3, [r5, #12]
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d907      	bls.n	8006e84 <_fwalk_sglue+0x38>
 8006e74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	d003      	beq.n	8006e84 <_fwalk_sglue+0x38>
 8006e7c:	4629      	mov	r1, r5
 8006e7e:	4638      	mov	r0, r7
 8006e80:	47c0      	blx	r8
 8006e82:	4306      	orrs	r6, r0
 8006e84:	3568      	adds	r5, #104	@ 0x68
 8006e86:	e7e9      	b.n	8006e5c <_fwalk_sglue+0x10>

08006e88 <_puts_r>:
 8006e88:	6a03      	ldr	r3, [r0, #32]
 8006e8a:	b570      	push	{r4, r5, r6, lr}
 8006e8c:	6884      	ldr	r4, [r0, #8]
 8006e8e:	4605      	mov	r5, r0
 8006e90:	460e      	mov	r6, r1
 8006e92:	b90b      	cbnz	r3, 8006e98 <_puts_r+0x10>
 8006e94:	f7ff ffc2 	bl	8006e1c <__sinit>
 8006e98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e9a:	07db      	lsls	r3, r3, #31
 8006e9c:	d405      	bmi.n	8006eaa <_puts_r+0x22>
 8006e9e:	89a3      	ldrh	r3, [r4, #12]
 8006ea0:	0598      	lsls	r0, r3, #22
 8006ea2:	d402      	bmi.n	8006eaa <_puts_r+0x22>
 8006ea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ea6:	f000 f9d8 	bl	800725a <__retarget_lock_acquire_recursive>
 8006eaa:	89a3      	ldrh	r3, [r4, #12]
 8006eac:	0719      	lsls	r1, r3, #28
 8006eae:	d502      	bpl.n	8006eb6 <_puts_r+0x2e>
 8006eb0:	6923      	ldr	r3, [r4, #16]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d135      	bne.n	8006f22 <_puts_r+0x9a>
 8006eb6:	4621      	mov	r1, r4
 8006eb8:	4628      	mov	r0, r5
 8006eba:	f000 f8fb 	bl	80070b4 <__swsetup_r>
 8006ebe:	b380      	cbz	r0, 8006f22 <_puts_r+0x9a>
 8006ec0:	f04f 35ff 	mov.w	r5, #4294967295
 8006ec4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ec6:	07da      	lsls	r2, r3, #31
 8006ec8:	d405      	bmi.n	8006ed6 <_puts_r+0x4e>
 8006eca:	89a3      	ldrh	r3, [r4, #12]
 8006ecc:	059b      	lsls	r3, r3, #22
 8006ece:	d402      	bmi.n	8006ed6 <_puts_r+0x4e>
 8006ed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ed2:	f000 f9c3 	bl	800725c <__retarget_lock_release_recursive>
 8006ed6:	4628      	mov	r0, r5
 8006ed8:	bd70      	pop	{r4, r5, r6, pc}
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	da04      	bge.n	8006ee8 <_puts_r+0x60>
 8006ede:	69a2      	ldr	r2, [r4, #24]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	dc17      	bgt.n	8006f14 <_puts_r+0x8c>
 8006ee4:	290a      	cmp	r1, #10
 8006ee6:	d015      	beq.n	8006f14 <_puts_r+0x8c>
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	1c5a      	adds	r2, r3, #1
 8006eec:	6022      	str	r2, [r4, #0]
 8006eee:	7019      	strb	r1, [r3, #0]
 8006ef0:	68a3      	ldr	r3, [r4, #8]
 8006ef2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	60a3      	str	r3, [r4, #8]
 8006efa:	2900      	cmp	r1, #0
 8006efc:	d1ed      	bne.n	8006eda <_puts_r+0x52>
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	da11      	bge.n	8006f26 <_puts_r+0x9e>
 8006f02:	4622      	mov	r2, r4
 8006f04:	210a      	movs	r1, #10
 8006f06:	4628      	mov	r0, r5
 8006f08:	f000 f895 	bl	8007036 <__swbuf_r>
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	d0d7      	beq.n	8006ec0 <_puts_r+0x38>
 8006f10:	250a      	movs	r5, #10
 8006f12:	e7d7      	b.n	8006ec4 <_puts_r+0x3c>
 8006f14:	4622      	mov	r2, r4
 8006f16:	4628      	mov	r0, r5
 8006f18:	f000 f88d 	bl	8007036 <__swbuf_r>
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	d1e7      	bne.n	8006ef0 <_puts_r+0x68>
 8006f20:	e7ce      	b.n	8006ec0 <_puts_r+0x38>
 8006f22:	3e01      	subs	r6, #1
 8006f24:	e7e4      	b.n	8006ef0 <_puts_r+0x68>
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	1c5a      	adds	r2, r3, #1
 8006f2a:	6022      	str	r2, [r4, #0]
 8006f2c:	220a      	movs	r2, #10
 8006f2e:	701a      	strb	r2, [r3, #0]
 8006f30:	e7ee      	b.n	8006f10 <_puts_r+0x88>
	...

08006f34 <puts>:
 8006f34:	4b02      	ldr	r3, [pc, #8]	@ (8006f40 <puts+0xc>)
 8006f36:	4601      	mov	r1, r0
 8006f38:	6818      	ldr	r0, [r3, #0]
 8006f3a:	f7ff bfa5 	b.w	8006e88 <_puts_r>
 8006f3e:	bf00      	nop
 8006f40:	2000001c 	.word	0x2000001c

08006f44 <sniprintf>:
 8006f44:	b40c      	push	{r2, r3}
 8006f46:	b530      	push	{r4, r5, lr}
 8006f48:	4b18      	ldr	r3, [pc, #96]	@ (8006fac <sniprintf+0x68>)
 8006f4a:	1e0c      	subs	r4, r1, #0
 8006f4c:	681d      	ldr	r5, [r3, #0]
 8006f4e:	b09d      	sub	sp, #116	@ 0x74
 8006f50:	da08      	bge.n	8006f64 <sniprintf+0x20>
 8006f52:	238b      	movs	r3, #139	@ 0x8b
 8006f54:	602b      	str	r3, [r5, #0]
 8006f56:	f04f 30ff 	mov.w	r0, #4294967295
 8006f5a:	b01d      	add	sp, #116	@ 0x74
 8006f5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f60:	b002      	add	sp, #8
 8006f62:	4770      	bx	lr
 8006f64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006f68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f6c:	f04f 0300 	mov.w	r3, #0
 8006f70:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f72:	bf14      	ite	ne
 8006f74:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f78:	4623      	moveq	r3, r4
 8006f7a:	9304      	str	r3, [sp, #16]
 8006f7c:	9307      	str	r3, [sp, #28]
 8006f7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f82:	9002      	str	r0, [sp, #8]
 8006f84:	9006      	str	r0, [sp, #24]
 8006f86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f8a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006f8c:	ab21      	add	r3, sp, #132	@ 0x84
 8006f8e:	a902      	add	r1, sp, #8
 8006f90:	4628      	mov	r0, r5
 8006f92:	9301      	str	r3, [sp, #4]
 8006f94:	f001 fc92 	bl	80088bc <_svfiprintf_r>
 8006f98:	1c43      	adds	r3, r0, #1
 8006f9a:	bfbc      	itt	lt
 8006f9c:	238b      	movlt	r3, #139	@ 0x8b
 8006f9e:	602b      	strlt	r3, [r5, #0]
 8006fa0:	2c00      	cmp	r4, #0
 8006fa2:	d0da      	beq.n	8006f5a <sniprintf+0x16>
 8006fa4:	9b02      	ldr	r3, [sp, #8]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	701a      	strb	r2, [r3, #0]
 8006faa:	e7d6      	b.n	8006f5a <sniprintf+0x16>
 8006fac:	2000001c 	.word	0x2000001c

08006fb0 <__sread>:
 8006fb0:	b510      	push	{r4, lr}
 8006fb2:	460c      	mov	r4, r1
 8006fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fb8:	f000 f900 	bl	80071bc <_read_r>
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	bfab      	itete	ge
 8006fc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006fc2:	89a3      	ldrhlt	r3, [r4, #12]
 8006fc4:	181b      	addge	r3, r3, r0
 8006fc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006fca:	bfac      	ite	ge
 8006fcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006fce:	81a3      	strhlt	r3, [r4, #12]
 8006fd0:	bd10      	pop	{r4, pc}

08006fd2 <__swrite>:
 8006fd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fd6:	461f      	mov	r7, r3
 8006fd8:	898b      	ldrh	r3, [r1, #12]
 8006fda:	05db      	lsls	r3, r3, #23
 8006fdc:	4605      	mov	r5, r0
 8006fde:	460c      	mov	r4, r1
 8006fe0:	4616      	mov	r6, r2
 8006fe2:	d505      	bpl.n	8006ff0 <__swrite+0x1e>
 8006fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fe8:	2302      	movs	r3, #2
 8006fea:	2200      	movs	r2, #0
 8006fec:	f000 f8d4 	bl	8007198 <_lseek_r>
 8006ff0:	89a3      	ldrh	r3, [r4, #12]
 8006ff2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ff6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ffa:	81a3      	strh	r3, [r4, #12]
 8006ffc:	4632      	mov	r2, r6
 8006ffe:	463b      	mov	r3, r7
 8007000:	4628      	mov	r0, r5
 8007002:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007006:	f000 b8eb 	b.w	80071e0 <_write_r>

0800700a <__sseek>:
 800700a:	b510      	push	{r4, lr}
 800700c:	460c      	mov	r4, r1
 800700e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007012:	f000 f8c1 	bl	8007198 <_lseek_r>
 8007016:	1c43      	adds	r3, r0, #1
 8007018:	89a3      	ldrh	r3, [r4, #12]
 800701a:	bf15      	itete	ne
 800701c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800701e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007022:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007026:	81a3      	strheq	r3, [r4, #12]
 8007028:	bf18      	it	ne
 800702a:	81a3      	strhne	r3, [r4, #12]
 800702c:	bd10      	pop	{r4, pc}

0800702e <__sclose>:
 800702e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007032:	f000 b8a1 	b.w	8007178 <_close_r>

08007036 <__swbuf_r>:
 8007036:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007038:	460e      	mov	r6, r1
 800703a:	4614      	mov	r4, r2
 800703c:	4605      	mov	r5, r0
 800703e:	b118      	cbz	r0, 8007048 <__swbuf_r+0x12>
 8007040:	6a03      	ldr	r3, [r0, #32]
 8007042:	b90b      	cbnz	r3, 8007048 <__swbuf_r+0x12>
 8007044:	f7ff feea 	bl	8006e1c <__sinit>
 8007048:	69a3      	ldr	r3, [r4, #24]
 800704a:	60a3      	str	r3, [r4, #8]
 800704c:	89a3      	ldrh	r3, [r4, #12]
 800704e:	071a      	lsls	r2, r3, #28
 8007050:	d501      	bpl.n	8007056 <__swbuf_r+0x20>
 8007052:	6923      	ldr	r3, [r4, #16]
 8007054:	b943      	cbnz	r3, 8007068 <__swbuf_r+0x32>
 8007056:	4621      	mov	r1, r4
 8007058:	4628      	mov	r0, r5
 800705a:	f000 f82b 	bl	80070b4 <__swsetup_r>
 800705e:	b118      	cbz	r0, 8007068 <__swbuf_r+0x32>
 8007060:	f04f 37ff 	mov.w	r7, #4294967295
 8007064:	4638      	mov	r0, r7
 8007066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007068:	6823      	ldr	r3, [r4, #0]
 800706a:	6922      	ldr	r2, [r4, #16]
 800706c:	1a98      	subs	r0, r3, r2
 800706e:	6963      	ldr	r3, [r4, #20]
 8007070:	b2f6      	uxtb	r6, r6
 8007072:	4283      	cmp	r3, r0
 8007074:	4637      	mov	r7, r6
 8007076:	dc05      	bgt.n	8007084 <__swbuf_r+0x4e>
 8007078:	4621      	mov	r1, r4
 800707a:	4628      	mov	r0, r5
 800707c:	f001 fd9e 	bl	8008bbc <_fflush_r>
 8007080:	2800      	cmp	r0, #0
 8007082:	d1ed      	bne.n	8007060 <__swbuf_r+0x2a>
 8007084:	68a3      	ldr	r3, [r4, #8]
 8007086:	3b01      	subs	r3, #1
 8007088:	60a3      	str	r3, [r4, #8]
 800708a:	6823      	ldr	r3, [r4, #0]
 800708c:	1c5a      	adds	r2, r3, #1
 800708e:	6022      	str	r2, [r4, #0]
 8007090:	701e      	strb	r6, [r3, #0]
 8007092:	6962      	ldr	r2, [r4, #20]
 8007094:	1c43      	adds	r3, r0, #1
 8007096:	429a      	cmp	r2, r3
 8007098:	d004      	beq.n	80070a4 <__swbuf_r+0x6e>
 800709a:	89a3      	ldrh	r3, [r4, #12]
 800709c:	07db      	lsls	r3, r3, #31
 800709e:	d5e1      	bpl.n	8007064 <__swbuf_r+0x2e>
 80070a0:	2e0a      	cmp	r6, #10
 80070a2:	d1df      	bne.n	8007064 <__swbuf_r+0x2e>
 80070a4:	4621      	mov	r1, r4
 80070a6:	4628      	mov	r0, r5
 80070a8:	f001 fd88 	bl	8008bbc <_fflush_r>
 80070ac:	2800      	cmp	r0, #0
 80070ae:	d0d9      	beq.n	8007064 <__swbuf_r+0x2e>
 80070b0:	e7d6      	b.n	8007060 <__swbuf_r+0x2a>
	...

080070b4 <__swsetup_r>:
 80070b4:	b538      	push	{r3, r4, r5, lr}
 80070b6:	4b29      	ldr	r3, [pc, #164]	@ (800715c <__swsetup_r+0xa8>)
 80070b8:	4605      	mov	r5, r0
 80070ba:	6818      	ldr	r0, [r3, #0]
 80070bc:	460c      	mov	r4, r1
 80070be:	b118      	cbz	r0, 80070c8 <__swsetup_r+0x14>
 80070c0:	6a03      	ldr	r3, [r0, #32]
 80070c2:	b90b      	cbnz	r3, 80070c8 <__swsetup_r+0x14>
 80070c4:	f7ff feaa 	bl	8006e1c <__sinit>
 80070c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070cc:	0719      	lsls	r1, r3, #28
 80070ce:	d422      	bmi.n	8007116 <__swsetup_r+0x62>
 80070d0:	06da      	lsls	r2, r3, #27
 80070d2:	d407      	bmi.n	80070e4 <__swsetup_r+0x30>
 80070d4:	2209      	movs	r2, #9
 80070d6:	602a      	str	r2, [r5, #0]
 80070d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070dc:	81a3      	strh	r3, [r4, #12]
 80070de:	f04f 30ff 	mov.w	r0, #4294967295
 80070e2:	e033      	b.n	800714c <__swsetup_r+0x98>
 80070e4:	0758      	lsls	r0, r3, #29
 80070e6:	d512      	bpl.n	800710e <__swsetup_r+0x5a>
 80070e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070ea:	b141      	cbz	r1, 80070fe <__swsetup_r+0x4a>
 80070ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070f0:	4299      	cmp	r1, r3
 80070f2:	d002      	beq.n	80070fa <__swsetup_r+0x46>
 80070f4:	4628      	mov	r0, r5
 80070f6:	f000 ff0b 	bl	8007f10 <_free_r>
 80070fa:	2300      	movs	r3, #0
 80070fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80070fe:	89a3      	ldrh	r3, [r4, #12]
 8007100:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007104:	81a3      	strh	r3, [r4, #12]
 8007106:	2300      	movs	r3, #0
 8007108:	6063      	str	r3, [r4, #4]
 800710a:	6923      	ldr	r3, [r4, #16]
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	89a3      	ldrh	r3, [r4, #12]
 8007110:	f043 0308 	orr.w	r3, r3, #8
 8007114:	81a3      	strh	r3, [r4, #12]
 8007116:	6923      	ldr	r3, [r4, #16]
 8007118:	b94b      	cbnz	r3, 800712e <__swsetup_r+0x7a>
 800711a:	89a3      	ldrh	r3, [r4, #12]
 800711c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007124:	d003      	beq.n	800712e <__swsetup_r+0x7a>
 8007126:	4621      	mov	r1, r4
 8007128:	4628      	mov	r0, r5
 800712a:	f001 fd95 	bl	8008c58 <__smakebuf_r>
 800712e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007132:	f013 0201 	ands.w	r2, r3, #1
 8007136:	d00a      	beq.n	800714e <__swsetup_r+0x9a>
 8007138:	2200      	movs	r2, #0
 800713a:	60a2      	str	r2, [r4, #8]
 800713c:	6962      	ldr	r2, [r4, #20]
 800713e:	4252      	negs	r2, r2
 8007140:	61a2      	str	r2, [r4, #24]
 8007142:	6922      	ldr	r2, [r4, #16]
 8007144:	b942      	cbnz	r2, 8007158 <__swsetup_r+0xa4>
 8007146:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800714a:	d1c5      	bne.n	80070d8 <__swsetup_r+0x24>
 800714c:	bd38      	pop	{r3, r4, r5, pc}
 800714e:	0799      	lsls	r1, r3, #30
 8007150:	bf58      	it	pl
 8007152:	6962      	ldrpl	r2, [r4, #20]
 8007154:	60a2      	str	r2, [r4, #8]
 8007156:	e7f4      	b.n	8007142 <__swsetup_r+0x8e>
 8007158:	2000      	movs	r0, #0
 800715a:	e7f7      	b.n	800714c <__swsetup_r+0x98>
 800715c:	2000001c 	.word	0x2000001c

08007160 <memset>:
 8007160:	4402      	add	r2, r0
 8007162:	4603      	mov	r3, r0
 8007164:	4293      	cmp	r3, r2
 8007166:	d100      	bne.n	800716a <memset+0xa>
 8007168:	4770      	bx	lr
 800716a:	f803 1b01 	strb.w	r1, [r3], #1
 800716e:	e7f9      	b.n	8007164 <memset+0x4>

08007170 <_localeconv_r>:
 8007170:	4800      	ldr	r0, [pc, #0]	@ (8007174 <_localeconv_r+0x4>)
 8007172:	4770      	bx	lr
 8007174:	2000015c 	.word	0x2000015c

08007178 <_close_r>:
 8007178:	b538      	push	{r3, r4, r5, lr}
 800717a:	4d06      	ldr	r5, [pc, #24]	@ (8007194 <_close_r+0x1c>)
 800717c:	2300      	movs	r3, #0
 800717e:	4604      	mov	r4, r0
 8007180:	4608      	mov	r0, r1
 8007182:	602b      	str	r3, [r5, #0]
 8007184:	f7fb f99a 	bl	80024bc <_close>
 8007188:	1c43      	adds	r3, r0, #1
 800718a:	d102      	bne.n	8007192 <_close_r+0x1a>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	b103      	cbz	r3, 8007192 <_close_r+0x1a>
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	bd38      	pop	{r3, r4, r5, pc}
 8007194:	2000062c 	.word	0x2000062c

08007198 <_lseek_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d07      	ldr	r5, [pc, #28]	@ (80071b8 <_lseek_r+0x20>)
 800719c:	4604      	mov	r4, r0
 800719e:	4608      	mov	r0, r1
 80071a0:	4611      	mov	r1, r2
 80071a2:	2200      	movs	r2, #0
 80071a4:	602a      	str	r2, [r5, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	f7fb f9af 	bl	800250a <_lseek>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d102      	bne.n	80071b6 <_lseek_r+0x1e>
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	b103      	cbz	r3, 80071b6 <_lseek_r+0x1e>
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	2000062c 	.word	0x2000062c

080071bc <_read_r>:
 80071bc:	b538      	push	{r3, r4, r5, lr}
 80071be:	4d07      	ldr	r5, [pc, #28]	@ (80071dc <_read_r+0x20>)
 80071c0:	4604      	mov	r4, r0
 80071c2:	4608      	mov	r0, r1
 80071c4:	4611      	mov	r1, r2
 80071c6:	2200      	movs	r2, #0
 80071c8:	602a      	str	r2, [r5, #0]
 80071ca:	461a      	mov	r2, r3
 80071cc:	f7fb f93d 	bl	800244a <_read>
 80071d0:	1c43      	adds	r3, r0, #1
 80071d2:	d102      	bne.n	80071da <_read_r+0x1e>
 80071d4:	682b      	ldr	r3, [r5, #0]
 80071d6:	b103      	cbz	r3, 80071da <_read_r+0x1e>
 80071d8:	6023      	str	r3, [r4, #0]
 80071da:	bd38      	pop	{r3, r4, r5, pc}
 80071dc:	2000062c 	.word	0x2000062c

080071e0 <_write_r>:
 80071e0:	b538      	push	{r3, r4, r5, lr}
 80071e2:	4d07      	ldr	r5, [pc, #28]	@ (8007200 <_write_r+0x20>)
 80071e4:	4604      	mov	r4, r0
 80071e6:	4608      	mov	r0, r1
 80071e8:	4611      	mov	r1, r2
 80071ea:	2200      	movs	r2, #0
 80071ec:	602a      	str	r2, [r5, #0]
 80071ee:	461a      	mov	r2, r3
 80071f0:	f7fb f948 	bl	8002484 <_write>
 80071f4:	1c43      	adds	r3, r0, #1
 80071f6:	d102      	bne.n	80071fe <_write_r+0x1e>
 80071f8:	682b      	ldr	r3, [r5, #0]
 80071fa:	b103      	cbz	r3, 80071fe <_write_r+0x1e>
 80071fc:	6023      	str	r3, [r4, #0]
 80071fe:	bd38      	pop	{r3, r4, r5, pc}
 8007200:	2000062c 	.word	0x2000062c

08007204 <__errno>:
 8007204:	4b01      	ldr	r3, [pc, #4]	@ (800720c <__errno+0x8>)
 8007206:	6818      	ldr	r0, [r3, #0]
 8007208:	4770      	bx	lr
 800720a:	bf00      	nop
 800720c:	2000001c 	.word	0x2000001c

08007210 <__libc_init_array>:
 8007210:	b570      	push	{r4, r5, r6, lr}
 8007212:	4d0d      	ldr	r5, [pc, #52]	@ (8007248 <__libc_init_array+0x38>)
 8007214:	4c0d      	ldr	r4, [pc, #52]	@ (800724c <__libc_init_array+0x3c>)
 8007216:	1b64      	subs	r4, r4, r5
 8007218:	10a4      	asrs	r4, r4, #2
 800721a:	2600      	movs	r6, #0
 800721c:	42a6      	cmp	r6, r4
 800721e:	d109      	bne.n	8007234 <__libc_init_array+0x24>
 8007220:	4d0b      	ldr	r5, [pc, #44]	@ (8007250 <__libc_init_array+0x40>)
 8007222:	4c0c      	ldr	r4, [pc, #48]	@ (8007254 <__libc_init_array+0x44>)
 8007224:	f002 f8d6 	bl	80093d4 <_init>
 8007228:	1b64      	subs	r4, r4, r5
 800722a:	10a4      	asrs	r4, r4, #2
 800722c:	2600      	movs	r6, #0
 800722e:	42a6      	cmp	r6, r4
 8007230:	d105      	bne.n	800723e <__libc_init_array+0x2e>
 8007232:	bd70      	pop	{r4, r5, r6, pc}
 8007234:	f855 3b04 	ldr.w	r3, [r5], #4
 8007238:	4798      	blx	r3
 800723a:	3601      	adds	r6, #1
 800723c:	e7ee      	b.n	800721c <__libc_init_array+0xc>
 800723e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007242:	4798      	blx	r3
 8007244:	3601      	adds	r6, #1
 8007246:	e7f2      	b.n	800722e <__libc_init_array+0x1e>
 8007248:	08009808 	.word	0x08009808
 800724c:	08009808 	.word	0x08009808
 8007250:	08009808 	.word	0x08009808
 8007254:	0800980c 	.word	0x0800980c

08007258 <__retarget_lock_init_recursive>:
 8007258:	4770      	bx	lr

0800725a <__retarget_lock_acquire_recursive>:
 800725a:	4770      	bx	lr

0800725c <__retarget_lock_release_recursive>:
 800725c:	4770      	bx	lr

0800725e <quorem>:
 800725e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007262:	6903      	ldr	r3, [r0, #16]
 8007264:	690c      	ldr	r4, [r1, #16]
 8007266:	42a3      	cmp	r3, r4
 8007268:	4607      	mov	r7, r0
 800726a:	db7e      	blt.n	800736a <quorem+0x10c>
 800726c:	3c01      	subs	r4, #1
 800726e:	f101 0814 	add.w	r8, r1, #20
 8007272:	00a3      	lsls	r3, r4, #2
 8007274:	f100 0514 	add.w	r5, r0, #20
 8007278:	9300      	str	r3, [sp, #0]
 800727a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800727e:	9301      	str	r3, [sp, #4]
 8007280:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007284:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007288:	3301      	adds	r3, #1
 800728a:	429a      	cmp	r2, r3
 800728c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007290:	fbb2 f6f3 	udiv	r6, r2, r3
 8007294:	d32e      	bcc.n	80072f4 <quorem+0x96>
 8007296:	f04f 0a00 	mov.w	sl, #0
 800729a:	46c4      	mov	ip, r8
 800729c:	46ae      	mov	lr, r5
 800729e:	46d3      	mov	fp, sl
 80072a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072a4:	b298      	uxth	r0, r3
 80072a6:	fb06 a000 	mla	r0, r6, r0, sl
 80072aa:	0c02      	lsrs	r2, r0, #16
 80072ac:	0c1b      	lsrs	r3, r3, #16
 80072ae:	fb06 2303 	mla	r3, r6, r3, r2
 80072b2:	f8de 2000 	ldr.w	r2, [lr]
 80072b6:	b280      	uxth	r0, r0
 80072b8:	b292      	uxth	r2, r2
 80072ba:	1a12      	subs	r2, r2, r0
 80072bc:	445a      	add	r2, fp
 80072be:	f8de 0000 	ldr.w	r0, [lr]
 80072c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80072cc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80072d0:	b292      	uxth	r2, r2
 80072d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80072d6:	45e1      	cmp	r9, ip
 80072d8:	f84e 2b04 	str.w	r2, [lr], #4
 80072dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80072e0:	d2de      	bcs.n	80072a0 <quorem+0x42>
 80072e2:	9b00      	ldr	r3, [sp, #0]
 80072e4:	58eb      	ldr	r3, [r5, r3]
 80072e6:	b92b      	cbnz	r3, 80072f4 <quorem+0x96>
 80072e8:	9b01      	ldr	r3, [sp, #4]
 80072ea:	3b04      	subs	r3, #4
 80072ec:	429d      	cmp	r5, r3
 80072ee:	461a      	mov	r2, r3
 80072f0:	d32f      	bcc.n	8007352 <quorem+0xf4>
 80072f2:	613c      	str	r4, [r7, #16]
 80072f4:	4638      	mov	r0, r7
 80072f6:	f001 f97d 	bl	80085f4 <__mcmp>
 80072fa:	2800      	cmp	r0, #0
 80072fc:	db25      	blt.n	800734a <quorem+0xec>
 80072fe:	4629      	mov	r1, r5
 8007300:	2000      	movs	r0, #0
 8007302:	f858 2b04 	ldr.w	r2, [r8], #4
 8007306:	f8d1 c000 	ldr.w	ip, [r1]
 800730a:	fa1f fe82 	uxth.w	lr, r2
 800730e:	fa1f f38c 	uxth.w	r3, ip
 8007312:	eba3 030e 	sub.w	r3, r3, lr
 8007316:	4403      	add	r3, r0
 8007318:	0c12      	lsrs	r2, r2, #16
 800731a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800731e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007322:	b29b      	uxth	r3, r3
 8007324:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007328:	45c1      	cmp	r9, r8
 800732a:	f841 3b04 	str.w	r3, [r1], #4
 800732e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007332:	d2e6      	bcs.n	8007302 <quorem+0xa4>
 8007334:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007338:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800733c:	b922      	cbnz	r2, 8007348 <quorem+0xea>
 800733e:	3b04      	subs	r3, #4
 8007340:	429d      	cmp	r5, r3
 8007342:	461a      	mov	r2, r3
 8007344:	d30b      	bcc.n	800735e <quorem+0x100>
 8007346:	613c      	str	r4, [r7, #16]
 8007348:	3601      	adds	r6, #1
 800734a:	4630      	mov	r0, r6
 800734c:	b003      	add	sp, #12
 800734e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007352:	6812      	ldr	r2, [r2, #0]
 8007354:	3b04      	subs	r3, #4
 8007356:	2a00      	cmp	r2, #0
 8007358:	d1cb      	bne.n	80072f2 <quorem+0x94>
 800735a:	3c01      	subs	r4, #1
 800735c:	e7c6      	b.n	80072ec <quorem+0x8e>
 800735e:	6812      	ldr	r2, [r2, #0]
 8007360:	3b04      	subs	r3, #4
 8007362:	2a00      	cmp	r2, #0
 8007364:	d1ef      	bne.n	8007346 <quorem+0xe8>
 8007366:	3c01      	subs	r4, #1
 8007368:	e7ea      	b.n	8007340 <quorem+0xe2>
 800736a:	2000      	movs	r0, #0
 800736c:	e7ee      	b.n	800734c <quorem+0xee>
	...

08007370 <_dtoa_r>:
 8007370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007374:	69c7      	ldr	r7, [r0, #28]
 8007376:	b097      	sub	sp, #92	@ 0x5c
 8007378:	ed8d 0b04 	vstr	d0, [sp, #16]
 800737c:	ec55 4b10 	vmov	r4, r5, d0
 8007380:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007382:	9107      	str	r1, [sp, #28]
 8007384:	4681      	mov	r9, r0
 8007386:	920c      	str	r2, [sp, #48]	@ 0x30
 8007388:	9311      	str	r3, [sp, #68]	@ 0x44
 800738a:	b97f      	cbnz	r7, 80073ac <_dtoa_r+0x3c>
 800738c:	2010      	movs	r0, #16
 800738e:	f000 fe09 	bl	8007fa4 <malloc>
 8007392:	4602      	mov	r2, r0
 8007394:	f8c9 001c 	str.w	r0, [r9, #28]
 8007398:	b920      	cbnz	r0, 80073a4 <_dtoa_r+0x34>
 800739a:	4ba9      	ldr	r3, [pc, #676]	@ (8007640 <_dtoa_r+0x2d0>)
 800739c:	21ef      	movs	r1, #239	@ 0xef
 800739e:	48a9      	ldr	r0, [pc, #676]	@ (8007644 <_dtoa_r+0x2d4>)
 80073a0:	f001 fcf0 	bl	8008d84 <__assert_func>
 80073a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80073a8:	6007      	str	r7, [r0, #0]
 80073aa:	60c7      	str	r7, [r0, #12]
 80073ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073b0:	6819      	ldr	r1, [r3, #0]
 80073b2:	b159      	cbz	r1, 80073cc <_dtoa_r+0x5c>
 80073b4:	685a      	ldr	r2, [r3, #4]
 80073b6:	604a      	str	r2, [r1, #4]
 80073b8:	2301      	movs	r3, #1
 80073ba:	4093      	lsls	r3, r2
 80073bc:	608b      	str	r3, [r1, #8]
 80073be:	4648      	mov	r0, r9
 80073c0:	f000 fee6 	bl	8008190 <_Bfree>
 80073c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073c8:	2200      	movs	r2, #0
 80073ca:	601a      	str	r2, [r3, #0]
 80073cc:	1e2b      	subs	r3, r5, #0
 80073ce:	bfb9      	ittee	lt
 80073d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80073d4:	9305      	strlt	r3, [sp, #20]
 80073d6:	2300      	movge	r3, #0
 80073d8:	6033      	strge	r3, [r6, #0]
 80073da:	9f05      	ldr	r7, [sp, #20]
 80073dc:	4b9a      	ldr	r3, [pc, #616]	@ (8007648 <_dtoa_r+0x2d8>)
 80073de:	bfbc      	itt	lt
 80073e0:	2201      	movlt	r2, #1
 80073e2:	6032      	strlt	r2, [r6, #0]
 80073e4:	43bb      	bics	r3, r7
 80073e6:	d112      	bne.n	800740e <_dtoa_r+0x9e>
 80073e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80073ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80073ee:	6013      	str	r3, [r2, #0]
 80073f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80073f4:	4323      	orrs	r3, r4
 80073f6:	f000 855a 	beq.w	8007eae <_dtoa_r+0xb3e>
 80073fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800765c <_dtoa_r+0x2ec>
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 855c 	beq.w	8007ebe <_dtoa_r+0xb4e>
 8007406:	f10a 0303 	add.w	r3, sl, #3
 800740a:	f000 bd56 	b.w	8007eba <_dtoa_r+0xb4a>
 800740e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007412:	2200      	movs	r2, #0
 8007414:	ec51 0b17 	vmov	r0, r1, d7
 8007418:	2300      	movs	r3, #0
 800741a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800741e:	f7f9 fb5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007422:	4680      	mov	r8, r0
 8007424:	b158      	cbz	r0, 800743e <_dtoa_r+0xce>
 8007426:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007428:	2301      	movs	r3, #1
 800742a:	6013      	str	r3, [r2, #0]
 800742c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800742e:	b113      	cbz	r3, 8007436 <_dtoa_r+0xc6>
 8007430:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007432:	4b86      	ldr	r3, [pc, #536]	@ (800764c <_dtoa_r+0x2dc>)
 8007434:	6013      	str	r3, [r2, #0]
 8007436:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007660 <_dtoa_r+0x2f0>
 800743a:	f000 bd40 	b.w	8007ebe <_dtoa_r+0xb4e>
 800743e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007442:	aa14      	add	r2, sp, #80	@ 0x50
 8007444:	a915      	add	r1, sp, #84	@ 0x54
 8007446:	4648      	mov	r0, r9
 8007448:	f001 f984 	bl	8008754 <__d2b>
 800744c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007450:	9002      	str	r0, [sp, #8]
 8007452:	2e00      	cmp	r6, #0
 8007454:	d078      	beq.n	8007548 <_dtoa_r+0x1d8>
 8007456:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007458:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800745c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007460:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007464:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007468:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800746c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007470:	4619      	mov	r1, r3
 8007472:	2200      	movs	r2, #0
 8007474:	4b76      	ldr	r3, [pc, #472]	@ (8007650 <_dtoa_r+0x2e0>)
 8007476:	f7f8 ff0f 	bl	8000298 <__aeabi_dsub>
 800747a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007628 <_dtoa_r+0x2b8>)
 800747c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007480:	f7f9 f8c2 	bl	8000608 <__aeabi_dmul>
 8007484:	a36a      	add	r3, pc, #424	@ (adr r3, 8007630 <_dtoa_r+0x2c0>)
 8007486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748a:	f7f8 ff07 	bl	800029c <__adddf3>
 800748e:	4604      	mov	r4, r0
 8007490:	4630      	mov	r0, r6
 8007492:	460d      	mov	r5, r1
 8007494:	f7f9 f84e 	bl	8000534 <__aeabi_i2d>
 8007498:	a367      	add	r3, pc, #412	@ (adr r3, 8007638 <_dtoa_r+0x2c8>)
 800749a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749e:	f7f9 f8b3 	bl	8000608 <__aeabi_dmul>
 80074a2:	4602      	mov	r2, r0
 80074a4:	460b      	mov	r3, r1
 80074a6:	4620      	mov	r0, r4
 80074a8:	4629      	mov	r1, r5
 80074aa:	f7f8 fef7 	bl	800029c <__adddf3>
 80074ae:	4604      	mov	r4, r0
 80074b0:	460d      	mov	r5, r1
 80074b2:	f7f9 fb59 	bl	8000b68 <__aeabi_d2iz>
 80074b6:	2200      	movs	r2, #0
 80074b8:	4607      	mov	r7, r0
 80074ba:	2300      	movs	r3, #0
 80074bc:	4620      	mov	r0, r4
 80074be:	4629      	mov	r1, r5
 80074c0:	f7f9 fb14 	bl	8000aec <__aeabi_dcmplt>
 80074c4:	b140      	cbz	r0, 80074d8 <_dtoa_r+0x168>
 80074c6:	4638      	mov	r0, r7
 80074c8:	f7f9 f834 	bl	8000534 <__aeabi_i2d>
 80074cc:	4622      	mov	r2, r4
 80074ce:	462b      	mov	r3, r5
 80074d0:	f7f9 fb02 	bl	8000ad8 <__aeabi_dcmpeq>
 80074d4:	b900      	cbnz	r0, 80074d8 <_dtoa_r+0x168>
 80074d6:	3f01      	subs	r7, #1
 80074d8:	2f16      	cmp	r7, #22
 80074da:	d852      	bhi.n	8007582 <_dtoa_r+0x212>
 80074dc:	4b5d      	ldr	r3, [pc, #372]	@ (8007654 <_dtoa_r+0x2e4>)
 80074de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80074ea:	f7f9 faff 	bl	8000aec <__aeabi_dcmplt>
 80074ee:	2800      	cmp	r0, #0
 80074f0:	d049      	beq.n	8007586 <_dtoa_r+0x216>
 80074f2:	3f01      	subs	r7, #1
 80074f4:	2300      	movs	r3, #0
 80074f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80074f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074fa:	1b9b      	subs	r3, r3, r6
 80074fc:	1e5a      	subs	r2, r3, #1
 80074fe:	bf45      	ittet	mi
 8007500:	f1c3 0301 	rsbmi	r3, r3, #1
 8007504:	9300      	strmi	r3, [sp, #0]
 8007506:	2300      	movpl	r3, #0
 8007508:	2300      	movmi	r3, #0
 800750a:	9206      	str	r2, [sp, #24]
 800750c:	bf54      	ite	pl
 800750e:	9300      	strpl	r3, [sp, #0]
 8007510:	9306      	strmi	r3, [sp, #24]
 8007512:	2f00      	cmp	r7, #0
 8007514:	db39      	blt.n	800758a <_dtoa_r+0x21a>
 8007516:	9b06      	ldr	r3, [sp, #24]
 8007518:	970d      	str	r7, [sp, #52]	@ 0x34
 800751a:	443b      	add	r3, r7
 800751c:	9306      	str	r3, [sp, #24]
 800751e:	2300      	movs	r3, #0
 8007520:	9308      	str	r3, [sp, #32]
 8007522:	9b07      	ldr	r3, [sp, #28]
 8007524:	2b09      	cmp	r3, #9
 8007526:	d863      	bhi.n	80075f0 <_dtoa_r+0x280>
 8007528:	2b05      	cmp	r3, #5
 800752a:	bfc4      	itt	gt
 800752c:	3b04      	subgt	r3, #4
 800752e:	9307      	strgt	r3, [sp, #28]
 8007530:	9b07      	ldr	r3, [sp, #28]
 8007532:	f1a3 0302 	sub.w	r3, r3, #2
 8007536:	bfcc      	ite	gt
 8007538:	2400      	movgt	r4, #0
 800753a:	2401      	movle	r4, #1
 800753c:	2b03      	cmp	r3, #3
 800753e:	d863      	bhi.n	8007608 <_dtoa_r+0x298>
 8007540:	e8df f003 	tbb	[pc, r3]
 8007544:	2b375452 	.word	0x2b375452
 8007548:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800754c:	441e      	add	r6, r3
 800754e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007552:	2b20      	cmp	r3, #32
 8007554:	bfc1      	itttt	gt
 8007556:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800755a:	409f      	lslgt	r7, r3
 800755c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007560:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007564:	bfd6      	itet	le
 8007566:	f1c3 0320 	rsble	r3, r3, #32
 800756a:	ea47 0003 	orrgt.w	r0, r7, r3
 800756e:	fa04 f003 	lslle.w	r0, r4, r3
 8007572:	f7f8 ffcf 	bl	8000514 <__aeabi_ui2d>
 8007576:	2201      	movs	r2, #1
 8007578:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800757c:	3e01      	subs	r6, #1
 800757e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007580:	e776      	b.n	8007470 <_dtoa_r+0x100>
 8007582:	2301      	movs	r3, #1
 8007584:	e7b7      	b.n	80074f6 <_dtoa_r+0x186>
 8007586:	9010      	str	r0, [sp, #64]	@ 0x40
 8007588:	e7b6      	b.n	80074f8 <_dtoa_r+0x188>
 800758a:	9b00      	ldr	r3, [sp, #0]
 800758c:	1bdb      	subs	r3, r3, r7
 800758e:	9300      	str	r3, [sp, #0]
 8007590:	427b      	negs	r3, r7
 8007592:	9308      	str	r3, [sp, #32]
 8007594:	2300      	movs	r3, #0
 8007596:	930d      	str	r3, [sp, #52]	@ 0x34
 8007598:	e7c3      	b.n	8007522 <_dtoa_r+0x1b2>
 800759a:	2301      	movs	r3, #1
 800759c:	9309      	str	r3, [sp, #36]	@ 0x24
 800759e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075a0:	eb07 0b03 	add.w	fp, r7, r3
 80075a4:	f10b 0301 	add.w	r3, fp, #1
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	9303      	str	r3, [sp, #12]
 80075ac:	bfb8      	it	lt
 80075ae:	2301      	movlt	r3, #1
 80075b0:	e006      	b.n	80075c0 <_dtoa_r+0x250>
 80075b2:	2301      	movs	r3, #1
 80075b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	dd28      	ble.n	800760e <_dtoa_r+0x29e>
 80075bc:	469b      	mov	fp, r3
 80075be:	9303      	str	r3, [sp, #12]
 80075c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80075c4:	2100      	movs	r1, #0
 80075c6:	2204      	movs	r2, #4
 80075c8:	f102 0514 	add.w	r5, r2, #20
 80075cc:	429d      	cmp	r5, r3
 80075ce:	d926      	bls.n	800761e <_dtoa_r+0x2ae>
 80075d0:	6041      	str	r1, [r0, #4]
 80075d2:	4648      	mov	r0, r9
 80075d4:	f000 fd9c 	bl	8008110 <_Balloc>
 80075d8:	4682      	mov	sl, r0
 80075da:	2800      	cmp	r0, #0
 80075dc:	d142      	bne.n	8007664 <_dtoa_r+0x2f4>
 80075de:	4b1e      	ldr	r3, [pc, #120]	@ (8007658 <_dtoa_r+0x2e8>)
 80075e0:	4602      	mov	r2, r0
 80075e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80075e6:	e6da      	b.n	800739e <_dtoa_r+0x2e>
 80075e8:	2300      	movs	r3, #0
 80075ea:	e7e3      	b.n	80075b4 <_dtoa_r+0x244>
 80075ec:	2300      	movs	r3, #0
 80075ee:	e7d5      	b.n	800759c <_dtoa_r+0x22c>
 80075f0:	2401      	movs	r4, #1
 80075f2:	2300      	movs	r3, #0
 80075f4:	9307      	str	r3, [sp, #28]
 80075f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80075f8:	f04f 3bff 	mov.w	fp, #4294967295
 80075fc:	2200      	movs	r2, #0
 80075fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8007602:	2312      	movs	r3, #18
 8007604:	920c      	str	r2, [sp, #48]	@ 0x30
 8007606:	e7db      	b.n	80075c0 <_dtoa_r+0x250>
 8007608:	2301      	movs	r3, #1
 800760a:	9309      	str	r3, [sp, #36]	@ 0x24
 800760c:	e7f4      	b.n	80075f8 <_dtoa_r+0x288>
 800760e:	f04f 0b01 	mov.w	fp, #1
 8007612:	f8cd b00c 	str.w	fp, [sp, #12]
 8007616:	465b      	mov	r3, fp
 8007618:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800761c:	e7d0      	b.n	80075c0 <_dtoa_r+0x250>
 800761e:	3101      	adds	r1, #1
 8007620:	0052      	lsls	r2, r2, #1
 8007622:	e7d1      	b.n	80075c8 <_dtoa_r+0x258>
 8007624:	f3af 8000 	nop.w
 8007628:	636f4361 	.word	0x636f4361
 800762c:	3fd287a7 	.word	0x3fd287a7
 8007630:	8b60c8b3 	.word	0x8b60c8b3
 8007634:	3fc68a28 	.word	0x3fc68a28
 8007638:	509f79fb 	.word	0x509f79fb
 800763c:	3fd34413 	.word	0x3fd34413
 8007640:	080094b9 	.word	0x080094b9
 8007644:	080094d0 	.word	0x080094d0
 8007648:	7ff00000 	.word	0x7ff00000
 800764c:	08009489 	.word	0x08009489
 8007650:	3ff80000 	.word	0x3ff80000
 8007654:	08009620 	.word	0x08009620
 8007658:	08009528 	.word	0x08009528
 800765c:	080094b5 	.word	0x080094b5
 8007660:	08009488 	.word	0x08009488
 8007664:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007668:	6018      	str	r0, [r3, #0]
 800766a:	9b03      	ldr	r3, [sp, #12]
 800766c:	2b0e      	cmp	r3, #14
 800766e:	f200 80a1 	bhi.w	80077b4 <_dtoa_r+0x444>
 8007672:	2c00      	cmp	r4, #0
 8007674:	f000 809e 	beq.w	80077b4 <_dtoa_r+0x444>
 8007678:	2f00      	cmp	r7, #0
 800767a:	dd33      	ble.n	80076e4 <_dtoa_r+0x374>
 800767c:	4b9c      	ldr	r3, [pc, #624]	@ (80078f0 <_dtoa_r+0x580>)
 800767e:	f007 020f 	and.w	r2, r7, #15
 8007682:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007686:	ed93 7b00 	vldr	d7, [r3]
 800768a:	05f8      	lsls	r0, r7, #23
 800768c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007690:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007694:	d516      	bpl.n	80076c4 <_dtoa_r+0x354>
 8007696:	4b97      	ldr	r3, [pc, #604]	@ (80078f4 <_dtoa_r+0x584>)
 8007698:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800769c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076a0:	f7f9 f8dc 	bl	800085c <__aeabi_ddiv>
 80076a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076a8:	f004 040f 	and.w	r4, r4, #15
 80076ac:	2603      	movs	r6, #3
 80076ae:	4d91      	ldr	r5, [pc, #580]	@ (80078f4 <_dtoa_r+0x584>)
 80076b0:	b954      	cbnz	r4, 80076c8 <_dtoa_r+0x358>
 80076b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80076b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076ba:	f7f9 f8cf 	bl	800085c <__aeabi_ddiv>
 80076be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076c2:	e028      	b.n	8007716 <_dtoa_r+0x3a6>
 80076c4:	2602      	movs	r6, #2
 80076c6:	e7f2      	b.n	80076ae <_dtoa_r+0x33e>
 80076c8:	07e1      	lsls	r1, r4, #31
 80076ca:	d508      	bpl.n	80076de <_dtoa_r+0x36e>
 80076cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80076d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076d4:	f7f8 ff98 	bl	8000608 <__aeabi_dmul>
 80076d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80076dc:	3601      	adds	r6, #1
 80076de:	1064      	asrs	r4, r4, #1
 80076e0:	3508      	adds	r5, #8
 80076e2:	e7e5      	b.n	80076b0 <_dtoa_r+0x340>
 80076e4:	f000 80af 	beq.w	8007846 <_dtoa_r+0x4d6>
 80076e8:	427c      	negs	r4, r7
 80076ea:	4b81      	ldr	r3, [pc, #516]	@ (80078f0 <_dtoa_r+0x580>)
 80076ec:	4d81      	ldr	r5, [pc, #516]	@ (80078f4 <_dtoa_r+0x584>)
 80076ee:	f004 020f 	and.w	r2, r4, #15
 80076f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076fe:	f7f8 ff83 	bl	8000608 <__aeabi_dmul>
 8007702:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007706:	1124      	asrs	r4, r4, #4
 8007708:	2300      	movs	r3, #0
 800770a:	2602      	movs	r6, #2
 800770c:	2c00      	cmp	r4, #0
 800770e:	f040 808f 	bne.w	8007830 <_dtoa_r+0x4c0>
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1d3      	bne.n	80076be <_dtoa_r+0x34e>
 8007716:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007718:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800771c:	2b00      	cmp	r3, #0
 800771e:	f000 8094 	beq.w	800784a <_dtoa_r+0x4da>
 8007722:	4b75      	ldr	r3, [pc, #468]	@ (80078f8 <_dtoa_r+0x588>)
 8007724:	2200      	movs	r2, #0
 8007726:	4620      	mov	r0, r4
 8007728:	4629      	mov	r1, r5
 800772a:	f7f9 f9df 	bl	8000aec <__aeabi_dcmplt>
 800772e:	2800      	cmp	r0, #0
 8007730:	f000 808b 	beq.w	800784a <_dtoa_r+0x4da>
 8007734:	9b03      	ldr	r3, [sp, #12]
 8007736:	2b00      	cmp	r3, #0
 8007738:	f000 8087 	beq.w	800784a <_dtoa_r+0x4da>
 800773c:	f1bb 0f00 	cmp.w	fp, #0
 8007740:	dd34      	ble.n	80077ac <_dtoa_r+0x43c>
 8007742:	4620      	mov	r0, r4
 8007744:	4b6d      	ldr	r3, [pc, #436]	@ (80078fc <_dtoa_r+0x58c>)
 8007746:	2200      	movs	r2, #0
 8007748:	4629      	mov	r1, r5
 800774a:	f7f8 ff5d 	bl	8000608 <__aeabi_dmul>
 800774e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007752:	f107 38ff 	add.w	r8, r7, #4294967295
 8007756:	3601      	adds	r6, #1
 8007758:	465c      	mov	r4, fp
 800775a:	4630      	mov	r0, r6
 800775c:	f7f8 feea 	bl	8000534 <__aeabi_i2d>
 8007760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007764:	f7f8 ff50 	bl	8000608 <__aeabi_dmul>
 8007768:	4b65      	ldr	r3, [pc, #404]	@ (8007900 <_dtoa_r+0x590>)
 800776a:	2200      	movs	r2, #0
 800776c:	f7f8 fd96 	bl	800029c <__adddf3>
 8007770:	4605      	mov	r5, r0
 8007772:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007776:	2c00      	cmp	r4, #0
 8007778:	d16a      	bne.n	8007850 <_dtoa_r+0x4e0>
 800777a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800777e:	4b61      	ldr	r3, [pc, #388]	@ (8007904 <_dtoa_r+0x594>)
 8007780:	2200      	movs	r2, #0
 8007782:	f7f8 fd89 	bl	8000298 <__aeabi_dsub>
 8007786:	4602      	mov	r2, r0
 8007788:	460b      	mov	r3, r1
 800778a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800778e:	462a      	mov	r2, r5
 8007790:	4633      	mov	r3, r6
 8007792:	f7f9 f9c9 	bl	8000b28 <__aeabi_dcmpgt>
 8007796:	2800      	cmp	r0, #0
 8007798:	f040 8298 	bne.w	8007ccc <_dtoa_r+0x95c>
 800779c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077a0:	462a      	mov	r2, r5
 80077a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80077a6:	f7f9 f9a1 	bl	8000aec <__aeabi_dcmplt>
 80077aa:	bb38      	cbnz	r0, 80077fc <_dtoa_r+0x48c>
 80077ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80077b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80077b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f2c0 8157 	blt.w	8007a6a <_dtoa_r+0x6fa>
 80077bc:	2f0e      	cmp	r7, #14
 80077be:	f300 8154 	bgt.w	8007a6a <_dtoa_r+0x6fa>
 80077c2:	4b4b      	ldr	r3, [pc, #300]	@ (80078f0 <_dtoa_r+0x580>)
 80077c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80077c8:	ed93 7b00 	vldr	d7, [r3]
 80077cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	ed8d 7b00 	vstr	d7, [sp]
 80077d4:	f280 80e5 	bge.w	80079a2 <_dtoa_r+0x632>
 80077d8:	9b03      	ldr	r3, [sp, #12]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	f300 80e1 	bgt.w	80079a2 <_dtoa_r+0x632>
 80077e0:	d10c      	bne.n	80077fc <_dtoa_r+0x48c>
 80077e2:	4b48      	ldr	r3, [pc, #288]	@ (8007904 <_dtoa_r+0x594>)
 80077e4:	2200      	movs	r2, #0
 80077e6:	ec51 0b17 	vmov	r0, r1, d7
 80077ea:	f7f8 ff0d 	bl	8000608 <__aeabi_dmul>
 80077ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077f2:	f7f9 f98f 	bl	8000b14 <__aeabi_dcmpge>
 80077f6:	2800      	cmp	r0, #0
 80077f8:	f000 8266 	beq.w	8007cc8 <_dtoa_r+0x958>
 80077fc:	2400      	movs	r4, #0
 80077fe:	4625      	mov	r5, r4
 8007800:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007802:	4656      	mov	r6, sl
 8007804:	ea6f 0803 	mvn.w	r8, r3
 8007808:	2700      	movs	r7, #0
 800780a:	4621      	mov	r1, r4
 800780c:	4648      	mov	r0, r9
 800780e:	f000 fcbf 	bl	8008190 <_Bfree>
 8007812:	2d00      	cmp	r5, #0
 8007814:	f000 80bd 	beq.w	8007992 <_dtoa_r+0x622>
 8007818:	b12f      	cbz	r7, 8007826 <_dtoa_r+0x4b6>
 800781a:	42af      	cmp	r7, r5
 800781c:	d003      	beq.n	8007826 <_dtoa_r+0x4b6>
 800781e:	4639      	mov	r1, r7
 8007820:	4648      	mov	r0, r9
 8007822:	f000 fcb5 	bl	8008190 <_Bfree>
 8007826:	4629      	mov	r1, r5
 8007828:	4648      	mov	r0, r9
 800782a:	f000 fcb1 	bl	8008190 <_Bfree>
 800782e:	e0b0      	b.n	8007992 <_dtoa_r+0x622>
 8007830:	07e2      	lsls	r2, r4, #31
 8007832:	d505      	bpl.n	8007840 <_dtoa_r+0x4d0>
 8007834:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007838:	f7f8 fee6 	bl	8000608 <__aeabi_dmul>
 800783c:	3601      	adds	r6, #1
 800783e:	2301      	movs	r3, #1
 8007840:	1064      	asrs	r4, r4, #1
 8007842:	3508      	adds	r5, #8
 8007844:	e762      	b.n	800770c <_dtoa_r+0x39c>
 8007846:	2602      	movs	r6, #2
 8007848:	e765      	b.n	8007716 <_dtoa_r+0x3a6>
 800784a:	9c03      	ldr	r4, [sp, #12]
 800784c:	46b8      	mov	r8, r7
 800784e:	e784      	b.n	800775a <_dtoa_r+0x3ea>
 8007850:	4b27      	ldr	r3, [pc, #156]	@ (80078f0 <_dtoa_r+0x580>)
 8007852:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007854:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007858:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800785c:	4454      	add	r4, sl
 800785e:	2900      	cmp	r1, #0
 8007860:	d054      	beq.n	800790c <_dtoa_r+0x59c>
 8007862:	4929      	ldr	r1, [pc, #164]	@ (8007908 <_dtoa_r+0x598>)
 8007864:	2000      	movs	r0, #0
 8007866:	f7f8 fff9 	bl	800085c <__aeabi_ddiv>
 800786a:	4633      	mov	r3, r6
 800786c:	462a      	mov	r2, r5
 800786e:	f7f8 fd13 	bl	8000298 <__aeabi_dsub>
 8007872:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007876:	4656      	mov	r6, sl
 8007878:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800787c:	f7f9 f974 	bl	8000b68 <__aeabi_d2iz>
 8007880:	4605      	mov	r5, r0
 8007882:	f7f8 fe57 	bl	8000534 <__aeabi_i2d>
 8007886:	4602      	mov	r2, r0
 8007888:	460b      	mov	r3, r1
 800788a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800788e:	f7f8 fd03 	bl	8000298 <__aeabi_dsub>
 8007892:	3530      	adds	r5, #48	@ 0x30
 8007894:	4602      	mov	r2, r0
 8007896:	460b      	mov	r3, r1
 8007898:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800789c:	f806 5b01 	strb.w	r5, [r6], #1
 80078a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078a4:	f7f9 f922 	bl	8000aec <__aeabi_dcmplt>
 80078a8:	2800      	cmp	r0, #0
 80078aa:	d172      	bne.n	8007992 <_dtoa_r+0x622>
 80078ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078b0:	4911      	ldr	r1, [pc, #68]	@ (80078f8 <_dtoa_r+0x588>)
 80078b2:	2000      	movs	r0, #0
 80078b4:	f7f8 fcf0 	bl	8000298 <__aeabi_dsub>
 80078b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078bc:	f7f9 f916 	bl	8000aec <__aeabi_dcmplt>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	f040 80b4 	bne.w	8007a2e <_dtoa_r+0x6be>
 80078c6:	42a6      	cmp	r6, r4
 80078c8:	f43f af70 	beq.w	80077ac <_dtoa_r+0x43c>
 80078cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80078d0:	4b0a      	ldr	r3, [pc, #40]	@ (80078fc <_dtoa_r+0x58c>)
 80078d2:	2200      	movs	r2, #0
 80078d4:	f7f8 fe98 	bl	8000608 <__aeabi_dmul>
 80078d8:	4b08      	ldr	r3, [pc, #32]	@ (80078fc <_dtoa_r+0x58c>)
 80078da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80078de:	2200      	movs	r2, #0
 80078e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078e4:	f7f8 fe90 	bl	8000608 <__aeabi_dmul>
 80078e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078ec:	e7c4      	b.n	8007878 <_dtoa_r+0x508>
 80078ee:	bf00      	nop
 80078f0:	08009620 	.word	0x08009620
 80078f4:	080095f8 	.word	0x080095f8
 80078f8:	3ff00000 	.word	0x3ff00000
 80078fc:	40240000 	.word	0x40240000
 8007900:	401c0000 	.word	0x401c0000
 8007904:	40140000 	.word	0x40140000
 8007908:	3fe00000 	.word	0x3fe00000
 800790c:	4631      	mov	r1, r6
 800790e:	4628      	mov	r0, r5
 8007910:	f7f8 fe7a 	bl	8000608 <__aeabi_dmul>
 8007914:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007918:	9413      	str	r4, [sp, #76]	@ 0x4c
 800791a:	4656      	mov	r6, sl
 800791c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007920:	f7f9 f922 	bl	8000b68 <__aeabi_d2iz>
 8007924:	4605      	mov	r5, r0
 8007926:	f7f8 fe05 	bl	8000534 <__aeabi_i2d>
 800792a:	4602      	mov	r2, r0
 800792c:	460b      	mov	r3, r1
 800792e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007932:	f7f8 fcb1 	bl	8000298 <__aeabi_dsub>
 8007936:	3530      	adds	r5, #48	@ 0x30
 8007938:	f806 5b01 	strb.w	r5, [r6], #1
 800793c:	4602      	mov	r2, r0
 800793e:	460b      	mov	r3, r1
 8007940:	42a6      	cmp	r6, r4
 8007942:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007946:	f04f 0200 	mov.w	r2, #0
 800794a:	d124      	bne.n	8007996 <_dtoa_r+0x626>
 800794c:	4baf      	ldr	r3, [pc, #700]	@ (8007c0c <_dtoa_r+0x89c>)
 800794e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007952:	f7f8 fca3 	bl	800029c <__adddf3>
 8007956:	4602      	mov	r2, r0
 8007958:	460b      	mov	r3, r1
 800795a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800795e:	f7f9 f8e3 	bl	8000b28 <__aeabi_dcmpgt>
 8007962:	2800      	cmp	r0, #0
 8007964:	d163      	bne.n	8007a2e <_dtoa_r+0x6be>
 8007966:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800796a:	49a8      	ldr	r1, [pc, #672]	@ (8007c0c <_dtoa_r+0x89c>)
 800796c:	2000      	movs	r0, #0
 800796e:	f7f8 fc93 	bl	8000298 <__aeabi_dsub>
 8007972:	4602      	mov	r2, r0
 8007974:	460b      	mov	r3, r1
 8007976:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800797a:	f7f9 f8b7 	bl	8000aec <__aeabi_dcmplt>
 800797e:	2800      	cmp	r0, #0
 8007980:	f43f af14 	beq.w	80077ac <_dtoa_r+0x43c>
 8007984:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007986:	1e73      	subs	r3, r6, #1
 8007988:	9313      	str	r3, [sp, #76]	@ 0x4c
 800798a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800798e:	2b30      	cmp	r3, #48	@ 0x30
 8007990:	d0f8      	beq.n	8007984 <_dtoa_r+0x614>
 8007992:	4647      	mov	r7, r8
 8007994:	e03b      	b.n	8007a0e <_dtoa_r+0x69e>
 8007996:	4b9e      	ldr	r3, [pc, #632]	@ (8007c10 <_dtoa_r+0x8a0>)
 8007998:	f7f8 fe36 	bl	8000608 <__aeabi_dmul>
 800799c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079a0:	e7bc      	b.n	800791c <_dtoa_r+0x5ac>
 80079a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80079a6:	4656      	mov	r6, sl
 80079a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079ac:	4620      	mov	r0, r4
 80079ae:	4629      	mov	r1, r5
 80079b0:	f7f8 ff54 	bl	800085c <__aeabi_ddiv>
 80079b4:	f7f9 f8d8 	bl	8000b68 <__aeabi_d2iz>
 80079b8:	4680      	mov	r8, r0
 80079ba:	f7f8 fdbb 	bl	8000534 <__aeabi_i2d>
 80079be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079c2:	f7f8 fe21 	bl	8000608 <__aeabi_dmul>
 80079c6:	4602      	mov	r2, r0
 80079c8:	460b      	mov	r3, r1
 80079ca:	4620      	mov	r0, r4
 80079cc:	4629      	mov	r1, r5
 80079ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80079d2:	f7f8 fc61 	bl	8000298 <__aeabi_dsub>
 80079d6:	f806 4b01 	strb.w	r4, [r6], #1
 80079da:	9d03      	ldr	r5, [sp, #12]
 80079dc:	eba6 040a 	sub.w	r4, r6, sl
 80079e0:	42a5      	cmp	r5, r4
 80079e2:	4602      	mov	r2, r0
 80079e4:	460b      	mov	r3, r1
 80079e6:	d133      	bne.n	8007a50 <_dtoa_r+0x6e0>
 80079e8:	f7f8 fc58 	bl	800029c <__adddf3>
 80079ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079f0:	4604      	mov	r4, r0
 80079f2:	460d      	mov	r5, r1
 80079f4:	f7f9 f898 	bl	8000b28 <__aeabi_dcmpgt>
 80079f8:	b9c0      	cbnz	r0, 8007a2c <_dtoa_r+0x6bc>
 80079fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079fe:	4620      	mov	r0, r4
 8007a00:	4629      	mov	r1, r5
 8007a02:	f7f9 f869 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a06:	b110      	cbz	r0, 8007a0e <_dtoa_r+0x69e>
 8007a08:	f018 0f01 	tst.w	r8, #1
 8007a0c:	d10e      	bne.n	8007a2c <_dtoa_r+0x6bc>
 8007a0e:	9902      	ldr	r1, [sp, #8]
 8007a10:	4648      	mov	r0, r9
 8007a12:	f000 fbbd 	bl	8008190 <_Bfree>
 8007a16:	2300      	movs	r3, #0
 8007a18:	7033      	strb	r3, [r6, #0]
 8007a1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007a1c:	3701      	adds	r7, #1
 8007a1e:	601f      	str	r7, [r3, #0]
 8007a20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	f000 824b 	beq.w	8007ebe <_dtoa_r+0xb4e>
 8007a28:	601e      	str	r6, [r3, #0]
 8007a2a:	e248      	b.n	8007ebe <_dtoa_r+0xb4e>
 8007a2c:	46b8      	mov	r8, r7
 8007a2e:	4633      	mov	r3, r6
 8007a30:	461e      	mov	r6, r3
 8007a32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a36:	2a39      	cmp	r2, #57	@ 0x39
 8007a38:	d106      	bne.n	8007a48 <_dtoa_r+0x6d8>
 8007a3a:	459a      	cmp	sl, r3
 8007a3c:	d1f8      	bne.n	8007a30 <_dtoa_r+0x6c0>
 8007a3e:	2230      	movs	r2, #48	@ 0x30
 8007a40:	f108 0801 	add.w	r8, r8, #1
 8007a44:	f88a 2000 	strb.w	r2, [sl]
 8007a48:	781a      	ldrb	r2, [r3, #0]
 8007a4a:	3201      	adds	r2, #1
 8007a4c:	701a      	strb	r2, [r3, #0]
 8007a4e:	e7a0      	b.n	8007992 <_dtoa_r+0x622>
 8007a50:	4b6f      	ldr	r3, [pc, #444]	@ (8007c10 <_dtoa_r+0x8a0>)
 8007a52:	2200      	movs	r2, #0
 8007a54:	f7f8 fdd8 	bl	8000608 <__aeabi_dmul>
 8007a58:	2200      	movs	r2, #0
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	460d      	mov	r5, r1
 8007a60:	f7f9 f83a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a64:	2800      	cmp	r0, #0
 8007a66:	d09f      	beq.n	80079a8 <_dtoa_r+0x638>
 8007a68:	e7d1      	b.n	8007a0e <_dtoa_r+0x69e>
 8007a6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a6c:	2a00      	cmp	r2, #0
 8007a6e:	f000 80ea 	beq.w	8007c46 <_dtoa_r+0x8d6>
 8007a72:	9a07      	ldr	r2, [sp, #28]
 8007a74:	2a01      	cmp	r2, #1
 8007a76:	f300 80cd 	bgt.w	8007c14 <_dtoa_r+0x8a4>
 8007a7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007a7c:	2a00      	cmp	r2, #0
 8007a7e:	f000 80c1 	beq.w	8007c04 <_dtoa_r+0x894>
 8007a82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007a86:	9c08      	ldr	r4, [sp, #32]
 8007a88:	9e00      	ldr	r6, [sp, #0]
 8007a8a:	9a00      	ldr	r2, [sp, #0]
 8007a8c:	441a      	add	r2, r3
 8007a8e:	9200      	str	r2, [sp, #0]
 8007a90:	9a06      	ldr	r2, [sp, #24]
 8007a92:	2101      	movs	r1, #1
 8007a94:	441a      	add	r2, r3
 8007a96:	4648      	mov	r0, r9
 8007a98:	9206      	str	r2, [sp, #24]
 8007a9a:	f000 fc2d 	bl	80082f8 <__i2b>
 8007a9e:	4605      	mov	r5, r0
 8007aa0:	b166      	cbz	r6, 8007abc <_dtoa_r+0x74c>
 8007aa2:	9b06      	ldr	r3, [sp, #24]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	dd09      	ble.n	8007abc <_dtoa_r+0x74c>
 8007aa8:	42b3      	cmp	r3, r6
 8007aaa:	9a00      	ldr	r2, [sp, #0]
 8007aac:	bfa8      	it	ge
 8007aae:	4633      	movge	r3, r6
 8007ab0:	1ad2      	subs	r2, r2, r3
 8007ab2:	9200      	str	r2, [sp, #0]
 8007ab4:	9a06      	ldr	r2, [sp, #24]
 8007ab6:	1af6      	subs	r6, r6, r3
 8007ab8:	1ad3      	subs	r3, r2, r3
 8007aba:	9306      	str	r3, [sp, #24]
 8007abc:	9b08      	ldr	r3, [sp, #32]
 8007abe:	b30b      	cbz	r3, 8007b04 <_dtoa_r+0x794>
 8007ac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	f000 80c6 	beq.w	8007c54 <_dtoa_r+0x8e4>
 8007ac8:	2c00      	cmp	r4, #0
 8007aca:	f000 80c0 	beq.w	8007c4e <_dtoa_r+0x8de>
 8007ace:	4629      	mov	r1, r5
 8007ad0:	4622      	mov	r2, r4
 8007ad2:	4648      	mov	r0, r9
 8007ad4:	f000 fcc8 	bl	8008468 <__pow5mult>
 8007ad8:	9a02      	ldr	r2, [sp, #8]
 8007ada:	4601      	mov	r1, r0
 8007adc:	4605      	mov	r5, r0
 8007ade:	4648      	mov	r0, r9
 8007ae0:	f000 fc20 	bl	8008324 <__multiply>
 8007ae4:	9902      	ldr	r1, [sp, #8]
 8007ae6:	4680      	mov	r8, r0
 8007ae8:	4648      	mov	r0, r9
 8007aea:	f000 fb51 	bl	8008190 <_Bfree>
 8007aee:	9b08      	ldr	r3, [sp, #32]
 8007af0:	1b1b      	subs	r3, r3, r4
 8007af2:	9308      	str	r3, [sp, #32]
 8007af4:	f000 80b1 	beq.w	8007c5a <_dtoa_r+0x8ea>
 8007af8:	9a08      	ldr	r2, [sp, #32]
 8007afa:	4641      	mov	r1, r8
 8007afc:	4648      	mov	r0, r9
 8007afe:	f000 fcb3 	bl	8008468 <__pow5mult>
 8007b02:	9002      	str	r0, [sp, #8]
 8007b04:	2101      	movs	r1, #1
 8007b06:	4648      	mov	r0, r9
 8007b08:	f000 fbf6 	bl	80082f8 <__i2b>
 8007b0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b0e:	4604      	mov	r4, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f000 81d8 	beq.w	8007ec6 <_dtoa_r+0xb56>
 8007b16:	461a      	mov	r2, r3
 8007b18:	4601      	mov	r1, r0
 8007b1a:	4648      	mov	r0, r9
 8007b1c:	f000 fca4 	bl	8008468 <__pow5mult>
 8007b20:	9b07      	ldr	r3, [sp, #28]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	4604      	mov	r4, r0
 8007b26:	f300 809f 	bgt.w	8007c68 <_dtoa_r+0x8f8>
 8007b2a:	9b04      	ldr	r3, [sp, #16]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f040 8097 	bne.w	8007c60 <_dtoa_r+0x8f0>
 8007b32:	9b05      	ldr	r3, [sp, #20]
 8007b34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f040 8093 	bne.w	8007c64 <_dtoa_r+0x8f4>
 8007b3e:	9b05      	ldr	r3, [sp, #20]
 8007b40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b44:	0d1b      	lsrs	r3, r3, #20
 8007b46:	051b      	lsls	r3, r3, #20
 8007b48:	b133      	cbz	r3, 8007b58 <_dtoa_r+0x7e8>
 8007b4a:	9b00      	ldr	r3, [sp, #0]
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	9300      	str	r3, [sp, #0]
 8007b50:	9b06      	ldr	r3, [sp, #24]
 8007b52:	3301      	adds	r3, #1
 8007b54:	9306      	str	r3, [sp, #24]
 8007b56:	2301      	movs	r3, #1
 8007b58:	9308      	str	r3, [sp, #32]
 8007b5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	f000 81b8 	beq.w	8007ed2 <_dtoa_r+0xb62>
 8007b62:	6923      	ldr	r3, [r4, #16]
 8007b64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007b68:	6918      	ldr	r0, [r3, #16]
 8007b6a:	f000 fb79 	bl	8008260 <__hi0bits>
 8007b6e:	f1c0 0020 	rsb	r0, r0, #32
 8007b72:	9b06      	ldr	r3, [sp, #24]
 8007b74:	4418      	add	r0, r3
 8007b76:	f010 001f 	ands.w	r0, r0, #31
 8007b7a:	f000 8082 	beq.w	8007c82 <_dtoa_r+0x912>
 8007b7e:	f1c0 0320 	rsb	r3, r0, #32
 8007b82:	2b04      	cmp	r3, #4
 8007b84:	dd73      	ble.n	8007c6e <_dtoa_r+0x8fe>
 8007b86:	9b00      	ldr	r3, [sp, #0]
 8007b88:	f1c0 001c 	rsb	r0, r0, #28
 8007b8c:	4403      	add	r3, r0
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	9b06      	ldr	r3, [sp, #24]
 8007b92:	4403      	add	r3, r0
 8007b94:	4406      	add	r6, r0
 8007b96:	9306      	str	r3, [sp, #24]
 8007b98:	9b00      	ldr	r3, [sp, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	dd05      	ble.n	8007baa <_dtoa_r+0x83a>
 8007b9e:	9902      	ldr	r1, [sp, #8]
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	4648      	mov	r0, r9
 8007ba4:	f000 fcba 	bl	800851c <__lshift>
 8007ba8:	9002      	str	r0, [sp, #8]
 8007baa:	9b06      	ldr	r3, [sp, #24]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	dd05      	ble.n	8007bbc <_dtoa_r+0x84c>
 8007bb0:	4621      	mov	r1, r4
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	4648      	mov	r0, r9
 8007bb6:	f000 fcb1 	bl	800851c <__lshift>
 8007bba:	4604      	mov	r4, r0
 8007bbc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d061      	beq.n	8007c86 <_dtoa_r+0x916>
 8007bc2:	9802      	ldr	r0, [sp, #8]
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	f000 fd15 	bl	80085f4 <__mcmp>
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	da5b      	bge.n	8007c86 <_dtoa_r+0x916>
 8007bce:	2300      	movs	r3, #0
 8007bd0:	9902      	ldr	r1, [sp, #8]
 8007bd2:	220a      	movs	r2, #10
 8007bd4:	4648      	mov	r0, r9
 8007bd6:	f000 fafd 	bl	80081d4 <__multadd>
 8007bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bdc:	9002      	str	r0, [sp, #8]
 8007bde:	f107 38ff 	add.w	r8, r7, #4294967295
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f000 8177 	beq.w	8007ed6 <_dtoa_r+0xb66>
 8007be8:	4629      	mov	r1, r5
 8007bea:	2300      	movs	r3, #0
 8007bec:	220a      	movs	r2, #10
 8007bee:	4648      	mov	r0, r9
 8007bf0:	f000 faf0 	bl	80081d4 <__multadd>
 8007bf4:	f1bb 0f00 	cmp.w	fp, #0
 8007bf8:	4605      	mov	r5, r0
 8007bfa:	dc6f      	bgt.n	8007cdc <_dtoa_r+0x96c>
 8007bfc:	9b07      	ldr	r3, [sp, #28]
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	dc49      	bgt.n	8007c96 <_dtoa_r+0x926>
 8007c02:	e06b      	b.n	8007cdc <_dtoa_r+0x96c>
 8007c04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c0a:	e73c      	b.n	8007a86 <_dtoa_r+0x716>
 8007c0c:	3fe00000 	.word	0x3fe00000
 8007c10:	40240000 	.word	0x40240000
 8007c14:	9b03      	ldr	r3, [sp, #12]
 8007c16:	1e5c      	subs	r4, r3, #1
 8007c18:	9b08      	ldr	r3, [sp, #32]
 8007c1a:	42a3      	cmp	r3, r4
 8007c1c:	db09      	blt.n	8007c32 <_dtoa_r+0x8c2>
 8007c1e:	1b1c      	subs	r4, r3, r4
 8007c20:	9b03      	ldr	r3, [sp, #12]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	f6bf af30 	bge.w	8007a88 <_dtoa_r+0x718>
 8007c28:	9b00      	ldr	r3, [sp, #0]
 8007c2a:	9a03      	ldr	r2, [sp, #12]
 8007c2c:	1a9e      	subs	r6, r3, r2
 8007c2e:	2300      	movs	r3, #0
 8007c30:	e72b      	b.n	8007a8a <_dtoa_r+0x71a>
 8007c32:	9b08      	ldr	r3, [sp, #32]
 8007c34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c36:	9408      	str	r4, [sp, #32]
 8007c38:	1ae3      	subs	r3, r4, r3
 8007c3a:	441a      	add	r2, r3
 8007c3c:	9e00      	ldr	r6, [sp, #0]
 8007c3e:	9b03      	ldr	r3, [sp, #12]
 8007c40:	920d      	str	r2, [sp, #52]	@ 0x34
 8007c42:	2400      	movs	r4, #0
 8007c44:	e721      	b.n	8007a8a <_dtoa_r+0x71a>
 8007c46:	9c08      	ldr	r4, [sp, #32]
 8007c48:	9e00      	ldr	r6, [sp, #0]
 8007c4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007c4c:	e728      	b.n	8007aa0 <_dtoa_r+0x730>
 8007c4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007c52:	e751      	b.n	8007af8 <_dtoa_r+0x788>
 8007c54:	9a08      	ldr	r2, [sp, #32]
 8007c56:	9902      	ldr	r1, [sp, #8]
 8007c58:	e750      	b.n	8007afc <_dtoa_r+0x78c>
 8007c5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8007c5e:	e751      	b.n	8007b04 <_dtoa_r+0x794>
 8007c60:	2300      	movs	r3, #0
 8007c62:	e779      	b.n	8007b58 <_dtoa_r+0x7e8>
 8007c64:	9b04      	ldr	r3, [sp, #16]
 8007c66:	e777      	b.n	8007b58 <_dtoa_r+0x7e8>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	9308      	str	r3, [sp, #32]
 8007c6c:	e779      	b.n	8007b62 <_dtoa_r+0x7f2>
 8007c6e:	d093      	beq.n	8007b98 <_dtoa_r+0x828>
 8007c70:	9a00      	ldr	r2, [sp, #0]
 8007c72:	331c      	adds	r3, #28
 8007c74:	441a      	add	r2, r3
 8007c76:	9200      	str	r2, [sp, #0]
 8007c78:	9a06      	ldr	r2, [sp, #24]
 8007c7a:	441a      	add	r2, r3
 8007c7c:	441e      	add	r6, r3
 8007c7e:	9206      	str	r2, [sp, #24]
 8007c80:	e78a      	b.n	8007b98 <_dtoa_r+0x828>
 8007c82:	4603      	mov	r3, r0
 8007c84:	e7f4      	b.n	8007c70 <_dtoa_r+0x900>
 8007c86:	9b03      	ldr	r3, [sp, #12]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	46b8      	mov	r8, r7
 8007c8c:	dc20      	bgt.n	8007cd0 <_dtoa_r+0x960>
 8007c8e:	469b      	mov	fp, r3
 8007c90:	9b07      	ldr	r3, [sp, #28]
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	dd1e      	ble.n	8007cd4 <_dtoa_r+0x964>
 8007c96:	f1bb 0f00 	cmp.w	fp, #0
 8007c9a:	f47f adb1 	bne.w	8007800 <_dtoa_r+0x490>
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	465b      	mov	r3, fp
 8007ca2:	2205      	movs	r2, #5
 8007ca4:	4648      	mov	r0, r9
 8007ca6:	f000 fa95 	bl	80081d4 <__multadd>
 8007caa:	4601      	mov	r1, r0
 8007cac:	4604      	mov	r4, r0
 8007cae:	9802      	ldr	r0, [sp, #8]
 8007cb0:	f000 fca0 	bl	80085f4 <__mcmp>
 8007cb4:	2800      	cmp	r0, #0
 8007cb6:	f77f ada3 	ble.w	8007800 <_dtoa_r+0x490>
 8007cba:	4656      	mov	r6, sl
 8007cbc:	2331      	movs	r3, #49	@ 0x31
 8007cbe:	f806 3b01 	strb.w	r3, [r6], #1
 8007cc2:	f108 0801 	add.w	r8, r8, #1
 8007cc6:	e59f      	b.n	8007808 <_dtoa_r+0x498>
 8007cc8:	9c03      	ldr	r4, [sp, #12]
 8007cca:	46b8      	mov	r8, r7
 8007ccc:	4625      	mov	r5, r4
 8007cce:	e7f4      	b.n	8007cba <_dtoa_r+0x94a>
 8007cd0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007cd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	f000 8101 	beq.w	8007ede <_dtoa_r+0xb6e>
 8007cdc:	2e00      	cmp	r6, #0
 8007cde:	dd05      	ble.n	8007cec <_dtoa_r+0x97c>
 8007ce0:	4629      	mov	r1, r5
 8007ce2:	4632      	mov	r2, r6
 8007ce4:	4648      	mov	r0, r9
 8007ce6:	f000 fc19 	bl	800851c <__lshift>
 8007cea:	4605      	mov	r5, r0
 8007cec:	9b08      	ldr	r3, [sp, #32]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d05c      	beq.n	8007dac <_dtoa_r+0xa3c>
 8007cf2:	6869      	ldr	r1, [r5, #4]
 8007cf4:	4648      	mov	r0, r9
 8007cf6:	f000 fa0b 	bl	8008110 <_Balloc>
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	b928      	cbnz	r0, 8007d0a <_dtoa_r+0x99a>
 8007cfe:	4b82      	ldr	r3, [pc, #520]	@ (8007f08 <_dtoa_r+0xb98>)
 8007d00:	4602      	mov	r2, r0
 8007d02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d06:	f7ff bb4a 	b.w	800739e <_dtoa_r+0x2e>
 8007d0a:	692a      	ldr	r2, [r5, #16]
 8007d0c:	3202      	adds	r2, #2
 8007d0e:	0092      	lsls	r2, r2, #2
 8007d10:	f105 010c 	add.w	r1, r5, #12
 8007d14:	300c      	adds	r0, #12
 8007d16:	f001 f827 	bl	8008d68 <memcpy>
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	4631      	mov	r1, r6
 8007d1e:	4648      	mov	r0, r9
 8007d20:	f000 fbfc 	bl	800851c <__lshift>
 8007d24:	f10a 0301 	add.w	r3, sl, #1
 8007d28:	9300      	str	r3, [sp, #0]
 8007d2a:	eb0a 030b 	add.w	r3, sl, fp
 8007d2e:	9308      	str	r3, [sp, #32]
 8007d30:	9b04      	ldr	r3, [sp, #16]
 8007d32:	f003 0301 	and.w	r3, r3, #1
 8007d36:	462f      	mov	r7, r5
 8007d38:	9306      	str	r3, [sp, #24]
 8007d3a:	4605      	mov	r5, r0
 8007d3c:	9b00      	ldr	r3, [sp, #0]
 8007d3e:	9802      	ldr	r0, [sp, #8]
 8007d40:	4621      	mov	r1, r4
 8007d42:	f103 3bff 	add.w	fp, r3, #4294967295
 8007d46:	f7ff fa8a 	bl	800725e <quorem>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	3330      	adds	r3, #48	@ 0x30
 8007d4e:	9003      	str	r0, [sp, #12]
 8007d50:	4639      	mov	r1, r7
 8007d52:	9802      	ldr	r0, [sp, #8]
 8007d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d56:	f000 fc4d 	bl	80085f4 <__mcmp>
 8007d5a:	462a      	mov	r2, r5
 8007d5c:	9004      	str	r0, [sp, #16]
 8007d5e:	4621      	mov	r1, r4
 8007d60:	4648      	mov	r0, r9
 8007d62:	f000 fc63 	bl	800862c <__mdiff>
 8007d66:	68c2      	ldr	r2, [r0, #12]
 8007d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	bb02      	cbnz	r2, 8007db0 <_dtoa_r+0xa40>
 8007d6e:	4601      	mov	r1, r0
 8007d70:	9802      	ldr	r0, [sp, #8]
 8007d72:	f000 fc3f 	bl	80085f4 <__mcmp>
 8007d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d78:	4602      	mov	r2, r0
 8007d7a:	4631      	mov	r1, r6
 8007d7c:	4648      	mov	r0, r9
 8007d7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d80:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d82:	f000 fa05 	bl	8008190 <_Bfree>
 8007d86:	9b07      	ldr	r3, [sp, #28]
 8007d88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007d8a:	9e00      	ldr	r6, [sp, #0]
 8007d8c:	ea42 0103 	orr.w	r1, r2, r3
 8007d90:	9b06      	ldr	r3, [sp, #24]
 8007d92:	4319      	orrs	r1, r3
 8007d94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d96:	d10d      	bne.n	8007db4 <_dtoa_r+0xa44>
 8007d98:	2b39      	cmp	r3, #57	@ 0x39
 8007d9a:	d027      	beq.n	8007dec <_dtoa_r+0xa7c>
 8007d9c:	9a04      	ldr	r2, [sp, #16]
 8007d9e:	2a00      	cmp	r2, #0
 8007da0:	dd01      	ble.n	8007da6 <_dtoa_r+0xa36>
 8007da2:	9b03      	ldr	r3, [sp, #12]
 8007da4:	3331      	adds	r3, #49	@ 0x31
 8007da6:	f88b 3000 	strb.w	r3, [fp]
 8007daa:	e52e      	b.n	800780a <_dtoa_r+0x49a>
 8007dac:	4628      	mov	r0, r5
 8007dae:	e7b9      	b.n	8007d24 <_dtoa_r+0x9b4>
 8007db0:	2201      	movs	r2, #1
 8007db2:	e7e2      	b.n	8007d7a <_dtoa_r+0xa0a>
 8007db4:	9904      	ldr	r1, [sp, #16]
 8007db6:	2900      	cmp	r1, #0
 8007db8:	db04      	blt.n	8007dc4 <_dtoa_r+0xa54>
 8007dba:	9807      	ldr	r0, [sp, #28]
 8007dbc:	4301      	orrs	r1, r0
 8007dbe:	9806      	ldr	r0, [sp, #24]
 8007dc0:	4301      	orrs	r1, r0
 8007dc2:	d120      	bne.n	8007e06 <_dtoa_r+0xa96>
 8007dc4:	2a00      	cmp	r2, #0
 8007dc6:	ddee      	ble.n	8007da6 <_dtoa_r+0xa36>
 8007dc8:	9902      	ldr	r1, [sp, #8]
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	4648      	mov	r0, r9
 8007dd0:	f000 fba4 	bl	800851c <__lshift>
 8007dd4:	4621      	mov	r1, r4
 8007dd6:	9002      	str	r0, [sp, #8]
 8007dd8:	f000 fc0c 	bl	80085f4 <__mcmp>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	9b00      	ldr	r3, [sp, #0]
 8007de0:	dc02      	bgt.n	8007de8 <_dtoa_r+0xa78>
 8007de2:	d1e0      	bne.n	8007da6 <_dtoa_r+0xa36>
 8007de4:	07da      	lsls	r2, r3, #31
 8007de6:	d5de      	bpl.n	8007da6 <_dtoa_r+0xa36>
 8007de8:	2b39      	cmp	r3, #57	@ 0x39
 8007dea:	d1da      	bne.n	8007da2 <_dtoa_r+0xa32>
 8007dec:	2339      	movs	r3, #57	@ 0x39
 8007dee:	f88b 3000 	strb.w	r3, [fp]
 8007df2:	4633      	mov	r3, r6
 8007df4:	461e      	mov	r6, r3
 8007df6:	3b01      	subs	r3, #1
 8007df8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007dfc:	2a39      	cmp	r2, #57	@ 0x39
 8007dfe:	d04e      	beq.n	8007e9e <_dtoa_r+0xb2e>
 8007e00:	3201      	adds	r2, #1
 8007e02:	701a      	strb	r2, [r3, #0]
 8007e04:	e501      	b.n	800780a <_dtoa_r+0x49a>
 8007e06:	2a00      	cmp	r2, #0
 8007e08:	dd03      	ble.n	8007e12 <_dtoa_r+0xaa2>
 8007e0a:	2b39      	cmp	r3, #57	@ 0x39
 8007e0c:	d0ee      	beq.n	8007dec <_dtoa_r+0xa7c>
 8007e0e:	3301      	adds	r3, #1
 8007e10:	e7c9      	b.n	8007da6 <_dtoa_r+0xa36>
 8007e12:	9a00      	ldr	r2, [sp, #0]
 8007e14:	9908      	ldr	r1, [sp, #32]
 8007e16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e1a:	428a      	cmp	r2, r1
 8007e1c:	d028      	beq.n	8007e70 <_dtoa_r+0xb00>
 8007e1e:	9902      	ldr	r1, [sp, #8]
 8007e20:	2300      	movs	r3, #0
 8007e22:	220a      	movs	r2, #10
 8007e24:	4648      	mov	r0, r9
 8007e26:	f000 f9d5 	bl	80081d4 <__multadd>
 8007e2a:	42af      	cmp	r7, r5
 8007e2c:	9002      	str	r0, [sp, #8]
 8007e2e:	f04f 0300 	mov.w	r3, #0
 8007e32:	f04f 020a 	mov.w	r2, #10
 8007e36:	4639      	mov	r1, r7
 8007e38:	4648      	mov	r0, r9
 8007e3a:	d107      	bne.n	8007e4c <_dtoa_r+0xadc>
 8007e3c:	f000 f9ca 	bl	80081d4 <__multadd>
 8007e40:	4607      	mov	r7, r0
 8007e42:	4605      	mov	r5, r0
 8007e44:	9b00      	ldr	r3, [sp, #0]
 8007e46:	3301      	adds	r3, #1
 8007e48:	9300      	str	r3, [sp, #0]
 8007e4a:	e777      	b.n	8007d3c <_dtoa_r+0x9cc>
 8007e4c:	f000 f9c2 	bl	80081d4 <__multadd>
 8007e50:	4629      	mov	r1, r5
 8007e52:	4607      	mov	r7, r0
 8007e54:	2300      	movs	r3, #0
 8007e56:	220a      	movs	r2, #10
 8007e58:	4648      	mov	r0, r9
 8007e5a:	f000 f9bb 	bl	80081d4 <__multadd>
 8007e5e:	4605      	mov	r5, r0
 8007e60:	e7f0      	b.n	8007e44 <_dtoa_r+0xad4>
 8007e62:	f1bb 0f00 	cmp.w	fp, #0
 8007e66:	bfcc      	ite	gt
 8007e68:	465e      	movgt	r6, fp
 8007e6a:	2601      	movle	r6, #1
 8007e6c:	4456      	add	r6, sl
 8007e6e:	2700      	movs	r7, #0
 8007e70:	9902      	ldr	r1, [sp, #8]
 8007e72:	9300      	str	r3, [sp, #0]
 8007e74:	2201      	movs	r2, #1
 8007e76:	4648      	mov	r0, r9
 8007e78:	f000 fb50 	bl	800851c <__lshift>
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	9002      	str	r0, [sp, #8]
 8007e80:	f000 fbb8 	bl	80085f4 <__mcmp>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	dcb4      	bgt.n	8007df2 <_dtoa_r+0xa82>
 8007e88:	d102      	bne.n	8007e90 <_dtoa_r+0xb20>
 8007e8a:	9b00      	ldr	r3, [sp, #0]
 8007e8c:	07db      	lsls	r3, r3, #31
 8007e8e:	d4b0      	bmi.n	8007df2 <_dtoa_r+0xa82>
 8007e90:	4633      	mov	r3, r6
 8007e92:	461e      	mov	r6, r3
 8007e94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e98:	2a30      	cmp	r2, #48	@ 0x30
 8007e9a:	d0fa      	beq.n	8007e92 <_dtoa_r+0xb22>
 8007e9c:	e4b5      	b.n	800780a <_dtoa_r+0x49a>
 8007e9e:	459a      	cmp	sl, r3
 8007ea0:	d1a8      	bne.n	8007df4 <_dtoa_r+0xa84>
 8007ea2:	2331      	movs	r3, #49	@ 0x31
 8007ea4:	f108 0801 	add.w	r8, r8, #1
 8007ea8:	f88a 3000 	strb.w	r3, [sl]
 8007eac:	e4ad      	b.n	800780a <_dtoa_r+0x49a>
 8007eae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007eb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007f0c <_dtoa_r+0xb9c>
 8007eb4:	b11b      	cbz	r3, 8007ebe <_dtoa_r+0xb4e>
 8007eb6:	f10a 0308 	add.w	r3, sl, #8
 8007eba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007ebc:	6013      	str	r3, [r2, #0]
 8007ebe:	4650      	mov	r0, sl
 8007ec0:	b017      	add	sp, #92	@ 0x5c
 8007ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ec6:	9b07      	ldr	r3, [sp, #28]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	f77f ae2e 	ble.w	8007b2a <_dtoa_r+0x7ba>
 8007ece:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ed0:	9308      	str	r3, [sp, #32]
 8007ed2:	2001      	movs	r0, #1
 8007ed4:	e64d      	b.n	8007b72 <_dtoa_r+0x802>
 8007ed6:	f1bb 0f00 	cmp.w	fp, #0
 8007eda:	f77f aed9 	ble.w	8007c90 <_dtoa_r+0x920>
 8007ede:	4656      	mov	r6, sl
 8007ee0:	9802      	ldr	r0, [sp, #8]
 8007ee2:	4621      	mov	r1, r4
 8007ee4:	f7ff f9bb 	bl	800725e <quorem>
 8007ee8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007eec:	f806 3b01 	strb.w	r3, [r6], #1
 8007ef0:	eba6 020a 	sub.w	r2, r6, sl
 8007ef4:	4593      	cmp	fp, r2
 8007ef6:	ddb4      	ble.n	8007e62 <_dtoa_r+0xaf2>
 8007ef8:	9902      	ldr	r1, [sp, #8]
 8007efa:	2300      	movs	r3, #0
 8007efc:	220a      	movs	r2, #10
 8007efe:	4648      	mov	r0, r9
 8007f00:	f000 f968 	bl	80081d4 <__multadd>
 8007f04:	9002      	str	r0, [sp, #8]
 8007f06:	e7eb      	b.n	8007ee0 <_dtoa_r+0xb70>
 8007f08:	08009528 	.word	0x08009528
 8007f0c:	080094ac 	.word	0x080094ac

08007f10 <_free_r>:
 8007f10:	b538      	push	{r3, r4, r5, lr}
 8007f12:	4605      	mov	r5, r0
 8007f14:	2900      	cmp	r1, #0
 8007f16:	d041      	beq.n	8007f9c <_free_r+0x8c>
 8007f18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f1c:	1f0c      	subs	r4, r1, #4
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	bfb8      	it	lt
 8007f22:	18e4      	addlt	r4, r4, r3
 8007f24:	f000 f8e8 	bl	80080f8 <__malloc_lock>
 8007f28:	4a1d      	ldr	r2, [pc, #116]	@ (8007fa0 <_free_r+0x90>)
 8007f2a:	6813      	ldr	r3, [r2, #0]
 8007f2c:	b933      	cbnz	r3, 8007f3c <_free_r+0x2c>
 8007f2e:	6063      	str	r3, [r4, #4]
 8007f30:	6014      	str	r4, [r2, #0]
 8007f32:	4628      	mov	r0, r5
 8007f34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f38:	f000 b8e4 	b.w	8008104 <__malloc_unlock>
 8007f3c:	42a3      	cmp	r3, r4
 8007f3e:	d908      	bls.n	8007f52 <_free_r+0x42>
 8007f40:	6820      	ldr	r0, [r4, #0]
 8007f42:	1821      	adds	r1, r4, r0
 8007f44:	428b      	cmp	r3, r1
 8007f46:	bf01      	itttt	eq
 8007f48:	6819      	ldreq	r1, [r3, #0]
 8007f4a:	685b      	ldreq	r3, [r3, #4]
 8007f4c:	1809      	addeq	r1, r1, r0
 8007f4e:	6021      	streq	r1, [r4, #0]
 8007f50:	e7ed      	b.n	8007f2e <_free_r+0x1e>
 8007f52:	461a      	mov	r2, r3
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	b10b      	cbz	r3, 8007f5c <_free_r+0x4c>
 8007f58:	42a3      	cmp	r3, r4
 8007f5a:	d9fa      	bls.n	8007f52 <_free_r+0x42>
 8007f5c:	6811      	ldr	r1, [r2, #0]
 8007f5e:	1850      	adds	r0, r2, r1
 8007f60:	42a0      	cmp	r0, r4
 8007f62:	d10b      	bne.n	8007f7c <_free_r+0x6c>
 8007f64:	6820      	ldr	r0, [r4, #0]
 8007f66:	4401      	add	r1, r0
 8007f68:	1850      	adds	r0, r2, r1
 8007f6a:	4283      	cmp	r3, r0
 8007f6c:	6011      	str	r1, [r2, #0]
 8007f6e:	d1e0      	bne.n	8007f32 <_free_r+0x22>
 8007f70:	6818      	ldr	r0, [r3, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	6053      	str	r3, [r2, #4]
 8007f76:	4408      	add	r0, r1
 8007f78:	6010      	str	r0, [r2, #0]
 8007f7a:	e7da      	b.n	8007f32 <_free_r+0x22>
 8007f7c:	d902      	bls.n	8007f84 <_free_r+0x74>
 8007f7e:	230c      	movs	r3, #12
 8007f80:	602b      	str	r3, [r5, #0]
 8007f82:	e7d6      	b.n	8007f32 <_free_r+0x22>
 8007f84:	6820      	ldr	r0, [r4, #0]
 8007f86:	1821      	adds	r1, r4, r0
 8007f88:	428b      	cmp	r3, r1
 8007f8a:	bf04      	itt	eq
 8007f8c:	6819      	ldreq	r1, [r3, #0]
 8007f8e:	685b      	ldreq	r3, [r3, #4]
 8007f90:	6063      	str	r3, [r4, #4]
 8007f92:	bf04      	itt	eq
 8007f94:	1809      	addeq	r1, r1, r0
 8007f96:	6021      	streq	r1, [r4, #0]
 8007f98:	6054      	str	r4, [r2, #4]
 8007f9a:	e7ca      	b.n	8007f32 <_free_r+0x22>
 8007f9c:	bd38      	pop	{r3, r4, r5, pc}
 8007f9e:	bf00      	nop
 8007fa0:	20000638 	.word	0x20000638

08007fa4 <malloc>:
 8007fa4:	4b02      	ldr	r3, [pc, #8]	@ (8007fb0 <malloc+0xc>)
 8007fa6:	4601      	mov	r1, r0
 8007fa8:	6818      	ldr	r0, [r3, #0]
 8007faa:	f000 b825 	b.w	8007ff8 <_malloc_r>
 8007fae:	bf00      	nop
 8007fb0:	2000001c 	.word	0x2000001c

08007fb4 <sbrk_aligned>:
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	4e0f      	ldr	r6, [pc, #60]	@ (8007ff4 <sbrk_aligned+0x40>)
 8007fb8:	460c      	mov	r4, r1
 8007fba:	6831      	ldr	r1, [r6, #0]
 8007fbc:	4605      	mov	r5, r0
 8007fbe:	b911      	cbnz	r1, 8007fc6 <sbrk_aligned+0x12>
 8007fc0:	f000 fec2 	bl	8008d48 <_sbrk_r>
 8007fc4:	6030      	str	r0, [r6, #0]
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4628      	mov	r0, r5
 8007fca:	f000 febd 	bl	8008d48 <_sbrk_r>
 8007fce:	1c43      	adds	r3, r0, #1
 8007fd0:	d103      	bne.n	8007fda <sbrk_aligned+0x26>
 8007fd2:	f04f 34ff 	mov.w	r4, #4294967295
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	bd70      	pop	{r4, r5, r6, pc}
 8007fda:	1cc4      	adds	r4, r0, #3
 8007fdc:	f024 0403 	bic.w	r4, r4, #3
 8007fe0:	42a0      	cmp	r0, r4
 8007fe2:	d0f8      	beq.n	8007fd6 <sbrk_aligned+0x22>
 8007fe4:	1a21      	subs	r1, r4, r0
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f000 feae 	bl	8008d48 <_sbrk_r>
 8007fec:	3001      	adds	r0, #1
 8007fee:	d1f2      	bne.n	8007fd6 <sbrk_aligned+0x22>
 8007ff0:	e7ef      	b.n	8007fd2 <sbrk_aligned+0x1e>
 8007ff2:	bf00      	nop
 8007ff4:	20000634 	.word	0x20000634

08007ff8 <_malloc_r>:
 8007ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ffc:	1ccd      	adds	r5, r1, #3
 8007ffe:	f025 0503 	bic.w	r5, r5, #3
 8008002:	3508      	adds	r5, #8
 8008004:	2d0c      	cmp	r5, #12
 8008006:	bf38      	it	cc
 8008008:	250c      	movcc	r5, #12
 800800a:	2d00      	cmp	r5, #0
 800800c:	4606      	mov	r6, r0
 800800e:	db01      	blt.n	8008014 <_malloc_r+0x1c>
 8008010:	42a9      	cmp	r1, r5
 8008012:	d904      	bls.n	800801e <_malloc_r+0x26>
 8008014:	230c      	movs	r3, #12
 8008016:	6033      	str	r3, [r6, #0]
 8008018:	2000      	movs	r0, #0
 800801a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800801e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80080f4 <_malloc_r+0xfc>
 8008022:	f000 f869 	bl	80080f8 <__malloc_lock>
 8008026:	f8d8 3000 	ldr.w	r3, [r8]
 800802a:	461c      	mov	r4, r3
 800802c:	bb44      	cbnz	r4, 8008080 <_malloc_r+0x88>
 800802e:	4629      	mov	r1, r5
 8008030:	4630      	mov	r0, r6
 8008032:	f7ff ffbf 	bl	8007fb4 <sbrk_aligned>
 8008036:	1c43      	adds	r3, r0, #1
 8008038:	4604      	mov	r4, r0
 800803a:	d158      	bne.n	80080ee <_malloc_r+0xf6>
 800803c:	f8d8 4000 	ldr.w	r4, [r8]
 8008040:	4627      	mov	r7, r4
 8008042:	2f00      	cmp	r7, #0
 8008044:	d143      	bne.n	80080ce <_malloc_r+0xd6>
 8008046:	2c00      	cmp	r4, #0
 8008048:	d04b      	beq.n	80080e2 <_malloc_r+0xea>
 800804a:	6823      	ldr	r3, [r4, #0]
 800804c:	4639      	mov	r1, r7
 800804e:	4630      	mov	r0, r6
 8008050:	eb04 0903 	add.w	r9, r4, r3
 8008054:	f000 fe78 	bl	8008d48 <_sbrk_r>
 8008058:	4581      	cmp	r9, r0
 800805a:	d142      	bne.n	80080e2 <_malloc_r+0xea>
 800805c:	6821      	ldr	r1, [r4, #0]
 800805e:	1a6d      	subs	r5, r5, r1
 8008060:	4629      	mov	r1, r5
 8008062:	4630      	mov	r0, r6
 8008064:	f7ff ffa6 	bl	8007fb4 <sbrk_aligned>
 8008068:	3001      	adds	r0, #1
 800806a:	d03a      	beq.n	80080e2 <_malloc_r+0xea>
 800806c:	6823      	ldr	r3, [r4, #0]
 800806e:	442b      	add	r3, r5
 8008070:	6023      	str	r3, [r4, #0]
 8008072:	f8d8 3000 	ldr.w	r3, [r8]
 8008076:	685a      	ldr	r2, [r3, #4]
 8008078:	bb62      	cbnz	r2, 80080d4 <_malloc_r+0xdc>
 800807a:	f8c8 7000 	str.w	r7, [r8]
 800807e:	e00f      	b.n	80080a0 <_malloc_r+0xa8>
 8008080:	6822      	ldr	r2, [r4, #0]
 8008082:	1b52      	subs	r2, r2, r5
 8008084:	d420      	bmi.n	80080c8 <_malloc_r+0xd0>
 8008086:	2a0b      	cmp	r2, #11
 8008088:	d917      	bls.n	80080ba <_malloc_r+0xc2>
 800808a:	1961      	adds	r1, r4, r5
 800808c:	42a3      	cmp	r3, r4
 800808e:	6025      	str	r5, [r4, #0]
 8008090:	bf18      	it	ne
 8008092:	6059      	strne	r1, [r3, #4]
 8008094:	6863      	ldr	r3, [r4, #4]
 8008096:	bf08      	it	eq
 8008098:	f8c8 1000 	streq.w	r1, [r8]
 800809c:	5162      	str	r2, [r4, r5]
 800809e:	604b      	str	r3, [r1, #4]
 80080a0:	4630      	mov	r0, r6
 80080a2:	f000 f82f 	bl	8008104 <__malloc_unlock>
 80080a6:	f104 000b 	add.w	r0, r4, #11
 80080aa:	1d23      	adds	r3, r4, #4
 80080ac:	f020 0007 	bic.w	r0, r0, #7
 80080b0:	1ac2      	subs	r2, r0, r3
 80080b2:	bf1c      	itt	ne
 80080b4:	1a1b      	subne	r3, r3, r0
 80080b6:	50a3      	strne	r3, [r4, r2]
 80080b8:	e7af      	b.n	800801a <_malloc_r+0x22>
 80080ba:	6862      	ldr	r2, [r4, #4]
 80080bc:	42a3      	cmp	r3, r4
 80080be:	bf0c      	ite	eq
 80080c0:	f8c8 2000 	streq.w	r2, [r8]
 80080c4:	605a      	strne	r2, [r3, #4]
 80080c6:	e7eb      	b.n	80080a0 <_malloc_r+0xa8>
 80080c8:	4623      	mov	r3, r4
 80080ca:	6864      	ldr	r4, [r4, #4]
 80080cc:	e7ae      	b.n	800802c <_malloc_r+0x34>
 80080ce:	463c      	mov	r4, r7
 80080d0:	687f      	ldr	r7, [r7, #4]
 80080d2:	e7b6      	b.n	8008042 <_malloc_r+0x4a>
 80080d4:	461a      	mov	r2, r3
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	42a3      	cmp	r3, r4
 80080da:	d1fb      	bne.n	80080d4 <_malloc_r+0xdc>
 80080dc:	2300      	movs	r3, #0
 80080de:	6053      	str	r3, [r2, #4]
 80080e0:	e7de      	b.n	80080a0 <_malloc_r+0xa8>
 80080e2:	230c      	movs	r3, #12
 80080e4:	6033      	str	r3, [r6, #0]
 80080e6:	4630      	mov	r0, r6
 80080e8:	f000 f80c 	bl	8008104 <__malloc_unlock>
 80080ec:	e794      	b.n	8008018 <_malloc_r+0x20>
 80080ee:	6005      	str	r5, [r0, #0]
 80080f0:	e7d6      	b.n	80080a0 <_malloc_r+0xa8>
 80080f2:	bf00      	nop
 80080f4:	20000638 	.word	0x20000638

080080f8 <__malloc_lock>:
 80080f8:	4801      	ldr	r0, [pc, #4]	@ (8008100 <__malloc_lock+0x8>)
 80080fa:	f7ff b8ae 	b.w	800725a <__retarget_lock_acquire_recursive>
 80080fe:	bf00      	nop
 8008100:	20000630 	.word	0x20000630

08008104 <__malloc_unlock>:
 8008104:	4801      	ldr	r0, [pc, #4]	@ (800810c <__malloc_unlock+0x8>)
 8008106:	f7ff b8a9 	b.w	800725c <__retarget_lock_release_recursive>
 800810a:	bf00      	nop
 800810c:	20000630 	.word	0x20000630

08008110 <_Balloc>:
 8008110:	b570      	push	{r4, r5, r6, lr}
 8008112:	69c6      	ldr	r6, [r0, #28]
 8008114:	4604      	mov	r4, r0
 8008116:	460d      	mov	r5, r1
 8008118:	b976      	cbnz	r6, 8008138 <_Balloc+0x28>
 800811a:	2010      	movs	r0, #16
 800811c:	f7ff ff42 	bl	8007fa4 <malloc>
 8008120:	4602      	mov	r2, r0
 8008122:	61e0      	str	r0, [r4, #28]
 8008124:	b920      	cbnz	r0, 8008130 <_Balloc+0x20>
 8008126:	4b18      	ldr	r3, [pc, #96]	@ (8008188 <_Balloc+0x78>)
 8008128:	4818      	ldr	r0, [pc, #96]	@ (800818c <_Balloc+0x7c>)
 800812a:	216b      	movs	r1, #107	@ 0x6b
 800812c:	f000 fe2a 	bl	8008d84 <__assert_func>
 8008130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008134:	6006      	str	r6, [r0, #0]
 8008136:	60c6      	str	r6, [r0, #12]
 8008138:	69e6      	ldr	r6, [r4, #28]
 800813a:	68f3      	ldr	r3, [r6, #12]
 800813c:	b183      	cbz	r3, 8008160 <_Balloc+0x50>
 800813e:	69e3      	ldr	r3, [r4, #28]
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008146:	b9b8      	cbnz	r0, 8008178 <_Balloc+0x68>
 8008148:	2101      	movs	r1, #1
 800814a:	fa01 f605 	lsl.w	r6, r1, r5
 800814e:	1d72      	adds	r2, r6, #5
 8008150:	0092      	lsls	r2, r2, #2
 8008152:	4620      	mov	r0, r4
 8008154:	f000 fe34 	bl	8008dc0 <_calloc_r>
 8008158:	b160      	cbz	r0, 8008174 <_Balloc+0x64>
 800815a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800815e:	e00e      	b.n	800817e <_Balloc+0x6e>
 8008160:	2221      	movs	r2, #33	@ 0x21
 8008162:	2104      	movs	r1, #4
 8008164:	4620      	mov	r0, r4
 8008166:	f000 fe2b 	bl	8008dc0 <_calloc_r>
 800816a:	69e3      	ldr	r3, [r4, #28]
 800816c:	60f0      	str	r0, [r6, #12]
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1e4      	bne.n	800813e <_Balloc+0x2e>
 8008174:	2000      	movs	r0, #0
 8008176:	bd70      	pop	{r4, r5, r6, pc}
 8008178:	6802      	ldr	r2, [r0, #0]
 800817a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800817e:	2300      	movs	r3, #0
 8008180:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008184:	e7f7      	b.n	8008176 <_Balloc+0x66>
 8008186:	bf00      	nop
 8008188:	080094b9 	.word	0x080094b9
 800818c:	08009539 	.word	0x08009539

08008190 <_Bfree>:
 8008190:	b570      	push	{r4, r5, r6, lr}
 8008192:	69c6      	ldr	r6, [r0, #28]
 8008194:	4605      	mov	r5, r0
 8008196:	460c      	mov	r4, r1
 8008198:	b976      	cbnz	r6, 80081b8 <_Bfree+0x28>
 800819a:	2010      	movs	r0, #16
 800819c:	f7ff ff02 	bl	8007fa4 <malloc>
 80081a0:	4602      	mov	r2, r0
 80081a2:	61e8      	str	r0, [r5, #28]
 80081a4:	b920      	cbnz	r0, 80081b0 <_Bfree+0x20>
 80081a6:	4b09      	ldr	r3, [pc, #36]	@ (80081cc <_Bfree+0x3c>)
 80081a8:	4809      	ldr	r0, [pc, #36]	@ (80081d0 <_Bfree+0x40>)
 80081aa:	218f      	movs	r1, #143	@ 0x8f
 80081ac:	f000 fdea 	bl	8008d84 <__assert_func>
 80081b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081b4:	6006      	str	r6, [r0, #0]
 80081b6:	60c6      	str	r6, [r0, #12]
 80081b8:	b13c      	cbz	r4, 80081ca <_Bfree+0x3a>
 80081ba:	69eb      	ldr	r3, [r5, #28]
 80081bc:	6862      	ldr	r2, [r4, #4]
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081c4:	6021      	str	r1, [r4, #0]
 80081c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80081ca:	bd70      	pop	{r4, r5, r6, pc}
 80081cc:	080094b9 	.word	0x080094b9
 80081d0:	08009539 	.word	0x08009539

080081d4 <__multadd>:
 80081d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d8:	690d      	ldr	r5, [r1, #16]
 80081da:	4607      	mov	r7, r0
 80081dc:	460c      	mov	r4, r1
 80081de:	461e      	mov	r6, r3
 80081e0:	f101 0c14 	add.w	ip, r1, #20
 80081e4:	2000      	movs	r0, #0
 80081e6:	f8dc 3000 	ldr.w	r3, [ip]
 80081ea:	b299      	uxth	r1, r3
 80081ec:	fb02 6101 	mla	r1, r2, r1, r6
 80081f0:	0c1e      	lsrs	r6, r3, #16
 80081f2:	0c0b      	lsrs	r3, r1, #16
 80081f4:	fb02 3306 	mla	r3, r2, r6, r3
 80081f8:	b289      	uxth	r1, r1
 80081fa:	3001      	adds	r0, #1
 80081fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008200:	4285      	cmp	r5, r0
 8008202:	f84c 1b04 	str.w	r1, [ip], #4
 8008206:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800820a:	dcec      	bgt.n	80081e6 <__multadd+0x12>
 800820c:	b30e      	cbz	r6, 8008252 <__multadd+0x7e>
 800820e:	68a3      	ldr	r3, [r4, #8]
 8008210:	42ab      	cmp	r3, r5
 8008212:	dc19      	bgt.n	8008248 <__multadd+0x74>
 8008214:	6861      	ldr	r1, [r4, #4]
 8008216:	4638      	mov	r0, r7
 8008218:	3101      	adds	r1, #1
 800821a:	f7ff ff79 	bl	8008110 <_Balloc>
 800821e:	4680      	mov	r8, r0
 8008220:	b928      	cbnz	r0, 800822e <__multadd+0x5a>
 8008222:	4602      	mov	r2, r0
 8008224:	4b0c      	ldr	r3, [pc, #48]	@ (8008258 <__multadd+0x84>)
 8008226:	480d      	ldr	r0, [pc, #52]	@ (800825c <__multadd+0x88>)
 8008228:	21ba      	movs	r1, #186	@ 0xba
 800822a:	f000 fdab 	bl	8008d84 <__assert_func>
 800822e:	6922      	ldr	r2, [r4, #16]
 8008230:	3202      	adds	r2, #2
 8008232:	f104 010c 	add.w	r1, r4, #12
 8008236:	0092      	lsls	r2, r2, #2
 8008238:	300c      	adds	r0, #12
 800823a:	f000 fd95 	bl	8008d68 <memcpy>
 800823e:	4621      	mov	r1, r4
 8008240:	4638      	mov	r0, r7
 8008242:	f7ff ffa5 	bl	8008190 <_Bfree>
 8008246:	4644      	mov	r4, r8
 8008248:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800824c:	3501      	adds	r5, #1
 800824e:	615e      	str	r6, [r3, #20]
 8008250:	6125      	str	r5, [r4, #16]
 8008252:	4620      	mov	r0, r4
 8008254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008258:	08009528 	.word	0x08009528
 800825c:	08009539 	.word	0x08009539

08008260 <__hi0bits>:
 8008260:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008264:	4603      	mov	r3, r0
 8008266:	bf36      	itet	cc
 8008268:	0403      	lslcc	r3, r0, #16
 800826a:	2000      	movcs	r0, #0
 800826c:	2010      	movcc	r0, #16
 800826e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008272:	bf3c      	itt	cc
 8008274:	021b      	lslcc	r3, r3, #8
 8008276:	3008      	addcc	r0, #8
 8008278:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800827c:	bf3c      	itt	cc
 800827e:	011b      	lslcc	r3, r3, #4
 8008280:	3004      	addcc	r0, #4
 8008282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008286:	bf3c      	itt	cc
 8008288:	009b      	lslcc	r3, r3, #2
 800828a:	3002      	addcc	r0, #2
 800828c:	2b00      	cmp	r3, #0
 800828e:	db05      	blt.n	800829c <__hi0bits+0x3c>
 8008290:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008294:	f100 0001 	add.w	r0, r0, #1
 8008298:	bf08      	it	eq
 800829a:	2020      	moveq	r0, #32
 800829c:	4770      	bx	lr

0800829e <__lo0bits>:
 800829e:	6803      	ldr	r3, [r0, #0]
 80082a0:	4602      	mov	r2, r0
 80082a2:	f013 0007 	ands.w	r0, r3, #7
 80082a6:	d00b      	beq.n	80082c0 <__lo0bits+0x22>
 80082a8:	07d9      	lsls	r1, r3, #31
 80082aa:	d421      	bmi.n	80082f0 <__lo0bits+0x52>
 80082ac:	0798      	lsls	r0, r3, #30
 80082ae:	bf49      	itett	mi
 80082b0:	085b      	lsrmi	r3, r3, #1
 80082b2:	089b      	lsrpl	r3, r3, #2
 80082b4:	2001      	movmi	r0, #1
 80082b6:	6013      	strmi	r3, [r2, #0]
 80082b8:	bf5c      	itt	pl
 80082ba:	6013      	strpl	r3, [r2, #0]
 80082bc:	2002      	movpl	r0, #2
 80082be:	4770      	bx	lr
 80082c0:	b299      	uxth	r1, r3
 80082c2:	b909      	cbnz	r1, 80082c8 <__lo0bits+0x2a>
 80082c4:	0c1b      	lsrs	r3, r3, #16
 80082c6:	2010      	movs	r0, #16
 80082c8:	b2d9      	uxtb	r1, r3
 80082ca:	b909      	cbnz	r1, 80082d0 <__lo0bits+0x32>
 80082cc:	3008      	adds	r0, #8
 80082ce:	0a1b      	lsrs	r3, r3, #8
 80082d0:	0719      	lsls	r1, r3, #28
 80082d2:	bf04      	itt	eq
 80082d4:	091b      	lsreq	r3, r3, #4
 80082d6:	3004      	addeq	r0, #4
 80082d8:	0799      	lsls	r1, r3, #30
 80082da:	bf04      	itt	eq
 80082dc:	089b      	lsreq	r3, r3, #2
 80082de:	3002      	addeq	r0, #2
 80082e0:	07d9      	lsls	r1, r3, #31
 80082e2:	d403      	bmi.n	80082ec <__lo0bits+0x4e>
 80082e4:	085b      	lsrs	r3, r3, #1
 80082e6:	f100 0001 	add.w	r0, r0, #1
 80082ea:	d003      	beq.n	80082f4 <__lo0bits+0x56>
 80082ec:	6013      	str	r3, [r2, #0]
 80082ee:	4770      	bx	lr
 80082f0:	2000      	movs	r0, #0
 80082f2:	4770      	bx	lr
 80082f4:	2020      	movs	r0, #32
 80082f6:	4770      	bx	lr

080082f8 <__i2b>:
 80082f8:	b510      	push	{r4, lr}
 80082fa:	460c      	mov	r4, r1
 80082fc:	2101      	movs	r1, #1
 80082fe:	f7ff ff07 	bl	8008110 <_Balloc>
 8008302:	4602      	mov	r2, r0
 8008304:	b928      	cbnz	r0, 8008312 <__i2b+0x1a>
 8008306:	4b05      	ldr	r3, [pc, #20]	@ (800831c <__i2b+0x24>)
 8008308:	4805      	ldr	r0, [pc, #20]	@ (8008320 <__i2b+0x28>)
 800830a:	f240 1145 	movw	r1, #325	@ 0x145
 800830e:	f000 fd39 	bl	8008d84 <__assert_func>
 8008312:	2301      	movs	r3, #1
 8008314:	6144      	str	r4, [r0, #20]
 8008316:	6103      	str	r3, [r0, #16]
 8008318:	bd10      	pop	{r4, pc}
 800831a:	bf00      	nop
 800831c:	08009528 	.word	0x08009528
 8008320:	08009539 	.word	0x08009539

08008324 <__multiply>:
 8008324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008328:	4617      	mov	r7, r2
 800832a:	690a      	ldr	r2, [r1, #16]
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	429a      	cmp	r2, r3
 8008330:	bfa8      	it	ge
 8008332:	463b      	movge	r3, r7
 8008334:	4689      	mov	r9, r1
 8008336:	bfa4      	itt	ge
 8008338:	460f      	movge	r7, r1
 800833a:	4699      	movge	r9, r3
 800833c:	693d      	ldr	r5, [r7, #16]
 800833e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	6879      	ldr	r1, [r7, #4]
 8008346:	eb05 060a 	add.w	r6, r5, sl
 800834a:	42b3      	cmp	r3, r6
 800834c:	b085      	sub	sp, #20
 800834e:	bfb8      	it	lt
 8008350:	3101      	addlt	r1, #1
 8008352:	f7ff fedd 	bl	8008110 <_Balloc>
 8008356:	b930      	cbnz	r0, 8008366 <__multiply+0x42>
 8008358:	4602      	mov	r2, r0
 800835a:	4b41      	ldr	r3, [pc, #260]	@ (8008460 <__multiply+0x13c>)
 800835c:	4841      	ldr	r0, [pc, #260]	@ (8008464 <__multiply+0x140>)
 800835e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008362:	f000 fd0f 	bl	8008d84 <__assert_func>
 8008366:	f100 0414 	add.w	r4, r0, #20
 800836a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800836e:	4623      	mov	r3, r4
 8008370:	2200      	movs	r2, #0
 8008372:	4573      	cmp	r3, lr
 8008374:	d320      	bcc.n	80083b8 <__multiply+0x94>
 8008376:	f107 0814 	add.w	r8, r7, #20
 800837a:	f109 0114 	add.w	r1, r9, #20
 800837e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008382:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008386:	9302      	str	r3, [sp, #8]
 8008388:	1beb      	subs	r3, r5, r7
 800838a:	3b15      	subs	r3, #21
 800838c:	f023 0303 	bic.w	r3, r3, #3
 8008390:	3304      	adds	r3, #4
 8008392:	3715      	adds	r7, #21
 8008394:	42bd      	cmp	r5, r7
 8008396:	bf38      	it	cc
 8008398:	2304      	movcc	r3, #4
 800839a:	9301      	str	r3, [sp, #4]
 800839c:	9b02      	ldr	r3, [sp, #8]
 800839e:	9103      	str	r1, [sp, #12]
 80083a0:	428b      	cmp	r3, r1
 80083a2:	d80c      	bhi.n	80083be <__multiply+0x9a>
 80083a4:	2e00      	cmp	r6, #0
 80083a6:	dd03      	ble.n	80083b0 <__multiply+0x8c>
 80083a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d055      	beq.n	800845c <__multiply+0x138>
 80083b0:	6106      	str	r6, [r0, #16]
 80083b2:	b005      	add	sp, #20
 80083b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b8:	f843 2b04 	str.w	r2, [r3], #4
 80083bc:	e7d9      	b.n	8008372 <__multiply+0x4e>
 80083be:	f8b1 a000 	ldrh.w	sl, [r1]
 80083c2:	f1ba 0f00 	cmp.w	sl, #0
 80083c6:	d01f      	beq.n	8008408 <__multiply+0xe4>
 80083c8:	46c4      	mov	ip, r8
 80083ca:	46a1      	mov	r9, r4
 80083cc:	2700      	movs	r7, #0
 80083ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 80083d2:	f8d9 3000 	ldr.w	r3, [r9]
 80083d6:	fa1f fb82 	uxth.w	fp, r2
 80083da:	b29b      	uxth	r3, r3
 80083dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80083e0:	443b      	add	r3, r7
 80083e2:	f8d9 7000 	ldr.w	r7, [r9]
 80083e6:	0c12      	lsrs	r2, r2, #16
 80083e8:	0c3f      	lsrs	r7, r7, #16
 80083ea:	fb0a 7202 	mla	r2, sl, r2, r7
 80083ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083f8:	4565      	cmp	r5, ip
 80083fa:	f849 3b04 	str.w	r3, [r9], #4
 80083fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008402:	d8e4      	bhi.n	80083ce <__multiply+0xaa>
 8008404:	9b01      	ldr	r3, [sp, #4]
 8008406:	50e7      	str	r7, [r4, r3]
 8008408:	9b03      	ldr	r3, [sp, #12]
 800840a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800840e:	3104      	adds	r1, #4
 8008410:	f1b9 0f00 	cmp.w	r9, #0
 8008414:	d020      	beq.n	8008458 <__multiply+0x134>
 8008416:	6823      	ldr	r3, [r4, #0]
 8008418:	4647      	mov	r7, r8
 800841a:	46a4      	mov	ip, r4
 800841c:	f04f 0a00 	mov.w	sl, #0
 8008420:	f8b7 b000 	ldrh.w	fp, [r7]
 8008424:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008428:	fb09 220b 	mla	r2, r9, fp, r2
 800842c:	4452      	add	r2, sl
 800842e:	b29b      	uxth	r3, r3
 8008430:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008434:	f84c 3b04 	str.w	r3, [ip], #4
 8008438:	f857 3b04 	ldr.w	r3, [r7], #4
 800843c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008440:	f8bc 3000 	ldrh.w	r3, [ip]
 8008444:	fb09 330a 	mla	r3, r9, sl, r3
 8008448:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800844c:	42bd      	cmp	r5, r7
 800844e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008452:	d8e5      	bhi.n	8008420 <__multiply+0xfc>
 8008454:	9a01      	ldr	r2, [sp, #4]
 8008456:	50a3      	str	r3, [r4, r2]
 8008458:	3404      	adds	r4, #4
 800845a:	e79f      	b.n	800839c <__multiply+0x78>
 800845c:	3e01      	subs	r6, #1
 800845e:	e7a1      	b.n	80083a4 <__multiply+0x80>
 8008460:	08009528 	.word	0x08009528
 8008464:	08009539 	.word	0x08009539

08008468 <__pow5mult>:
 8008468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800846c:	4615      	mov	r5, r2
 800846e:	f012 0203 	ands.w	r2, r2, #3
 8008472:	4607      	mov	r7, r0
 8008474:	460e      	mov	r6, r1
 8008476:	d007      	beq.n	8008488 <__pow5mult+0x20>
 8008478:	4c25      	ldr	r4, [pc, #148]	@ (8008510 <__pow5mult+0xa8>)
 800847a:	3a01      	subs	r2, #1
 800847c:	2300      	movs	r3, #0
 800847e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008482:	f7ff fea7 	bl	80081d4 <__multadd>
 8008486:	4606      	mov	r6, r0
 8008488:	10ad      	asrs	r5, r5, #2
 800848a:	d03d      	beq.n	8008508 <__pow5mult+0xa0>
 800848c:	69fc      	ldr	r4, [r7, #28]
 800848e:	b97c      	cbnz	r4, 80084b0 <__pow5mult+0x48>
 8008490:	2010      	movs	r0, #16
 8008492:	f7ff fd87 	bl	8007fa4 <malloc>
 8008496:	4602      	mov	r2, r0
 8008498:	61f8      	str	r0, [r7, #28]
 800849a:	b928      	cbnz	r0, 80084a8 <__pow5mult+0x40>
 800849c:	4b1d      	ldr	r3, [pc, #116]	@ (8008514 <__pow5mult+0xac>)
 800849e:	481e      	ldr	r0, [pc, #120]	@ (8008518 <__pow5mult+0xb0>)
 80084a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80084a4:	f000 fc6e 	bl	8008d84 <__assert_func>
 80084a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80084ac:	6004      	str	r4, [r0, #0]
 80084ae:	60c4      	str	r4, [r0, #12]
 80084b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80084b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084b8:	b94c      	cbnz	r4, 80084ce <__pow5mult+0x66>
 80084ba:	f240 2171 	movw	r1, #625	@ 0x271
 80084be:	4638      	mov	r0, r7
 80084c0:	f7ff ff1a 	bl	80082f8 <__i2b>
 80084c4:	2300      	movs	r3, #0
 80084c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80084ca:	4604      	mov	r4, r0
 80084cc:	6003      	str	r3, [r0, #0]
 80084ce:	f04f 0900 	mov.w	r9, #0
 80084d2:	07eb      	lsls	r3, r5, #31
 80084d4:	d50a      	bpl.n	80084ec <__pow5mult+0x84>
 80084d6:	4631      	mov	r1, r6
 80084d8:	4622      	mov	r2, r4
 80084da:	4638      	mov	r0, r7
 80084dc:	f7ff ff22 	bl	8008324 <__multiply>
 80084e0:	4631      	mov	r1, r6
 80084e2:	4680      	mov	r8, r0
 80084e4:	4638      	mov	r0, r7
 80084e6:	f7ff fe53 	bl	8008190 <_Bfree>
 80084ea:	4646      	mov	r6, r8
 80084ec:	106d      	asrs	r5, r5, #1
 80084ee:	d00b      	beq.n	8008508 <__pow5mult+0xa0>
 80084f0:	6820      	ldr	r0, [r4, #0]
 80084f2:	b938      	cbnz	r0, 8008504 <__pow5mult+0x9c>
 80084f4:	4622      	mov	r2, r4
 80084f6:	4621      	mov	r1, r4
 80084f8:	4638      	mov	r0, r7
 80084fa:	f7ff ff13 	bl	8008324 <__multiply>
 80084fe:	6020      	str	r0, [r4, #0]
 8008500:	f8c0 9000 	str.w	r9, [r0]
 8008504:	4604      	mov	r4, r0
 8008506:	e7e4      	b.n	80084d2 <__pow5mult+0x6a>
 8008508:	4630      	mov	r0, r6
 800850a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800850e:	bf00      	nop
 8008510:	080095ec 	.word	0x080095ec
 8008514:	080094b9 	.word	0x080094b9
 8008518:	08009539 	.word	0x08009539

0800851c <__lshift>:
 800851c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008520:	460c      	mov	r4, r1
 8008522:	6849      	ldr	r1, [r1, #4]
 8008524:	6923      	ldr	r3, [r4, #16]
 8008526:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800852a:	68a3      	ldr	r3, [r4, #8]
 800852c:	4607      	mov	r7, r0
 800852e:	4691      	mov	r9, r2
 8008530:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008534:	f108 0601 	add.w	r6, r8, #1
 8008538:	42b3      	cmp	r3, r6
 800853a:	db0b      	blt.n	8008554 <__lshift+0x38>
 800853c:	4638      	mov	r0, r7
 800853e:	f7ff fde7 	bl	8008110 <_Balloc>
 8008542:	4605      	mov	r5, r0
 8008544:	b948      	cbnz	r0, 800855a <__lshift+0x3e>
 8008546:	4602      	mov	r2, r0
 8008548:	4b28      	ldr	r3, [pc, #160]	@ (80085ec <__lshift+0xd0>)
 800854a:	4829      	ldr	r0, [pc, #164]	@ (80085f0 <__lshift+0xd4>)
 800854c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008550:	f000 fc18 	bl	8008d84 <__assert_func>
 8008554:	3101      	adds	r1, #1
 8008556:	005b      	lsls	r3, r3, #1
 8008558:	e7ee      	b.n	8008538 <__lshift+0x1c>
 800855a:	2300      	movs	r3, #0
 800855c:	f100 0114 	add.w	r1, r0, #20
 8008560:	f100 0210 	add.w	r2, r0, #16
 8008564:	4618      	mov	r0, r3
 8008566:	4553      	cmp	r3, sl
 8008568:	db33      	blt.n	80085d2 <__lshift+0xb6>
 800856a:	6920      	ldr	r0, [r4, #16]
 800856c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008570:	f104 0314 	add.w	r3, r4, #20
 8008574:	f019 091f 	ands.w	r9, r9, #31
 8008578:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800857c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008580:	d02b      	beq.n	80085da <__lshift+0xbe>
 8008582:	f1c9 0e20 	rsb	lr, r9, #32
 8008586:	468a      	mov	sl, r1
 8008588:	2200      	movs	r2, #0
 800858a:	6818      	ldr	r0, [r3, #0]
 800858c:	fa00 f009 	lsl.w	r0, r0, r9
 8008590:	4310      	orrs	r0, r2
 8008592:	f84a 0b04 	str.w	r0, [sl], #4
 8008596:	f853 2b04 	ldr.w	r2, [r3], #4
 800859a:	459c      	cmp	ip, r3
 800859c:	fa22 f20e 	lsr.w	r2, r2, lr
 80085a0:	d8f3      	bhi.n	800858a <__lshift+0x6e>
 80085a2:	ebac 0304 	sub.w	r3, ip, r4
 80085a6:	3b15      	subs	r3, #21
 80085a8:	f023 0303 	bic.w	r3, r3, #3
 80085ac:	3304      	adds	r3, #4
 80085ae:	f104 0015 	add.w	r0, r4, #21
 80085b2:	4560      	cmp	r0, ip
 80085b4:	bf88      	it	hi
 80085b6:	2304      	movhi	r3, #4
 80085b8:	50ca      	str	r2, [r1, r3]
 80085ba:	b10a      	cbz	r2, 80085c0 <__lshift+0xa4>
 80085bc:	f108 0602 	add.w	r6, r8, #2
 80085c0:	3e01      	subs	r6, #1
 80085c2:	4638      	mov	r0, r7
 80085c4:	612e      	str	r6, [r5, #16]
 80085c6:	4621      	mov	r1, r4
 80085c8:	f7ff fde2 	bl	8008190 <_Bfree>
 80085cc:	4628      	mov	r0, r5
 80085ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80085d6:	3301      	adds	r3, #1
 80085d8:	e7c5      	b.n	8008566 <__lshift+0x4a>
 80085da:	3904      	subs	r1, #4
 80085dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80085e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80085e4:	459c      	cmp	ip, r3
 80085e6:	d8f9      	bhi.n	80085dc <__lshift+0xc0>
 80085e8:	e7ea      	b.n	80085c0 <__lshift+0xa4>
 80085ea:	bf00      	nop
 80085ec:	08009528 	.word	0x08009528
 80085f0:	08009539 	.word	0x08009539

080085f4 <__mcmp>:
 80085f4:	690a      	ldr	r2, [r1, #16]
 80085f6:	4603      	mov	r3, r0
 80085f8:	6900      	ldr	r0, [r0, #16]
 80085fa:	1a80      	subs	r0, r0, r2
 80085fc:	b530      	push	{r4, r5, lr}
 80085fe:	d10e      	bne.n	800861e <__mcmp+0x2a>
 8008600:	3314      	adds	r3, #20
 8008602:	3114      	adds	r1, #20
 8008604:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008608:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800860c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008610:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008614:	4295      	cmp	r5, r2
 8008616:	d003      	beq.n	8008620 <__mcmp+0x2c>
 8008618:	d205      	bcs.n	8008626 <__mcmp+0x32>
 800861a:	f04f 30ff 	mov.w	r0, #4294967295
 800861e:	bd30      	pop	{r4, r5, pc}
 8008620:	42a3      	cmp	r3, r4
 8008622:	d3f3      	bcc.n	800860c <__mcmp+0x18>
 8008624:	e7fb      	b.n	800861e <__mcmp+0x2a>
 8008626:	2001      	movs	r0, #1
 8008628:	e7f9      	b.n	800861e <__mcmp+0x2a>
	...

0800862c <__mdiff>:
 800862c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008630:	4689      	mov	r9, r1
 8008632:	4606      	mov	r6, r0
 8008634:	4611      	mov	r1, r2
 8008636:	4648      	mov	r0, r9
 8008638:	4614      	mov	r4, r2
 800863a:	f7ff ffdb 	bl	80085f4 <__mcmp>
 800863e:	1e05      	subs	r5, r0, #0
 8008640:	d112      	bne.n	8008668 <__mdiff+0x3c>
 8008642:	4629      	mov	r1, r5
 8008644:	4630      	mov	r0, r6
 8008646:	f7ff fd63 	bl	8008110 <_Balloc>
 800864a:	4602      	mov	r2, r0
 800864c:	b928      	cbnz	r0, 800865a <__mdiff+0x2e>
 800864e:	4b3f      	ldr	r3, [pc, #252]	@ (800874c <__mdiff+0x120>)
 8008650:	f240 2137 	movw	r1, #567	@ 0x237
 8008654:	483e      	ldr	r0, [pc, #248]	@ (8008750 <__mdiff+0x124>)
 8008656:	f000 fb95 	bl	8008d84 <__assert_func>
 800865a:	2301      	movs	r3, #1
 800865c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008660:	4610      	mov	r0, r2
 8008662:	b003      	add	sp, #12
 8008664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008668:	bfbc      	itt	lt
 800866a:	464b      	movlt	r3, r9
 800866c:	46a1      	movlt	r9, r4
 800866e:	4630      	mov	r0, r6
 8008670:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008674:	bfba      	itte	lt
 8008676:	461c      	movlt	r4, r3
 8008678:	2501      	movlt	r5, #1
 800867a:	2500      	movge	r5, #0
 800867c:	f7ff fd48 	bl	8008110 <_Balloc>
 8008680:	4602      	mov	r2, r0
 8008682:	b918      	cbnz	r0, 800868c <__mdiff+0x60>
 8008684:	4b31      	ldr	r3, [pc, #196]	@ (800874c <__mdiff+0x120>)
 8008686:	f240 2145 	movw	r1, #581	@ 0x245
 800868a:	e7e3      	b.n	8008654 <__mdiff+0x28>
 800868c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008690:	6926      	ldr	r6, [r4, #16]
 8008692:	60c5      	str	r5, [r0, #12]
 8008694:	f109 0310 	add.w	r3, r9, #16
 8008698:	f109 0514 	add.w	r5, r9, #20
 800869c:	f104 0e14 	add.w	lr, r4, #20
 80086a0:	f100 0b14 	add.w	fp, r0, #20
 80086a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80086a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80086ac:	9301      	str	r3, [sp, #4]
 80086ae:	46d9      	mov	r9, fp
 80086b0:	f04f 0c00 	mov.w	ip, #0
 80086b4:	9b01      	ldr	r3, [sp, #4]
 80086b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80086ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80086be:	9301      	str	r3, [sp, #4]
 80086c0:	fa1f f38a 	uxth.w	r3, sl
 80086c4:	4619      	mov	r1, r3
 80086c6:	b283      	uxth	r3, r0
 80086c8:	1acb      	subs	r3, r1, r3
 80086ca:	0c00      	lsrs	r0, r0, #16
 80086cc:	4463      	add	r3, ip
 80086ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80086d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80086dc:	4576      	cmp	r6, lr
 80086de:	f849 3b04 	str.w	r3, [r9], #4
 80086e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80086e6:	d8e5      	bhi.n	80086b4 <__mdiff+0x88>
 80086e8:	1b33      	subs	r3, r6, r4
 80086ea:	3b15      	subs	r3, #21
 80086ec:	f023 0303 	bic.w	r3, r3, #3
 80086f0:	3415      	adds	r4, #21
 80086f2:	3304      	adds	r3, #4
 80086f4:	42a6      	cmp	r6, r4
 80086f6:	bf38      	it	cc
 80086f8:	2304      	movcc	r3, #4
 80086fa:	441d      	add	r5, r3
 80086fc:	445b      	add	r3, fp
 80086fe:	461e      	mov	r6, r3
 8008700:	462c      	mov	r4, r5
 8008702:	4544      	cmp	r4, r8
 8008704:	d30e      	bcc.n	8008724 <__mdiff+0xf8>
 8008706:	f108 0103 	add.w	r1, r8, #3
 800870a:	1b49      	subs	r1, r1, r5
 800870c:	f021 0103 	bic.w	r1, r1, #3
 8008710:	3d03      	subs	r5, #3
 8008712:	45a8      	cmp	r8, r5
 8008714:	bf38      	it	cc
 8008716:	2100      	movcc	r1, #0
 8008718:	440b      	add	r3, r1
 800871a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800871e:	b191      	cbz	r1, 8008746 <__mdiff+0x11a>
 8008720:	6117      	str	r7, [r2, #16]
 8008722:	e79d      	b.n	8008660 <__mdiff+0x34>
 8008724:	f854 1b04 	ldr.w	r1, [r4], #4
 8008728:	46e6      	mov	lr, ip
 800872a:	0c08      	lsrs	r0, r1, #16
 800872c:	fa1c fc81 	uxtah	ip, ip, r1
 8008730:	4471      	add	r1, lr
 8008732:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008736:	b289      	uxth	r1, r1
 8008738:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800873c:	f846 1b04 	str.w	r1, [r6], #4
 8008740:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008744:	e7dd      	b.n	8008702 <__mdiff+0xd6>
 8008746:	3f01      	subs	r7, #1
 8008748:	e7e7      	b.n	800871a <__mdiff+0xee>
 800874a:	bf00      	nop
 800874c:	08009528 	.word	0x08009528
 8008750:	08009539 	.word	0x08009539

08008754 <__d2b>:
 8008754:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008758:	460f      	mov	r7, r1
 800875a:	2101      	movs	r1, #1
 800875c:	ec59 8b10 	vmov	r8, r9, d0
 8008760:	4616      	mov	r6, r2
 8008762:	f7ff fcd5 	bl	8008110 <_Balloc>
 8008766:	4604      	mov	r4, r0
 8008768:	b930      	cbnz	r0, 8008778 <__d2b+0x24>
 800876a:	4602      	mov	r2, r0
 800876c:	4b23      	ldr	r3, [pc, #140]	@ (80087fc <__d2b+0xa8>)
 800876e:	4824      	ldr	r0, [pc, #144]	@ (8008800 <__d2b+0xac>)
 8008770:	f240 310f 	movw	r1, #783	@ 0x30f
 8008774:	f000 fb06 	bl	8008d84 <__assert_func>
 8008778:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800877c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008780:	b10d      	cbz	r5, 8008786 <__d2b+0x32>
 8008782:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008786:	9301      	str	r3, [sp, #4]
 8008788:	f1b8 0300 	subs.w	r3, r8, #0
 800878c:	d023      	beq.n	80087d6 <__d2b+0x82>
 800878e:	4668      	mov	r0, sp
 8008790:	9300      	str	r3, [sp, #0]
 8008792:	f7ff fd84 	bl	800829e <__lo0bits>
 8008796:	e9dd 1200 	ldrd	r1, r2, [sp]
 800879a:	b1d0      	cbz	r0, 80087d2 <__d2b+0x7e>
 800879c:	f1c0 0320 	rsb	r3, r0, #32
 80087a0:	fa02 f303 	lsl.w	r3, r2, r3
 80087a4:	430b      	orrs	r3, r1
 80087a6:	40c2      	lsrs	r2, r0
 80087a8:	6163      	str	r3, [r4, #20]
 80087aa:	9201      	str	r2, [sp, #4]
 80087ac:	9b01      	ldr	r3, [sp, #4]
 80087ae:	61a3      	str	r3, [r4, #24]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	bf0c      	ite	eq
 80087b4:	2201      	moveq	r2, #1
 80087b6:	2202      	movne	r2, #2
 80087b8:	6122      	str	r2, [r4, #16]
 80087ba:	b1a5      	cbz	r5, 80087e6 <__d2b+0x92>
 80087bc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80087c0:	4405      	add	r5, r0
 80087c2:	603d      	str	r5, [r7, #0]
 80087c4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80087c8:	6030      	str	r0, [r6, #0]
 80087ca:	4620      	mov	r0, r4
 80087cc:	b003      	add	sp, #12
 80087ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087d2:	6161      	str	r1, [r4, #20]
 80087d4:	e7ea      	b.n	80087ac <__d2b+0x58>
 80087d6:	a801      	add	r0, sp, #4
 80087d8:	f7ff fd61 	bl	800829e <__lo0bits>
 80087dc:	9b01      	ldr	r3, [sp, #4]
 80087de:	6163      	str	r3, [r4, #20]
 80087e0:	3020      	adds	r0, #32
 80087e2:	2201      	movs	r2, #1
 80087e4:	e7e8      	b.n	80087b8 <__d2b+0x64>
 80087e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80087ee:	6038      	str	r0, [r7, #0]
 80087f0:	6918      	ldr	r0, [r3, #16]
 80087f2:	f7ff fd35 	bl	8008260 <__hi0bits>
 80087f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087fa:	e7e5      	b.n	80087c8 <__d2b+0x74>
 80087fc:	08009528 	.word	0x08009528
 8008800:	08009539 	.word	0x08009539

08008804 <__ssputs_r>:
 8008804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008808:	688e      	ldr	r6, [r1, #8]
 800880a:	461f      	mov	r7, r3
 800880c:	42be      	cmp	r6, r7
 800880e:	680b      	ldr	r3, [r1, #0]
 8008810:	4682      	mov	sl, r0
 8008812:	460c      	mov	r4, r1
 8008814:	4690      	mov	r8, r2
 8008816:	d82d      	bhi.n	8008874 <__ssputs_r+0x70>
 8008818:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800881c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008820:	d026      	beq.n	8008870 <__ssputs_r+0x6c>
 8008822:	6965      	ldr	r5, [r4, #20]
 8008824:	6909      	ldr	r1, [r1, #16]
 8008826:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800882a:	eba3 0901 	sub.w	r9, r3, r1
 800882e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008832:	1c7b      	adds	r3, r7, #1
 8008834:	444b      	add	r3, r9
 8008836:	106d      	asrs	r5, r5, #1
 8008838:	429d      	cmp	r5, r3
 800883a:	bf38      	it	cc
 800883c:	461d      	movcc	r5, r3
 800883e:	0553      	lsls	r3, r2, #21
 8008840:	d527      	bpl.n	8008892 <__ssputs_r+0x8e>
 8008842:	4629      	mov	r1, r5
 8008844:	f7ff fbd8 	bl	8007ff8 <_malloc_r>
 8008848:	4606      	mov	r6, r0
 800884a:	b360      	cbz	r0, 80088a6 <__ssputs_r+0xa2>
 800884c:	6921      	ldr	r1, [r4, #16]
 800884e:	464a      	mov	r2, r9
 8008850:	f000 fa8a 	bl	8008d68 <memcpy>
 8008854:	89a3      	ldrh	r3, [r4, #12]
 8008856:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800885a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800885e:	81a3      	strh	r3, [r4, #12]
 8008860:	6126      	str	r6, [r4, #16]
 8008862:	6165      	str	r5, [r4, #20]
 8008864:	444e      	add	r6, r9
 8008866:	eba5 0509 	sub.w	r5, r5, r9
 800886a:	6026      	str	r6, [r4, #0]
 800886c:	60a5      	str	r5, [r4, #8]
 800886e:	463e      	mov	r6, r7
 8008870:	42be      	cmp	r6, r7
 8008872:	d900      	bls.n	8008876 <__ssputs_r+0x72>
 8008874:	463e      	mov	r6, r7
 8008876:	6820      	ldr	r0, [r4, #0]
 8008878:	4632      	mov	r2, r6
 800887a:	4641      	mov	r1, r8
 800887c:	f000 fa28 	bl	8008cd0 <memmove>
 8008880:	68a3      	ldr	r3, [r4, #8]
 8008882:	1b9b      	subs	r3, r3, r6
 8008884:	60a3      	str	r3, [r4, #8]
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	4433      	add	r3, r6
 800888a:	6023      	str	r3, [r4, #0]
 800888c:	2000      	movs	r0, #0
 800888e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008892:	462a      	mov	r2, r5
 8008894:	f000 faba 	bl	8008e0c <_realloc_r>
 8008898:	4606      	mov	r6, r0
 800889a:	2800      	cmp	r0, #0
 800889c:	d1e0      	bne.n	8008860 <__ssputs_r+0x5c>
 800889e:	6921      	ldr	r1, [r4, #16]
 80088a0:	4650      	mov	r0, sl
 80088a2:	f7ff fb35 	bl	8007f10 <_free_r>
 80088a6:	230c      	movs	r3, #12
 80088a8:	f8ca 3000 	str.w	r3, [sl]
 80088ac:	89a3      	ldrh	r3, [r4, #12]
 80088ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088b2:	81a3      	strh	r3, [r4, #12]
 80088b4:	f04f 30ff 	mov.w	r0, #4294967295
 80088b8:	e7e9      	b.n	800888e <__ssputs_r+0x8a>
	...

080088bc <_svfiprintf_r>:
 80088bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c0:	4698      	mov	r8, r3
 80088c2:	898b      	ldrh	r3, [r1, #12]
 80088c4:	061b      	lsls	r3, r3, #24
 80088c6:	b09d      	sub	sp, #116	@ 0x74
 80088c8:	4607      	mov	r7, r0
 80088ca:	460d      	mov	r5, r1
 80088cc:	4614      	mov	r4, r2
 80088ce:	d510      	bpl.n	80088f2 <_svfiprintf_r+0x36>
 80088d0:	690b      	ldr	r3, [r1, #16]
 80088d2:	b973      	cbnz	r3, 80088f2 <_svfiprintf_r+0x36>
 80088d4:	2140      	movs	r1, #64	@ 0x40
 80088d6:	f7ff fb8f 	bl	8007ff8 <_malloc_r>
 80088da:	6028      	str	r0, [r5, #0]
 80088dc:	6128      	str	r0, [r5, #16]
 80088de:	b930      	cbnz	r0, 80088ee <_svfiprintf_r+0x32>
 80088e0:	230c      	movs	r3, #12
 80088e2:	603b      	str	r3, [r7, #0]
 80088e4:	f04f 30ff 	mov.w	r0, #4294967295
 80088e8:	b01d      	add	sp, #116	@ 0x74
 80088ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ee:	2340      	movs	r3, #64	@ 0x40
 80088f0:	616b      	str	r3, [r5, #20]
 80088f2:	2300      	movs	r3, #0
 80088f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80088f6:	2320      	movs	r3, #32
 80088f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008900:	2330      	movs	r3, #48	@ 0x30
 8008902:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008aa0 <_svfiprintf_r+0x1e4>
 8008906:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800890a:	f04f 0901 	mov.w	r9, #1
 800890e:	4623      	mov	r3, r4
 8008910:	469a      	mov	sl, r3
 8008912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008916:	b10a      	cbz	r2, 800891c <_svfiprintf_r+0x60>
 8008918:	2a25      	cmp	r2, #37	@ 0x25
 800891a:	d1f9      	bne.n	8008910 <_svfiprintf_r+0x54>
 800891c:	ebba 0b04 	subs.w	fp, sl, r4
 8008920:	d00b      	beq.n	800893a <_svfiprintf_r+0x7e>
 8008922:	465b      	mov	r3, fp
 8008924:	4622      	mov	r2, r4
 8008926:	4629      	mov	r1, r5
 8008928:	4638      	mov	r0, r7
 800892a:	f7ff ff6b 	bl	8008804 <__ssputs_r>
 800892e:	3001      	adds	r0, #1
 8008930:	f000 80a7 	beq.w	8008a82 <_svfiprintf_r+0x1c6>
 8008934:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008936:	445a      	add	r2, fp
 8008938:	9209      	str	r2, [sp, #36]	@ 0x24
 800893a:	f89a 3000 	ldrb.w	r3, [sl]
 800893e:	2b00      	cmp	r3, #0
 8008940:	f000 809f 	beq.w	8008a82 <_svfiprintf_r+0x1c6>
 8008944:	2300      	movs	r3, #0
 8008946:	f04f 32ff 	mov.w	r2, #4294967295
 800894a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800894e:	f10a 0a01 	add.w	sl, sl, #1
 8008952:	9304      	str	r3, [sp, #16]
 8008954:	9307      	str	r3, [sp, #28]
 8008956:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800895a:	931a      	str	r3, [sp, #104]	@ 0x68
 800895c:	4654      	mov	r4, sl
 800895e:	2205      	movs	r2, #5
 8008960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008964:	484e      	ldr	r0, [pc, #312]	@ (8008aa0 <_svfiprintf_r+0x1e4>)
 8008966:	f7f7 fc3b 	bl	80001e0 <memchr>
 800896a:	9a04      	ldr	r2, [sp, #16]
 800896c:	b9d8      	cbnz	r0, 80089a6 <_svfiprintf_r+0xea>
 800896e:	06d0      	lsls	r0, r2, #27
 8008970:	bf44      	itt	mi
 8008972:	2320      	movmi	r3, #32
 8008974:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008978:	0711      	lsls	r1, r2, #28
 800897a:	bf44      	itt	mi
 800897c:	232b      	movmi	r3, #43	@ 0x2b
 800897e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008982:	f89a 3000 	ldrb.w	r3, [sl]
 8008986:	2b2a      	cmp	r3, #42	@ 0x2a
 8008988:	d015      	beq.n	80089b6 <_svfiprintf_r+0xfa>
 800898a:	9a07      	ldr	r2, [sp, #28]
 800898c:	4654      	mov	r4, sl
 800898e:	2000      	movs	r0, #0
 8008990:	f04f 0c0a 	mov.w	ip, #10
 8008994:	4621      	mov	r1, r4
 8008996:	f811 3b01 	ldrb.w	r3, [r1], #1
 800899a:	3b30      	subs	r3, #48	@ 0x30
 800899c:	2b09      	cmp	r3, #9
 800899e:	d94b      	bls.n	8008a38 <_svfiprintf_r+0x17c>
 80089a0:	b1b0      	cbz	r0, 80089d0 <_svfiprintf_r+0x114>
 80089a2:	9207      	str	r2, [sp, #28]
 80089a4:	e014      	b.n	80089d0 <_svfiprintf_r+0x114>
 80089a6:	eba0 0308 	sub.w	r3, r0, r8
 80089aa:	fa09 f303 	lsl.w	r3, r9, r3
 80089ae:	4313      	orrs	r3, r2
 80089b0:	9304      	str	r3, [sp, #16]
 80089b2:	46a2      	mov	sl, r4
 80089b4:	e7d2      	b.n	800895c <_svfiprintf_r+0xa0>
 80089b6:	9b03      	ldr	r3, [sp, #12]
 80089b8:	1d19      	adds	r1, r3, #4
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	9103      	str	r1, [sp, #12]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bfbb      	ittet	lt
 80089c2:	425b      	neglt	r3, r3
 80089c4:	f042 0202 	orrlt.w	r2, r2, #2
 80089c8:	9307      	strge	r3, [sp, #28]
 80089ca:	9307      	strlt	r3, [sp, #28]
 80089cc:	bfb8      	it	lt
 80089ce:	9204      	strlt	r2, [sp, #16]
 80089d0:	7823      	ldrb	r3, [r4, #0]
 80089d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80089d4:	d10a      	bne.n	80089ec <_svfiprintf_r+0x130>
 80089d6:	7863      	ldrb	r3, [r4, #1]
 80089d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80089da:	d132      	bne.n	8008a42 <_svfiprintf_r+0x186>
 80089dc:	9b03      	ldr	r3, [sp, #12]
 80089de:	1d1a      	adds	r2, r3, #4
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	9203      	str	r2, [sp, #12]
 80089e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089e8:	3402      	adds	r4, #2
 80089ea:	9305      	str	r3, [sp, #20]
 80089ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ab0 <_svfiprintf_r+0x1f4>
 80089f0:	7821      	ldrb	r1, [r4, #0]
 80089f2:	2203      	movs	r2, #3
 80089f4:	4650      	mov	r0, sl
 80089f6:	f7f7 fbf3 	bl	80001e0 <memchr>
 80089fa:	b138      	cbz	r0, 8008a0c <_svfiprintf_r+0x150>
 80089fc:	9b04      	ldr	r3, [sp, #16]
 80089fe:	eba0 000a 	sub.w	r0, r0, sl
 8008a02:	2240      	movs	r2, #64	@ 0x40
 8008a04:	4082      	lsls	r2, r0
 8008a06:	4313      	orrs	r3, r2
 8008a08:	3401      	adds	r4, #1
 8008a0a:	9304      	str	r3, [sp, #16]
 8008a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a10:	4824      	ldr	r0, [pc, #144]	@ (8008aa4 <_svfiprintf_r+0x1e8>)
 8008a12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a16:	2206      	movs	r2, #6
 8008a18:	f7f7 fbe2 	bl	80001e0 <memchr>
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	d036      	beq.n	8008a8e <_svfiprintf_r+0x1d2>
 8008a20:	4b21      	ldr	r3, [pc, #132]	@ (8008aa8 <_svfiprintf_r+0x1ec>)
 8008a22:	bb1b      	cbnz	r3, 8008a6c <_svfiprintf_r+0x1b0>
 8008a24:	9b03      	ldr	r3, [sp, #12]
 8008a26:	3307      	adds	r3, #7
 8008a28:	f023 0307 	bic.w	r3, r3, #7
 8008a2c:	3308      	adds	r3, #8
 8008a2e:	9303      	str	r3, [sp, #12]
 8008a30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a32:	4433      	add	r3, r6
 8008a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a36:	e76a      	b.n	800890e <_svfiprintf_r+0x52>
 8008a38:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a3c:	460c      	mov	r4, r1
 8008a3e:	2001      	movs	r0, #1
 8008a40:	e7a8      	b.n	8008994 <_svfiprintf_r+0xd8>
 8008a42:	2300      	movs	r3, #0
 8008a44:	3401      	adds	r4, #1
 8008a46:	9305      	str	r3, [sp, #20]
 8008a48:	4619      	mov	r1, r3
 8008a4a:	f04f 0c0a 	mov.w	ip, #10
 8008a4e:	4620      	mov	r0, r4
 8008a50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a54:	3a30      	subs	r2, #48	@ 0x30
 8008a56:	2a09      	cmp	r2, #9
 8008a58:	d903      	bls.n	8008a62 <_svfiprintf_r+0x1a6>
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d0c6      	beq.n	80089ec <_svfiprintf_r+0x130>
 8008a5e:	9105      	str	r1, [sp, #20]
 8008a60:	e7c4      	b.n	80089ec <_svfiprintf_r+0x130>
 8008a62:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a66:	4604      	mov	r4, r0
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e7f0      	b.n	8008a4e <_svfiprintf_r+0x192>
 8008a6c:	ab03      	add	r3, sp, #12
 8008a6e:	9300      	str	r3, [sp, #0]
 8008a70:	462a      	mov	r2, r5
 8008a72:	4b0e      	ldr	r3, [pc, #56]	@ (8008aac <_svfiprintf_r+0x1f0>)
 8008a74:	a904      	add	r1, sp, #16
 8008a76:	4638      	mov	r0, r7
 8008a78:	f7fd fd8e 	bl	8006598 <_printf_float>
 8008a7c:	1c42      	adds	r2, r0, #1
 8008a7e:	4606      	mov	r6, r0
 8008a80:	d1d6      	bne.n	8008a30 <_svfiprintf_r+0x174>
 8008a82:	89ab      	ldrh	r3, [r5, #12]
 8008a84:	065b      	lsls	r3, r3, #25
 8008a86:	f53f af2d 	bmi.w	80088e4 <_svfiprintf_r+0x28>
 8008a8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a8c:	e72c      	b.n	80088e8 <_svfiprintf_r+0x2c>
 8008a8e:	ab03      	add	r3, sp, #12
 8008a90:	9300      	str	r3, [sp, #0]
 8008a92:	462a      	mov	r2, r5
 8008a94:	4b05      	ldr	r3, [pc, #20]	@ (8008aac <_svfiprintf_r+0x1f0>)
 8008a96:	a904      	add	r1, sp, #16
 8008a98:	4638      	mov	r0, r7
 8008a9a:	f7fe f815 	bl	8006ac8 <_printf_i>
 8008a9e:	e7ed      	b.n	8008a7c <_svfiprintf_r+0x1c0>
 8008aa0:	08009592 	.word	0x08009592
 8008aa4:	0800959c 	.word	0x0800959c
 8008aa8:	08006599 	.word	0x08006599
 8008aac:	08008805 	.word	0x08008805
 8008ab0:	08009598 	.word	0x08009598

08008ab4 <__sflush_r>:
 8008ab4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008abc:	0716      	lsls	r6, r2, #28
 8008abe:	4605      	mov	r5, r0
 8008ac0:	460c      	mov	r4, r1
 8008ac2:	d454      	bmi.n	8008b6e <__sflush_r+0xba>
 8008ac4:	684b      	ldr	r3, [r1, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	dc02      	bgt.n	8008ad0 <__sflush_r+0x1c>
 8008aca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	dd48      	ble.n	8008b62 <__sflush_r+0xae>
 8008ad0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ad2:	2e00      	cmp	r6, #0
 8008ad4:	d045      	beq.n	8008b62 <__sflush_r+0xae>
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008adc:	682f      	ldr	r7, [r5, #0]
 8008ade:	6a21      	ldr	r1, [r4, #32]
 8008ae0:	602b      	str	r3, [r5, #0]
 8008ae2:	d030      	beq.n	8008b46 <__sflush_r+0x92>
 8008ae4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ae6:	89a3      	ldrh	r3, [r4, #12]
 8008ae8:	0759      	lsls	r1, r3, #29
 8008aea:	d505      	bpl.n	8008af8 <__sflush_r+0x44>
 8008aec:	6863      	ldr	r3, [r4, #4]
 8008aee:	1ad2      	subs	r2, r2, r3
 8008af0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008af2:	b10b      	cbz	r3, 8008af8 <__sflush_r+0x44>
 8008af4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008af6:	1ad2      	subs	r2, r2, r3
 8008af8:	2300      	movs	r3, #0
 8008afa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008afc:	6a21      	ldr	r1, [r4, #32]
 8008afe:	4628      	mov	r0, r5
 8008b00:	47b0      	blx	r6
 8008b02:	1c43      	adds	r3, r0, #1
 8008b04:	89a3      	ldrh	r3, [r4, #12]
 8008b06:	d106      	bne.n	8008b16 <__sflush_r+0x62>
 8008b08:	6829      	ldr	r1, [r5, #0]
 8008b0a:	291d      	cmp	r1, #29
 8008b0c:	d82b      	bhi.n	8008b66 <__sflush_r+0xb2>
 8008b0e:	4a2a      	ldr	r2, [pc, #168]	@ (8008bb8 <__sflush_r+0x104>)
 8008b10:	40ca      	lsrs	r2, r1
 8008b12:	07d6      	lsls	r6, r2, #31
 8008b14:	d527      	bpl.n	8008b66 <__sflush_r+0xb2>
 8008b16:	2200      	movs	r2, #0
 8008b18:	6062      	str	r2, [r4, #4]
 8008b1a:	04d9      	lsls	r1, r3, #19
 8008b1c:	6922      	ldr	r2, [r4, #16]
 8008b1e:	6022      	str	r2, [r4, #0]
 8008b20:	d504      	bpl.n	8008b2c <__sflush_r+0x78>
 8008b22:	1c42      	adds	r2, r0, #1
 8008b24:	d101      	bne.n	8008b2a <__sflush_r+0x76>
 8008b26:	682b      	ldr	r3, [r5, #0]
 8008b28:	b903      	cbnz	r3, 8008b2c <__sflush_r+0x78>
 8008b2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b2e:	602f      	str	r7, [r5, #0]
 8008b30:	b1b9      	cbz	r1, 8008b62 <__sflush_r+0xae>
 8008b32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b36:	4299      	cmp	r1, r3
 8008b38:	d002      	beq.n	8008b40 <__sflush_r+0x8c>
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	f7ff f9e8 	bl	8007f10 <_free_r>
 8008b40:	2300      	movs	r3, #0
 8008b42:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b44:	e00d      	b.n	8008b62 <__sflush_r+0xae>
 8008b46:	2301      	movs	r3, #1
 8008b48:	4628      	mov	r0, r5
 8008b4a:	47b0      	blx	r6
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	1c50      	adds	r0, r2, #1
 8008b50:	d1c9      	bne.n	8008ae6 <__sflush_r+0x32>
 8008b52:	682b      	ldr	r3, [r5, #0]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d0c6      	beq.n	8008ae6 <__sflush_r+0x32>
 8008b58:	2b1d      	cmp	r3, #29
 8008b5a:	d001      	beq.n	8008b60 <__sflush_r+0xac>
 8008b5c:	2b16      	cmp	r3, #22
 8008b5e:	d11e      	bne.n	8008b9e <__sflush_r+0xea>
 8008b60:	602f      	str	r7, [r5, #0]
 8008b62:	2000      	movs	r0, #0
 8008b64:	e022      	b.n	8008bac <__sflush_r+0xf8>
 8008b66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b6a:	b21b      	sxth	r3, r3
 8008b6c:	e01b      	b.n	8008ba6 <__sflush_r+0xf2>
 8008b6e:	690f      	ldr	r7, [r1, #16]
 8008b70:	2f00      	cmp	r7, #0
 8008b72:	d0f6      	beq.n	8008b62 <__sflush_r+0xae>
 8008b74:	0793      	lsls	r3, r2, #30
 8008b76:	680e      	ldr	r6, [r1, #0]
 8008b78:	bf08      	it	eq
 8008b7a:	694b      	ldreq	r3, [r1, #20]
 8008b7c:	600f      	str	r7, [r1, #0]
 8008b7e:	bf18      	it	ne
 8008b80:	2300      	movne	r3, #0
 8008b82:	eba6 0807 	sub.w	r8, r6, r7
 8008b86:	608b      	str	r3, [r1, #8]
 8008b88:	f1b8 0f00 	cmp.w	r8, #0
 8008b8c:	dde9      	ble.n	8008b62 <__sflush_r+0xae>
 8008b8e:	6a21      	ldr	r1, [r4, #32]
 8008b90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008b92:	4643      	mov	r3, r8
 8008b94:	463a      	mov	r2, r7
 8008b96:	4628      	mov	r0, r5
 8008b98:	47b0      	blx	r6
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	dc08      	bgt.n	8008bb0 <__sflush_r+0xfc>
 8008b9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ba6:	81a3      	strh	r3, [r4, #12]
 8008ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bb0:	4407      	add	r7, r0
 8008bb2:	eba8 0800 	sub.w	r8, r8, r0
 8008bb6:	e7e7      	b.n	8008b88 <__sflush_r+0xd4>
 8008bb8:	20400001 	.word	0x20400001

08008bbc <_fflush_r>:
 8008bbc:	b538      	push	{r3, r4, r5, lr}
 8008bbe:	690b      	ldr	r3, [r1, #16]
 8008bc0:	4605      	mov	r5, r0
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	b913      	cbnz	r3, 8008bcc <_fflush_r+0x10>
 8008bc6:	2500      	movs	r5, #0
 8008bc8:	4628      	mov	r0, r5
 8008bca:	bd38      	pop	{r3, r4, r5, pc}
 8008bcc:	b118      	cbz	r0, 8008bd6 <_fflush_r+0x1a>
 8008bce:	6a03      	ldr	r3, [r0, #32]
 8008bd0:	b90b      	cbnz	r3, 8008bd6 <_fflush_r+0x1a>
 8008bd2:	f7fe f923 	bl	8006e1c <__sinit>
 8008bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d0f3      	beq.n	8008bc6 <_fflush_r+0xa>
 8008bde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008be0:	07d0      	lsls	r0, r2, #31
 8008be2:	d404      	bmi.n	8008bee <_fflush_r+0x32>
 8008be4:	0599      	lsls	r1, r3, #22
 8008be6:	d402      	bmi.n	8008bee <_fflush_r+0x32>
 8008be8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008bea:	f7fe fb36 	bl	800725a <__retarget_lock_acquire_recursive>
 8008bee:	4628      	mov	r0, r5
 8008bf0:	4621      	mov	r1, r4
 8008bf2:	f7ff ff5f 	bl	8008ab4 <__sflush_r>
 8008bf6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008bf8:	07da      	lsls	r2, r3, #31
 8008bfa:	4605      	mov	r5, r0
 8008bfc:	d4e4      	bmi.n	8008bc8 <_fflush_r+0xc>
 8008bfe:	89a3      	ldrh	r3, [r4, #12]
 8008c00:	059b      	lsls	r3, r3, #22
 8008c02:	d4e1      	bmi.n	8008bc8 <_fflush_r+0xc>
 8008c04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c06:	f7fe fb29 	bl	800725c <__retarget_lock_release_recursive>
 8008c0a:	e7dd      	b.n	8008bc8 <_fflush_r+0xc>

08008c0c <__swhatbuf_r>:
 8008c0c:	b570      	push	{r4, r5, r6, lr}
 8008c0e:	460c      	mov	r4, r1
 8008c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c14:	2900      	cmp	r1, #0
 8008c16:	b096      	sub	sp, #88	@ 0x58
 8008c18:	4615      	mov	r5, r2
 8008c1a:	461e      	mov	r6, r3
 8008c1c:	da0d      	bge.n	8008c3a <__swhatbuf_r+0x2e>
 8008c1e:	89a3      	ldrh	r3, [r4, #12]
 8008c20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008c24:	f04f 0100 	mov.w	r1, #0
 8008c28:	bf14      	ite	ne
 8008c2a:	2340      	movne	r3, #64	@ 0x40
 8008c2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008c30:	2000      	movs	r0, #0
 8008c32:	6031      	str	r1, [r6, #0]
 8008c34:	602b      	str	r3, [r5, #0]
 8008c36:	b016      	add	sp, #88	@ 0x58
 8008c38:	bd70      	pop	{r4, r5, r6, pc}
 8008c3a:	466a      	mov	r2, sp
 8008c3c:	f000 f862 	bl	8008d04 <_fstat_r>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	dbec      	blt.n	8008c1e <__swhatbuf_r+0x12>
 8008c44:	9901      	ldr	r1, [sp, #4]
 8008c46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008c4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008c4e:	4259      	negs	r1, r3
 8008c50:	4159      	adcs	r1, r3
 8008c52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c56:	e7eb      	b.n	8008c30 <__swhatbuf_r+0x24>

08008c58 <__smakebuf_r>:
 8008c58:	898b      	ldrh	r3, [r1, #12]
 8008c5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c5c:	079d      	lsls	r5, r3, #30
 8008c5e:	4606      	mov	r6, r0
 8008c60:	460c      	mov	r4, r1
 8008c62:	d507      	bpl.n	8008c74 <__smakebuf_r+0x1c>
 8008c64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008c68:	6023      	str	r3, [r4, #0]
 8008c6a:	6123      	str	r3, [r4, #16]
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	6163      	str	r3, [r4, #20]
 8008c70:	b003      	add	sp, #12
 8008c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c74:	ab01      	add	r3, sp, #4
 8008c76:	466a      	mov	r2, sp
 8008c78:	f7ff ffc8 	bl	8008c0c <__swhatbuf_r>
 8008c7c:	9f00      	ldr	r7, [sp, #0]
 8008c7e:	4605      	mov	r5, r0
 8008c80:	4639      	mov	r1, r7
 8008c82:	4630      	mov	r0, r6
 8008c84:	f7ff f9b8 	bl	8007ff8 <_malloc_r>
 8008c88:	b948      	cbnz	r0, 8008c9e <__smakebuf_r+0x46>
 8008c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c8e:	059a      	lsls	r2, r3, #22
 8008c90:	d4ee      	bmi.n	8008c70 <__smakebuf_r+0x18>
 8008c92:	f023 0303 	bic.w	r3, r3, #3
 8008c96:	f043 0302 	orr.w	r3, r3, #2
 8008c9a:	81a3      	strh	r3, [r4, #12]
 8008c9c:	e7e2      	b.n	8008c64 <__smakebuf_r+0xc>
 8008c9e:	89a3      	ldrh	r3, [r4, #12]
 8008ca0:	6020      	str	r0, [r4, #0]
 8008ca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ca6:	81a3      	strh	r3, [r4, #12]
 8008ca8:	9b01      	ldr	r3, [sp, #4]
 8008caa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008cae:	b15b      	cbz	r3, 8008cc8 <__smakebuf_r+0x70>
 8008cb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cb4:	4630      	mov	r0, r6
 8008cb6:	f000 f837 	bl	8008d28 <_isatty_r>
 8008cba:	b128      	cbz	r0, 8008cc8 <__smakebuf_r+0x70>
 8008cbc:	89a3      	ldrh	r3, [r4, #12]
 8008cbe:	f023 0303 	bic.w	r3, r3, #3
 8008cc2:	f043 0301 	orr.w	r3, r3, #1
 8008cc6:	81a3      	strh	r3, [r4, #12]
 8008cc8:	89a3      	ldrh	r3, [r4, #12]
 8008cca:	431d      	orrs	r5, r3
 8008ccc:	81a5      	strh	r5, [r4, #12]
 8008cce:	e7cf      	b.n	8008c70 <__smakebuf_r+0x18>

08008cd0 <memmove>:
 8008cd0:	4288      	cmp	r0, r1
 8008cd2:	b510      	push	{r4, lr}
 8008cd4:	eb01 0402 	add.w	r4, r1, r2
 8008cd8:	d902      	bls.n	8008ce0 <memmove+0x10>
 8008cda:	4284      	cmp	r4, r0
 8008cdc:	4623      	mov	r3, r4
 8008cde:	d807      	bhi.n	8008cf0 <memmove+0x20>
 8008ce0:	1e43      	subs	r3, r0, #1
 8008ce2:	42a1      	cmp	r1, r4
 8008ce4:	d008      	beq.n	8008cf8 <memmove+0x28>
 8008ce6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008cee:	e7f8      	b.n	8008ce2 <memmove+0x12>
 8008cf0:	4402      	add	r2, r0
 8008cf2:	4601      	mov	r1, r0
 8008cf4:	428a      	cmp	r2, r1
 8008cf6:	d100      	bne.n	8008cfa <memmove+0x2a>
 8008cf8:	bd10      	pop	{r4, pc}
 8008cfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008cfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d02:	e7f7      	b.n	8008cf4 <memmove+0x24>

08008d04 <_fstat_r>:
 8008d04:	b538      	push	{r3, r4, r5, lr}
 8008d06:	4d07      	ldr	r5, [pc, #28]	@ (8008d24 <_fstat_r+0x20>)
 8008d08:	2300      	movs	r3, #0
 8008d0a:	4604      	mov	r4, r0
 8008d0c:	4608      	mov	r0, r1
 8008d0e:	4611      	mov	r1, r2
 8008d10:	602b      	str	r3, [r5, #0]
 8008d12:	f7f9 fbdf 	bl	80024d4 <_fstat>
 8008d16:	1c43      	adds	r3, r0, #1
 8008d18:	d102      	bne.n	8008d20 <_fstat_r+0x1c>
 8008d1a:	682b      	ldr	r3, [r5, #0]
 8008d1c:	b103      	cbz	r3, 8008d20 <_fstat_r+0x1c>
 8008d1e:	6023      	str	r3, [r4, #0]
 8008d20:	bd38      	pop	{r3, r4, r5, pc}
 8008d22:	bf00      	nop
 8008d24:	2000062c 	.word	0x2000062c

08008d28 <_isatty_r>:
 8008d28:	b538      	push	{r3, r4, r5, lr}
 8008d2a:	4d06      	ldr	r5, [pc, #24]	@ (8008d44 <_isatty_r+0x1c>)
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	4604      	mov	r4, r0
 8008d30:	4608      	mov	r0, r1
 8008d32:	602b      	str	r3, [r5, #0]
 8008d34:	f7f9 fbde 	bl	80024f4 <_isatty>
 8008d38:	1c43      	adds	r3, r0, #1
 8008d3a:	d102      	bne.n	8008d42 <_isatty_r+0x1a>
 8008d3c:	682b      	ldr	r3, [r5, #0]
 8008d3e:	b103      	cbz	r3, 8008d42 <_isatty_r+0x1a>
 8008d40:	6023      	str	r3, [r4, #0]
 8008d42:	bd38      	pop	{r3, r4, r5, pc}
 8008d44:	2000062c 	.word	0x2000062c

08008d48 <_sbrk_r>:
 8008d48:	b538      	push	{r3, r4, r5, lr}
 8008d4a:	4d06      	ldr	r5, [pc, #24]	@ (8008d64 <_sbrk_r+0x1c>)
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	4604      	mov	r4, r0
 8008d50:	4608      	mov	r0, r1
 8008d52:	602b      	str	r3, [r5, #0]
 8008d54:	f7f9 fbe6 	bl	8002524 <_sbrk>
 8008d58:	1c43      	adds	r3, r0, #1
 8008d5a:	d102      	bne.n	8008d62 <_sbrk_r+0x1a>
 8008d5c:	682b      	ldr	r3, [r5, #0]
 8008d5e:	b103      	cbz	r3, 8008d62 <_sbrk_r+0x1a>
 8008d60:	6023      	str	r3, [r4, #0]
 8008d62:	bd38      	pop	{r3, r4, r5, pc}
 8008d64:	2000062c 	.word	0x2000062c

08008d68 <memcpy>:
 8008d68:	440a      	add	r2, r1
 8008d6a:	4291      	cmp	r1, r2
 8008d6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d70:	d100      	bne.n	8008d74 <memcpy+0xc>
 8008d72:	4770      	bx	lr
 8008d74:	b510      	push	{r4, lr}
 8008d76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d7e:	4291      	cmp	r1, r2
 8008d80:	d1f9      	bne.n	8008d76 <memcpy+0xe>
 8008d82:	bd10      	pop	{r4, pc}

08008d84 <__assert_func>:
 8008d84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d86:	4614      	mov	r4, r2
 8008d88:	461a      	mov	r2, r3
 8008d8a:	4b09      	ldr	r3, [pc, #36]	@ (8008db0 <__assert_func+0x2c>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4605      	mov	r5, r0
 8008d90:	68d8      	ldr	r0, [r3, #12]
 8008d92:	b14c      	cbz	r4, 8008da8 <__assert_func+0x24>
 8008d94:	4b07      	ldr	r3, [pc, #28]	@ (8008db4 <__assert_func+0x30>)
 8008d96:	9100      	str	r1, [sp, #0]
 8008d98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d9c:	4906      	ldr	r1, [pc, #24]	@ (8008db8 <__assert_func+0x34>)
 8008d9e:	462b      	mov	r3, r5
 8008da0:	f000 f870 	bl	8008e84 <fiprintf>
 8008da4:	f000 f880 	bl	8008ea8 <abort>
 8008da8:	4b04      	ldr	r3, [pc, #16]	@ (8008dbc <__assert_func+0x38>)
 8008daa:	461c      	mov	r4, r3
 8008dac:	e7f3      	b.n	8008d96 <__assert_func+0x12>
 8008dae:	bf00      	nop
 8008db0:	2000001c 	.word	0x2000001c
 8008db4:	080095ad 	.word	0x080095ad
 8008db8:	080095ba 	.word	0x080095ba
 8008dbc:	080095e8 	.word	0x080095e8

08008dc0 <_calloc_r>:
 8008dc0:	b570      	push	{r4, r5, r6, lr}
 8008dc2:	fba1 5402 	umull	r5, r4, r1, r2
 8008dc6:	b934      	cbnz	r4, 8008dd6 <_calloc_r+0x16>
 8008dc8:	4629      	mov	r1, r5
 8008dca:	f7ff f915 	bl	8007ff8 <_malloc_r>
 8008dce:	4606      	mov	r6, r0
 8008dd0:	b928      	cbnz	r0, 8008dde <_calloc_r+0x1e>
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	bd70      	pop	{r4, r5, r6, pc}
 8008dd6:	220c      	movs	r2, #12
 8008dd8:	6002      	str	r2, [r0, #0]
 8008dda:	2600      	movs	r6, #0
 8008ddc:	e7f9      	b.n	8008dd2 <_calloc_r+0x12>
 8008dde:	462a      	mov	r2, r5
 8008de0:	4621      	mov	r1, r4
 8008de2:	f7fe f9bd 	bl	8007160 <memset>
 8008de6:	e7f4      	b.n	8008dd2 <_calloc_r+0x12>

08008de8 <__ascii_mbtowc>:
 8008de8:	b082      	sub	sp, #8
 8008dea:	b901      	cbnz	r1, 8008dee <__ascii_mbtowc+0x6>
 8008dec:	a901      	add	r1, sp, #4
 8008dee:	b142      	cbz	r2, 8008e02 <__ascii_mbtowc+0x1a>
 8008df0:	b14b      	cbz	r3, 8008e06 <__ascii_mbtowc+0x1e>
 8008df2:	7813      	ldrb	r3, [r2, #0]
 8008df4:	600b      	str	r3, [r1, #0]
 8008df6:	7812      	ldrb	r2, [r2, #0]
 8008df8:	1e10      	subs	r0, r2, #0
 8008dfa:	bf18      	it	ne
 8008dfc:	2001      	movne	r0, #1
 8008dfe:	b002      	add	sp, #8
 8008e00:	4770      	bx	lr
 8008e02:	4610      	mov	r0, r2
 8008e04:	e7fb      	b.n	8008dfe <__ascii_mbtowc+0x16>
 8008e06:	f06f 0001 	mvn.w	r0, #1
 8008e0a:	e7f8      	b.n	8008dfe <__ascii_mbtowc+0x16>

08008e0c <_realloc_r>:
 8008e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e10:	4607      	mov	r7, r0
 8008e12:	4614      	mov	r4, r2
 8008e14:	460d      	mov	r5, r1
 8008e16:	b921      	cbnz	r1, 8008e22 <_realloc_r+0x16>
 8008e18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e1c:	4611      	mov	r1, r2
 8008e1e:	f7ff b8eb 	b.w	8007ff8 <_malloc_r>
 8008e22:	b92a      	cbnz	r2, 8008e30 <_realloc_r+0x24>
 8008e24:	f7ff f874 	bl	8007f10 <_free_r>
 8008e28:	4625      	mov	r5, r4
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e30:	f000 f841 	bl	8008eb6 <_malloc_usable_size_r>
 8008e34:	4284      	cmp	r4, r0
 8008e36:	4606      	mov	r6, r0
 8008e38:	d802      	bhi.n	8008e40 <_realloc_r+0x34>
 8008e3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e3e:	d8f4      	bhi.n	8008e2a <_realloc_r+0x1e>
 8008e40:	4621      	mov	r1, r4
 8008e42:	4638      	mov	r0, r7
 8008e44:	f7ff f8d8 	bl	8007ff8 <_malloc_r>
 8008e48:	4680      	mov	r8, r0
 8008e4a:	b908      	cbnz	r0, 8008e50 <_realloc_r+0x44>
 8008e4c:	4645      	mov	r5, r8
 8008e4e:	e7ec      	b.n	8008e2a <_realloc_r+0x1e>
 8008e50:	42b4      	cmp	r4, r6
 8008e52:	4622      	mov	r2, r4
 8008e54:	4629      	mov	r1, r5
 8008e56:	bf28      	it	cs
 8008e58:	4632      	movcs	r2, r6
 8008e5a:	f7ff ff85 	bl	8008d68 <memcpy>
 8008e5e:	4629      	mov	r1, r5
 8008e60:	4638      	mov	r0, r7
 8008e62:	f7ff f855 	bl	8007f10 <_free_r>
 8008e66:	e7f1      	b.n	8008e4c <_realloc_r+0x40>

08008e68 <__ascii_wctomb>:
 8008e68:	4603      	mov	r3, r0
 8008e6a:	4608      	mov	r0, r1
 8008e6c:	b141      	cbz	r1, 8008e80 <__ascii_wctomb+0x18>
 8008e6e:	2aff      	cmp	r2, #255	@ 0xff
 8008e70:	d904      	bls.n	8008e7c <__ascii_wctomb+0x14>
 8008e72:	228a      	movs	r2, #138	@ 0x8a
 8008e74:	601a      	str	r2, [r3, #0]
 8008e76:	f04f 30ff 	mov.w	r0, #4294967295
 8008e7a:	4770      	bx	lr
 8008e7c:	700a      	strb	r2, [r1, #0]
 8008e7e:	2001      	movs	r0, #1
 8008e80:	4770      	bx	lr
	...

08008e84 <fiprintf>:
 8008e84:	b40e      	push	{r1, r2, r3}
 8008e86:	b503      	push	{r0, r1, lr}
 8008e88:	4601      	mov	r1, r0
 8008e8a:	ab03      	add	r3, sp, #12
 8008e8c:	4805      	ldr	r0, [pc, #20]	@ (8008ea4 <fiprintf+0x20>)
 8008e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e92:	6800      	ldr	r0, [r0, #0]
 8008e94:	9301      	str	r3, [sp, #4]
 8008e96:	f000 f83f 	bl	8008f18 <_vfiprintf_r>
 8008e9a:	b002      	add	sp, #8
 8008e9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ea0:	b003      	add	sp, #12
 8008ea2:	4770      	bx	lr
 8008ea4:	2000001c 	.word	0x2000001c

08008ea8 <abort>:
 8008ea8:	b508      	push	{r3, lr}
 8008eaa:	2006      	movs	r0, #6
 8008eac:	f000 f974 	bl	8009198 <raise>
 8008eb0:	2001      	movs	r0, #1
 8008eb2:	f7f9 fabf 	bl	8002434 <_exit>

08008eb6 <_malloc_usable_size_r>:
 8008eb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008eba:	1f18      	subs	r0, r3, #4
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	bfbc      	itt	lt
 8008ec0:	580b      	ldrlt	r3, [r1, r0]
 8008ec2:	18c0      	addlt	r0, r0, r3
 8008ec4:	4770      	bx	lr

08008ec6 <__sfputc_r>:
 8008ec6:	6893      	ldr	r3, [r2, #8]
 8008ec8:	3b01      	subs	r3, #1
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	b410      	push	{r4}
 8008ece:	6093      	str	r3, [r2, #8]
 8008ed0:	da08      	bge.n	8008ee4 <__sfputc_r+0x1e>
 8008ed2:	6994      	ldr	r4, [r2, #24]
 8008ed4:	42a3      	cmp	r3, r4
 8008ed6:	db01      	blt.n	8008edc <__sfputc_r+0x16>
 8008ed8:	290a      	cmp	r1, #10
 8008eda:	d103      	bne.n	8008ee4 <__sfputc_r+0x1e>
 8008edc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ee0:	f7fe b8a9 	b.w	8007036 <__swbuf_r>
 8008ee4:	6813      	ldr	r3, [r2, #0]
 8008ee6:	1c58      	adds	r0, r3, #1
 8008ee8:	6010      	str	r0, [r2, #0]
 8008eea:	7019      	strb	r1, [r3, #0]
 8008eec:	4608      	mov	r0, r1
 8008eee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ef2:	4770      	bx	lr

08008ef4 <__sfputs_r>:
 8008ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ef6:	4606      	mov	r6, r0
 8008ef8:	460f      	mov	r7, r1
 8008efa:	4614      	mov	r4, r2
 8008efc:	18d5      	adds	r5, r2, r3
 8008efe:	42ac      	cmp	r4, r5
 8008f00:	d101      	bne.n	8008f06 <__sfputs_r+0x12>
 8008f02:	2000      	movs	r0, #0
 8008f04:	e007      	b.n	8008f16 <__sfputs_r+0x22>
 8008f06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f0a:	463a      	mov	r2, r7
 8008f0c:	4630      	mov	r0, r6
 8008f0e:	f7ff ffda 	bl	8008ec6 <__sfputc_r>
 8008f12:	1c43      	adds	r3, r0, #1
 8008f14:	d1f3      	bne.n	8008efe <__sfputs_r+0xa>
 8008f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f18 <_vfiprintf_r>:
 8008f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f1c:	460d      	mov	r5, r1
 8008f1e:	b09d      	sub	sp, #116	@ 0x74
 8008f20:	4614      	mov	r4, r2
 8008f22:	4698      	mov	r8, r3
 8008f24:	4606      	mov	r6, r0
 8008f26:	b118      	cbz	r0, 8008f30 <_vfiprintf_r+0x18>
 8008f28:	6a03      	ldr	r3, [r0, #32]
 8008f2a:	b90b      	cbnz	r3, 8008f30 <_vfiprintf_r+0x18>
 8008f2c:	f7fd ff76 	bl	8006e1c <__sinit>
 8008f30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f32:	07d9      	lsls	r1, r3, #31
 8008f34:	d405      	bmi.n	8008f42 <_vfiprintf_r+0x2a>
 8008f36:	89ab      	ldrh	r3, [r5, #12]
 8008f38:	059a      	lsls	r2, r3, #22
 8008f3a:	d402      	bmi.n	8008f42 <_vfiprintf_r+0x2a>
 8008f3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f3e:	f7fe f98c 	bl	800725a <__retarget_lock_acquire_recursive>
 8008f42:	89ab      	ldrh	r3, [r5, #12]
 8008f44:	071b      	lsls	r3, r3, #28
 8008f46:	d501      	bpl.n	8008f4c <_vfiprintf_r+0x34>
 8008f48:	692b      	ldr	r3, [r5, #16]
 8008f4a:	b99b      	cbnz	r3, 8008f74 <_vfiprintf_r+0x5c>
 8008f4c:	4629      	mov	r1, r5
 8008f4e:	4630      	mov	r0, r6
 8008f50:	f7fe f8b0 	bl	80070b4 <__swsetup_r>
 8008f54:	b170      	cbz	r0, 8008f74 <_vfiprintf_r+0x5c>
 8008f56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f58:	07dc      	lsls	r4, r3, #31
 8008f5a:	d504      	bpl.n	8008f66 <_vfiprintf_r+0x4e>
 8008f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f60:	b01d      	add	sp, #116	@ 0x74
 8008f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f66:	89ab      	ldrh	r3, [r5, #12]
 8008f68:	0598      	lsls	r0, r3, #22
 8008f6a:	d4f7      	bmi.n	8008f5c <_vfiprintf_r+0x44>
 8008f6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f6e:	f7fe f975 	bl	800725c <__retarget_lock_release_recursive>
 8008f72:	e7f3      	b.n	8008f5c <_vfiprintf_r+0x44>
 8008f74:	2300      	movs	r3, #0
 8008f76:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f78:	2320      	movs	r3, #32
 8008f7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f82:	2330      	movs	r3, #48	@ 0x30
 8008f84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009134 <_vfiprintf_r+0x21c>
 8008f88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f8c:	f04f 0901 	mov.w	r9, #1
 8008f90:	4623      	mov	r3, r4
 8008f92:	469a      	mov	sl, r3
 8008f94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f98:	b10a      	cbz	r2, 8008f9e <_vfiprintf_r+0x86>
 8008f9a:	2a25      	cmp	r2, #37	@ 0x25
 8008f9c:	d1f9      	bne.n	8008f92 <_vfiprintf_r+0x7a>
 8008f9e:	ebba 0b04 	subs.w	fp, sl, r4
 8008fa2:	d00b      	beq.n	8008fbc <_vfiprintf_r+0xa4>
 8008fa4:	465b      	mov	r3, fp
 8008fa6:	4622      	mov	r2, r4
 8008fa8:	4629      	mov	r1, r5
 8008faa:	4630      	mov	r0, r6
 8008fac:	f7ff ffa2 	bl	8008ef4 <__sfputs_r>
 8008fb0:	3001      	adds	r0, #1
 8008fb2:	f000 80a7 	beq.w	8009104 <_vfiprintf_r+0x1ec>
 8008fb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fb8:	445a      	add	r2, fp
 8008fba:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 809f 	beq.w	8009104 <_vfiprintf_r+0x1ec>
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8008fcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fd0:	f10a 0a01 	add.w	sl, sl, #1
 8008fd4:	9304      	str	r3, [sp, #16]
 8008fd6:	9307      	str	r3, [sp, #28]
 8008fd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fdc:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fde:	4654      	mov	r4, sl
 8008fe0:	2205      	movs	r2, #5
 8008fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fe6:	4853      	ldr	r0, [pc, #332]	@ (8009134 <_vfiprintf_r+0x21c>)
 8008fe8:	f7f7 f8fa 	bl	80001e0 <memchr>
 8008fec:	9a04      	ldr	r2, [sp, #16]
 8008fee:	b9d8      	cbnz	r0, 8009028 <_vfiprintf_r+0x110>
 8008ff0:	06d1      	lsls	r1, r2, #27
 8008ff2:	bf44      	itt	mi
 8008ff4:	2320      	movmi	r3, #32
 8008ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ffa:	0713      	lsls	r3, r2, #28
 8008ffc:	bf44      	itt	mi
 8008ffe:	232b      	movmi	r3, #43	@ 0x2b
 8009000:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009004:	f89a 3000 	ldrb.w	r3, [sl]
 8009008:	2b2a      	cmp	r3, #42	@ 0x2a
 800900a:	d015      	beq.n	8009038 <_vfiprintf_r+0x120>
 800900c:	9a07      	ldr	r2, [sp, #28]
 800900e:	4654      	mov	r4, sl
 8009010:	2000      	movs	r0, #0
 8009012:	f04f 0c0a 	mov.w	ip, #10
 8009016:	4621      	mov	r1, r4
 8009018:	f811 3b01 	ldrb.w	r3, [r1], #1
 800901c:	3b30      	subs	r3, #48	@ 0x30
 800901e:	2b09      	cmp	r3, #9
 8009020:	d94b      	bls.n	80090ba <_vfiprintf_r+0x1a2>
 8009022:	b1b0      	cbz	r0, 8009052 <_vfiprintf_r+0x13a>
 8009024:	9207      	str	r2, [sp, #28]
 8009026:	e014      	b.n	8009052 <_vfiprintf_r+0x13a>
 8009028:	eba0 0308 	sub.w	r3, r0, r8
 800902c:	fa09 f303 	lsl.w	r3, r9, r3
 8009030:	4313      	orrs	r3, r2
 8009032:	9304      	str	r3, [sp, #16]
 8009034:	46a2      	mov	sl, r4
 8009036:	e7d2      	b.n	8008fde <_vfiprintf_r+0xc6>
 8009038:	9b03      	ldr	r3, [sp, #12]
 800903a:	1d19      	adds	r1, r3, #4
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	9103      	str	r1, [sp, #12]
 8009040:	2b00      	cmp	r3, #0
 8009042:	bfbb      	ittet	lt
 8009044:	425b      	neglt	r3, r3
 8009046:	f042 0202 	orrlt.w	r2, r2, #2
 800904a:	9307      	strge	r3, [sp, #28]
 800904c:	9307      	strlt	r3, [sp, #28]
 800904e:	bfb8      	it	lt
 8009050:	9204      	strlt	r2, [sp, #16]
 8009052:	7823      	ldrb	r3, [r4, #0]
 8009054:	2b2e      	cmp	r3, #46	@ 0x2e
 8009056:	d10a      	bne.n	800906e <_vfiprintf_r+0x156>
 8009058:	7863      	ldrb	r3, [r4, #1]
 800905a:	2b2a      	cmp	r3, #42	@ 0x2a
 800905c:	d132      	bne.n	80090c4 <_vfiprintf_r+0x1ac>
 800905e:	9b03      	ldr	r3, [sp, #12]
 8009060:	1d1a      	adds	r2, r3, #4
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	9203      	str	r2, [sp, #12]
 8009066:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800906a:	3402      	adds	r4, #2
 800906c:	9305      	str	r3, [sp, #20]
 800906e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009144 <_vfiprintf_r+0x22c>
 8009072:	7821      	ldrb	r1, [r4, #0]
 8009074:	2203      	movs	r2, #3
 8009076:	4650      	mov	r0, sl
 8009078:	f7f7 f8b2 	bl	80001e0 <memchr>
 800907c:	b138      	cbz	r0, 800908e <_vfiprintf_r+0x176>
 800907e:	9b04      	ldr	r3, [sp, #16]
 8009080:	eba0 000a 	sub.w	r0, r0, sl
 8009084:	2240      	movs	r2, #64	@ 0x40
 8009086:	4082      	lsls	r2, r0
 8009088:	4313      	orrs	r3, r2
 800908a:	3401      	adds	r4, #1
 800908c:	9304      	str	r3, [sp, #16]
 800908e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009092:	4829      	ldr	r0, [pc, #164]	@ (8009138 <_vfiprintf_r+0x220>)
 8009094:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009098:	2206      	movs	r2, #6
 800909a:	f7f7 f8a1 	bl	80001e0 <memchr>
 800909e:	2800      	cmp	r0, #0
 80090a0:	d03f      	beq.n	8009122 <_vfiprintf_r+0x20a>
 80090a2:	4b26      	ldr	r3, [pc, #152]	@ (800913c <_vfiprintf_r+0x224>)
 80090a4:	bb1b      	cbnz	r3, 80090ee <_vfiprintf_r+0x1d6>
 80090a6:	9b03      	ldr	r3, [sp, #12]
 80090a8:	3307      	adds	r3, #7
 80090aa:	f023 0307 	bic.w	r3, r3, #7
 80090ae:	3308      	adds	r3, #8
 80090b0:	9303      	str	r3, [sp, #12]
 80090b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090b4:	443b      	add	r3, r7
 80090b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80090b8:	e76a      	b.n	8008f90 <_vfiprintf_r+0x78>
 80090ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80090be:	460c      	mov	r4, r1
 80090c0:	2001      	movs	r0, #1
 80090c2:	e7a8      	b.n	8009016 <_vfiprintf_r+0xfe>
 80090c4:	2300      	movs	r3, #0
 80090c6:	3401      	adds	r4, #1
 80090c8:	9305      	str	r3, [sp, #20]
 80090ca:	4619      	mov	r1, r3
 80090cc:	f04f 0c0a 	mov.w	ip, #10
 80090d0:	4620      	mov	r0, r4
 80090d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090d6:	3a30      	subs	r2, #48	@ 0x30
 80090d8:	2a09      	cmp	r2, #9
 80090da:	d903      	bls.n	80090e4 <_vfiprintf_r+0x1cc>
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d0c6      	beq.n	800906e <_vfiprintf_r+0x156>
 80090e0:	9105      	str	r1, [sp, #20]
 80090e2:	e7c4      	b.n	800906e <_vfiprintf_r+0x156>
 80090e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80090e8:	4604      	mov	r4, r0
 80090ea:	2301      	movs	r3, #1
 80090ec:	e7f0      	b.n	80090d0 <_vfiprintf_r+0x1b8>
 80090ee:	ab03      	add	r3, sp, #12
 80090f0:	9300      	str	r3, [sp, #0]
 80090f2:	462a      	mov	r2, r5
 80090f4:	4b12      	ldr	r3, [pc, #72]	@ (8009140 <_vfiprintf_r+0x228>)
 80090f6:	a904      	add	r1, sp, #16
 80090f8:	4630      	mov	r0, r6
 80090fa:	f7fd fa4d 	bl	8006598 <_printf_float>
 80090fe:	4607      	mov	r7, r0
 8009100:	1c78      	adds	r0, r7, #1
 8009102:	d1d6      	bne.n	80090b2 <_vfiprintf_r+0x19a>
 8009104:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009106:	07d9      	lsls	r1, r3, #31
 8009108:	d405      	bmi.n	8009116 <_vfiprintf_r+0x1fe>
 800910a:	89ab      	ldrh	r3, [r5, #12]
 800910c:	059a      	lsls	r2, r3, #22
 800910e:	d402      	bmi.n	8009116 <_vfiprintf_r+0x1fe>
 8009110:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009112:	f7fe f8a3 	bl	800725c <__retarget_lock_release_recursive>
 8009116:	89ab      	ldrh	r3, [r5, #12]
 8009118:	065b      	lsls	r3, r3, #25
 800911a:	f53f af1f 	bmi.w	8008f5c <_vfiprintf_r+0x44>
 800911e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009120:	e71e      	b.n	8008f60 <_vfiprintf_r+0x48>
 8009122:	ab03      	add	r3, sp, #12
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	462a      	mov	r2, r5
 8009128:	4b05      	ldr	r3, [pc, #20]	@ (8009140 <_vfiprintf_r+0x228>)
 800912a:	a904      	add	r1, sp, #16
 800912c:	4630      	mov	r0, r6
 800912e:	f7fd fccb 	bl	8006ac8 <_printf_i>
 8009132:	e7e4      	b.n	80090fe <_vfiprintf_r+0x1e6>
 8009134:	08009592 	.word	0x08009592
 8009138:	0800959c 	.word	0x0800959c
 800913c:	08006599 	.word	0x08006599
 8009140:	08008ef5 	.word	0x08008ef5
 8009144:	08009598 	.word	0x08009598

08009148 <_raise_r>:
 8009148:	291f      	cmp	r1, #31
 800914a:	b538      	push	{r3, r4, r5, lr}
 800914c:	4605      	mov	r5, r0
 800914e:	460c      	mov	r4, r1
 8009150:	d904      	bls.n	800915c <_raise_r+0x14>
 8009152:	2316      	movs	r3, #22
 8009154:	6003      	str	r3, [r0, #0]
 8009156:	f04f 30ff 	mov.w	r0, #4294967295
 800915a:	bd38      	pop	{r3, r4, r5, pc}
 800915c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800915e:	b112      	cbz	r2, 8009166 <_raise_r+0x1e>
 8009160:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009164:	b94b      	cbnz	r3, 800917a <_raise_r+0x32>
 8009166:	4628      	mov	r0, r5
 8009168:	f000 f830 	bl	80091cc <_getpid_r>
 800916c:	4622      	mov	r2, r4
 800916e:	4601      	mov	r1, r0
 8009170:	4628      	mov	r0, r5
 8009172:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009176:	f000 b817 	b.w	80091a8 <_kill_r>
 800917a:	2b01      	cmp	r3, #1
 800917c:	d00a      	beq.n	8009194 <_raise_r+0x4c>
 800917e:	1c59      	adds	r1, r3, #1
 8009180:	d103      	bne.n	800918a <_raise_r+0x42>
 8009182:	2316      	movs	r3, #22
 8009184:	6003      	str	r3, [r0, #0]
 8009186:	2001      	movs	r0, #1
 8009188:	e7e7      	b.n	800915a <_raise_r+0x12>
 800918a:	2100      	movs	r1, #0
 800918c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009190:	4620      	mov	r0, r4
 8009192:	4798      	blx	r3
 8009194:	2000      	movs	r0, #0
 8009196:	e7e0      	b.n	800915a <_raise_r+0x12>

08009198 <raise>:
 8009198:	4b02      	ldr	r3, [pc, #8]	@ (80091a4 <raise+0xc>)
 800919a:	4601      	mov	r1, r0
 800919c:	6818      	ldr	r0, [r3, #0]
 800919e:	f7ff bfd3 	b.w	8009148 <_raise_r>
 80091a2:	bf00      	nop
 80091a4:	2000001c 	.word	0x2000001c

080091a8 <_kill_r>:
 80091a8:	b538      	push	{r3, r4, r5, lr}
 80091aa:	4d07      	ldr	r5, [pc, #28]	@ (80091c8 <_kill_r+0x20>)
 80091ac:	2300      	movs	r3, #0
 80091ae:	4604      	mov	r4, r0
 80091b0:	4608      	mov	r0, r1
 80091b2:	4611      	mov	r1, r2
 80091b4:	602b      	str	r3, [r5, #0]
 80091b6:	f7f9 f92d 	bl	8002414 <_kill>
 80091ba:	1c43      	adds	r3, r0, #1
 80091bc:	d102      	bne.n	80091c4 <_kill_r+0x1c>
 80091be:	682b      	ldr	r3, [r5, #0]
 80091c0:	b103      	cbz	r3, 80091c4 <_kill_r+0x1c>
 80091c2:	6023      	str	r3, [r4, #0]
 80091c4:	bd38      	pop	{r3, r4, r5, pc}
 80091c6:	bf00      	nop
 80091c8:	2000062c 	.word	0x2000062c

080091cc <_getpid_r>:
 80091cc:	f7f9 b91a 	b.w	8002404 <_getpid>

080091d0 <sqrt>:
 80091d0:	b538      	push	{r3, r4, r5, lr}
 80091d2:	ed2d 8b02 	vpush	{d8}
 80091d6:	ec55 4b10 	vmov	r4, r5, d0
 80091da:	f000 f825 	bl	8009228 <__ieee754_sqrt>
 80091de:	4622      	mov	r2, r4
 80091e0:	462b      	mov	r3, r5
 80091e2:	4620      	mov	r0, r4
 80091e4:	4629      	mov	r1, r5
 80091e6:	eeb0 8a40 	vmov.f32	s16, s0
 80091ea:	eef0 8a60 	vmov.f32	s17, s1
 80091ee:	f7f7 fca5 	bl	8000b3c <__aeabi_dcmpun>
 80091f2:	b990      	cbnz	r0, 800921a <sqrt+0x4a>
 80091f4:	2200      	movs	r2, #0
 80091f6:	2300      	movs	r3, #0
 80091f8:	4620      	mov	r0, r4
 80091fa:	4629      	mov	r1, r5
 80091fc:	f7f7 fc76 	bl	8000aec <__aeabi_dcmplt>
 8009200:	b158      	cbz	r0, 800921a <sqrt+0x4a>
 8009202:	f7fd ffff 	bl	8007204 <__errno>
 8009206:	2321      	movs	r3, #33	@ 0x21
 8009208:	6003      	str	r3, [r0, #0]
 800920a:	2200      	movs	r2, #0
 800920c:	2300      	movs	r3, #0
 800920e:	4610      	mov	r0, r2
 8009210:	4619      	mov	r1, r3
 8009212:	f7f7 fb23 	bl	800085c <__aeabi_ddiv>
 8009216:	ec41 0b18 	vmov	d8, r0, r1
 800921a:	eeb0 0a48 	vmov.f32	s0, s16
 800921e:	eef0 0a68 	vmov.f32	s1, s17
 8009222:	ecbd 8b02 	vpop	{d8}
 8009226:	bd38      	pop	{r3, r4, r5, pc}

08009228 <__ieee754_sqrt>:
 8009228:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800922c:	4a66      	ldr	r2, [pc, #408]	@ (80093c8 <__ieee754_sqrt+0x1a0>)
 800922e:	ec55 4b10 	vmov	r4, r5, d0
 8009232:	43aa      	bics	r2, r5
 8009234:	462b      	mov	r3, r5
 8009236:	4621      	mov	r1, r4
 8009238:	d110      	bne.n	800925c <__ieee754_sqrt+0x34>
 800923a:	4622      	mov	r2, r4
 800923c:	4620      	mov	r0, r4
 800923e:	4629      	mov	r1, r5
 8009240:	f7f7 f9e2 	bl	8000608 <__aeabi_dmul>
 8009244:	4602      	mov	r2, r0
 8009246:	460b      	mov	r3, r1
 8009248:	4620      	mov	r0, r4
 800924a:	4629      	mov	r1, r5
 800924c:	f7f7 f826 	bl	800029c <__adddf3>
 8009250:	4604      	mov	r4, r0
 8009252:	460d      	mov	r5, r1
 8009254:	ec45 4b10 	vmov	d0, r4, r5
 8009258:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800925c:	2d00      	cmp	r5, #0
 800925e:	dc0e      	bgt.n	800927e <__ieee754_sqrt+0x56>
 8009260:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009264:	4322      	orrs	r2, r4
 8009266:	d0f5      	beq.n	8009254 <__ieee754_sqrt+0x2c>
 8009268:	b19d      	cbz	r5, 8009292 <__ieee754_sqrt+0x6a>
 800926a:	4622      	mov	r2, r4
 800926c:	4620      	mov	r0, r4
 800926e:	4629      	mov	r1, r5
 8009270:	f7f7 f812 	bl	8000298 <__aeabi_dsub>
 8009274:	4602      	mov	r2, r0
 8009276:	460b      	mov	r3, r1
 8009278:	f7f7 faf0 	bl	800085c <__aeabi_ddiv>
 800927c:	e7e8      	b.n	8009250 <__ieee754_sqrt+0x28>
 800927e:	152a      	asrs	r2, r5, #20
 8009280:	d115      	bne.n	80092ae <__ieee754_sqrt+0x86>
 8009282:	2000      	movs	r0, #0
 8009284:	e009      	b.n	800929a <__ieee754_sqrt+0x72>
 8009286:	0acb      	lsrs	r3, r1, #11
 8009288:	3a15      	subs	r2, #21
 800928a:	0549      	lsls	r1, r1, #21
 800928c:	2b00      	cmp	r3, #0
 800928e:	d0fa      	beq.n	8009286 <__ieee754_sqrt+0x5e>
 8009290:	e7f7      	b.n	8009282 <__ieee754_sqrt+0x5a>
 8009292:	462a      	mov	r2, r5
 8009294:	e7fa      	b.n	800928c <__ieee754_sqrt+0x64>
 8009296:	005b      	lsls	r3, r3, #1
 8009298:	3001      	adds	r0, #1
 800929a:	02dc      	lsls	r4, r3, #11
 800929c:	d5fb      	bpl.n	8009296 <__ieee754_sqrt+0x6e>
 800929e:	1e44      	subs	r4, r0, #1
 80092a0:	1b12      	subs	r2, r2, r4
 80092a2:	f1c0 0420 	rsb	r4, r0, #32
 80092a6:	fa21 f404 	lsr.w	r4, r1, r4
 80092aa:	4323      	orrs	r3, r4
 80092ac:	4081      	lsls	r1, r0
 80092ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092b2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80092b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092ba:	07d2      	lsls	r2, r2, #31
 80092bc:	bf5c      	itt	pl
 80092be:	005b      	lslpl	r3, r3, #1
 80092c0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80092c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80092c8:	bf58      	it	pl
 80092ca:	0049      	lslpl	r1, r1, #1
 80092cc:	2600      	movs	r6, #0
 80092ce:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80092d2:	107f      	asrs	r7, r7, #1
 80092d4:	0049      	lsls	r1, r1, #1
 80092d6:	2016      	movs	r0, #22
 80092d8:	4632      	mov	r2, r6
 80092da:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80092de:	1915      	adds	r5, r2, r4
 80092e0:	429d      	cmp	r5, r3
 80092e2:	bfde      	ittt	le
 80092e4:	192a      	addle	r2, r5, r4
 80092e6:	1b5b      	suble	r3, r3, r5
 80092e8:	1936      	addle	r6, r6, r4
 80092ea:	0fcd      	lsrs	r5, r1, #31
 80092ec:	3801      	subs	r0, #1
 80092ee:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80092f2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80092f6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80092fa:	d1f0      	bne.n	80092de <__ieee754_sqrt+0xb6>
 80092fc:	4605      	mov	r5, r0
 80092fe:	2420      	movs	r4, #32
 8009300:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009304:	4293      	cmp	r3, r2
 8009306:	eb0c 0e00 	add.w	lr, ip, r0
 800930a:	dc02      	bgt.n	8009312 <__ieee754_sqrt+0xea>
 800930c:	d113      	bne.n	8009336 <__ieee754_sqrt+0x10e>
 800930e:	458e      	cmp	lr, r1
 8009310:	d811      	bhi.n	8009336 <__ieee754_sqrt+0x10e>
 8009312:	f1be 0f00 	cmp.w	lr, #0
 8009316:	eb0e 000c 	add.w	r0, lr, ip
 800931a:	da3f      	bge.n	800939c <__ieee754_sqrt+0x174>
 800931c:	2800      	cmp	r0, #0
 800931e:	db3d      	blt.n	800939c <__ieee754_sqrt+0x174>
 8009320:	f102 0801 	add.w	r8, r2, #1
 8009324:	1a9b      	subs	r3, r3, r2
 8009326:	458e      	cmp	lr, r1
 8009328:	bf88      	it	hi
 800932a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800932e:	eba1 010e 	sub.w	r1, r1, lr
 8009332:	4465      	add	r5, ip
 8009334:	4642      	mov	r2, r8
 8009336:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800933a:	3c01      	subs	r4, #1
 800933c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009340:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009344:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009348:	d1dc      	bne.n	8009304 <__ieee754_sqrt+0xdc>
 800934a:	4319      	orrs	r1, r3
 800934c:	d01b      	beq.n	8009386 <__ieee754_sqrt+0x15e>
 800934e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80093cc <__ieee754_sqrt+0x1a4>
 8009352:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80093d0 <__ieee754_sqrt+0x1a8>
 8009356:	e9da 0100 	ldrd	r0, r1, [sl]
 800935a:	e9db 2300 	ldrd	r2, r3, [fp]
 800935e:	f7f6 ff9b 	bl	8000298 <__aeabi_dsub>
 8009362:	e9da 8900 	ldrd	r8, r9, [sl]
 8009366:	4602      	mov	r2, r0
 8009368:	460b      	mov	r3, r1
 800936a:	4640      	mov	r0, r8
 800936c:	4649      	mov	r1, r9
 800936e:	f7f7 fbc7 	bl	8000b00 <__aeabi_dcmple>
 8009372:	b140      	cbz	r0, 8009386 <__ieee754_sqrt+0x15e>
 8009374:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009378:	e9da 0100 	ldrd	r0, r1, [sl]
 800937c:	e9db 2300 	ldrd	r2, r3, [fp]
 8009380:	d10e      	bne.n	80093a0 <__ieee754_sqrt+0x178>
 8009382:	3601      	adds	r6, #1
 8009384:	4625      	mov	r5, r4
 8009386:	1073      	asrs	r3, r6, #1
 8009388:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800938c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009390:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009394:	086b      	lsrs	r3, r5, #1
 8009396:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800939a:	e759      	b.n	8009250 <__ieee754_sqrt+0x28>
 800939c:	4690      	mov	r8, r2
 800939e:	e7c1      	b.n	8009324 <__ieee754_sqrt+0xfc>
 80093a0:	f7f6 ff7c 	bl	800029c <__adddf3>
 80093a4:	e9da 8900 	ldrd	r8, r9, [sl]
 80093a8:	4602      	mov	r2, r0
 80093aa:	460b      	mov	r3, r1
 80093ac:	4640      	mov	r0, r8
 80093ae:	4649      	mov	r1, r9
 80093b0:	f7f7 fb9c 	bl	8000aec <__aeabi_dcmplt>
 80093b4:	b120      	cbz	r0, 80093c0 <__ieee754_sqrt+0x198>
 80093b6:	1cab      	adds	r3, r5, #2
 80093b8:	bf08      	it	eq
 80093ba:	3601      	addeq	r6, #1
 80093bc:	3502      	adds	r5, #2
 80093be:	e7e2      	b.n	8009386 <__ieee754_sqrt+0x15e>
 80093c0:	1c6b      	adds	r3, r5, #1
 80093c2:	f023 0501 	bic.w	r5, r3, #1
 80093c6:	e7de      	b.n	8009386 <__ieee754_sqrt+0x15e>
 80093c8:	7ff00000 	.word	0x7ff00000
 80093cc:	080097f8 	.word	0x080097f8
 80093d0:	080097f0 	.word	0x080097f0

080093d4 <_init>:
 80093d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d6:	bf00      	nop
 80093d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093da:	bc08      	pop	{r3}
 80093dc:	469e      	mov	lr, r3
 80093de:	4770      	bx	lr

080093e0 <_fini>:
 80093e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e2:	bf00      	nop
 80093e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093e6:	bc08      	pop	{r3}
 80093e8:	469e      	mov	lr, r3
 80093ea:	4770      	bx	lr
