
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Wed Jan 18 12:50:24 2023

##### DESIGN INFO #######################################################

Top View:                "matmul_top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting             Ending               |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------
matmul_top|clock     matmul_top|clock     |     9.066            |     No paths         |     No paths         |     No paths                         
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:done
p:reset
p:start
p:x_din[0]
p:x_din[1]
p:x_din[2]
p:x_din[3]
p:x_din[4]
p:x_din[5]
p:x_din[6]
p:x_din[7]
p:x_din[8]
p:x_din[9]
p:x_din[10]
p:x_din[11]
p:x_din[12]
p:x_din[13]
p:x_din[14]
p:x_din[15]
p:x_din[16]
p:x_din[17]
p:x_din[18]
p:x_din[19]
p:x_din[20]
p:x_din[21]
p:x_din[22]
p:x_din[23]
p:x_din[24]
p:x_din[25]
p:x_din[26]
p:x_din[27]
p:x_din[28]
p:x_din[29]
p:x_din[30]
p:x_din[31]
p:x_wr_addr[0]
p:x_wr_addr[1]
p:x_wr_addr[2]
p:x_wr_addr[3]
p:x_wr_addr[4]
p:x_wr_addr[5]
p:x_wr_addr[6]
p:x_wr_en
p:y_din[0]
p:y_din[1]
p:y_din[2]
p:y_din[3]
p:y_din[4]
p:y_din[5]
p:y_din[6]
p:y_din[7]
p:y_din[8]
p:y_din[9]
p:y_din[10]
p:y_din[11]
p:y_din[12]
p:y_din[13]
p:y_din[14]
p:y_din[15]
p:y_din[16]
p:y_din[17]
p:y_din[18]
p:y_din[19]
p:y_din[20]
p:y_din[21]
p:y_din[22]
p:y_din[23]
p:y_din[24]
p:y_din[25]
p:y_din[26]
p:y_din[27]
p:y_din[28]
p:y_din[29]
p:y_din[30]
p:y_din[31]
p:y_wr_addr[0]
p:y_wr_addr[1]
p:y_wr_addr[2]
p:y_wr_addr[3]
p:y_wr_addr[4]
p:y_wr_addr[5]
p:y_wr_addr[6]
p:y_wr_en
p:z_dout[0]
p:z_dout[1]
p:z_dout[2]
p:z_dout[3]
p:z_dout[4]
p:z_dout[5]
p:z_dout[6]
p:z_dout[7]
p:z_dout[8]
p:z_dout[9]
p:z_dout[10]
p:z_dout[11]
p:z_dout[12]
p:z_dout[13]
p:z_dout[14]
p:z_dout[15]
p:z_dout[16]
p:z_dout[17]
p:z_dout[18]
p:z_dout[19]
p:z_dout[20]
p:z_dout[21]
p:z_dout[22]
p:z_dout[23]
p:z_dout[24]
p:z_dout[25]
p:z_dout[26]
p:z_dout[27]
p:z_dout[28]
p:z_dout[29]
p:z_dout[30]
p:z_dout[31]
p:z_rd_addr[0]
p:z_rd_addr[1]
p:z_rd_addr[2]
p:z_rd_addr[3]
p:z_rd_addr[4]
p:z_rd_addr[5]
p:z_rd_addr[6]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
