<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: nvic.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32_2l4_2nvic_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32/l4/nvic.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32_2l4_2nvic_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * It was generated by the irq2nvic_h script from ./include/libopencm3/stm32/l4/irq.json</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_STM32_L4_NVIC_H</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define LIBOPENCM3_STM32_L4_NVIC_H</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="cm3_2nvic_8h.html">libopencm3/cm3/nvic.h</a>&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/** @defgroup CM3_nvic_defines_irqs User interrupts for STM32 L4 series</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    @ingroup CM3_nvic_defines</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    @{*/</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga641965f6b9e53cf17ea72c1d3e659aff">   16</a></span>&#160;<span class="preprocessor">#define NVIC_WWDG_IRQ 0</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga0864d511942458745b9c18d8af866629">   17</a></span>&#160;<span class="preprocessor">#define NVIC_PVD_PVM_IRQ 1</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gabcd0126847b7e6229660c4c37641060a">   18</a></span>&#160;<span class="preprocessor">#define NVIC_TAMP_STAMP_IRQ 2</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga58f9dced149e7cd485f14b33458cf26e">   19</a></span>&#160;<span class="preprocessor">#define NVIC_RTC_WKUP_IRQ 3</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">   20</a></span>&#160;<span class="preprocessor">#define NVIC_FLASH_IRQ 4</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">   21</a></span>&#160;<span class="preprocessor">#define NVIC_RCC_IRQ 5</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga8f8e2976c268c36904be1228f88bf742">   22</a></span>&#160;<span class="preprocessor">#define NVIC_EXTI0_IRQ 6</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">   23</a></span>&#160;<span class="preprocessor">#define NVIC_EXTI1_IRQ 7</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gafa9331db3c6885a9a8bcdfbd72e6999e">   24</a></span>&#160;<span class="preprocessor">#define NVIC_EXTI2_IRQ 8</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga4af71b42148e214e5953c3c41cb2d3f5">   25</a></span>&#160;<span class="preprocessor">#define NVIC_EXTI3_IRQ 9</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga36de89aec4f8e82516b6547ef84114f5">   26</a></span>&#160;<span class="preprocessor">#define NVIC_EXTI4_IRQ 10</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gae5733a4fe236b6e63c59e7190b5674bd">   27</a></span>&#160;<span class="preprocessor">#define NVIC_DMA1_CHANNEL1_IRQ 11</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga6e4188fdd9274e29724f55b373f17917">   28</a></span>&#160;<span class="preprocessor">#define NVIC_DMA1_CHANNEL2_IRQ 12</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gac75c829c7dd5c8a3502967354b311917">   29</a></span>&#160;<span class="preprocessor">#define NVIC_DMA1_CHANNEL3_IRQ 13</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga32f459933cd63f80fa65fc794e8f7428">   30</a></span>&#160;<span class="preprocessor">#define NVIC_DMA1_CHANNEL4_IRQ 14</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga6764fae7693868a7acccf8bba7552833">   31</a></span>&#160;<span class="preprocessor">#define NVIC_DMA1_CHANNEL5_IRQ 15</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gab1516d929b8b02cc21a2d484e10b1514">   32</a></span>&#160;<span class="preprocessor">#define NVIC_DMA1_CHANNEL6_IRQ 16</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga5a515d490d4cd88b0b34e89e8ceca20f">   33</a></span>&#160;<span class="preprocessor">#define NVIC_DMA1_CHANNEL7_IRQ 17</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga6e06953911de3084ba1524b1e19640bc">   34</a></span>&#160;<span class="preprocessor">#define NVIC_ADC1_2_IRQ 18</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gae340da9728de6a45891e54422d5c3357">   35</a></span>&#160;<span class="preprocessor">#define NVIC_CAN1_TX_IRQ 19</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga8a51178193a7085e195581a2a8f311cb">   36</a></span>&#160;<span class="preprocessor">#define NVIC_CAN1_RX0_IRQ 20</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga6988ae65452f4ec755d68c548f1d94be">   37</a></span>&#160;<span class="preprocessor">#define NVIC_CAN1_RX1_IRQ 21</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga83b44c61905e6d8031c23d0b16932b0a">   38</a></span>&#160;<span class="preprocessor">#define NVIC_CAN1_SCE_IRQ 22</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga02a1d395e323d8c2b12aad7804c9dfff">   39</a></span>&#160;<span class="preprocessor">#define NVIC_EXTI9_5_IRQ 23</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga795ad13353ae5583532663844cfeeb3f">   40</a></span>&#160;<span class="preprocessor">#define NVIC_TIM1_BRK_TIM15_IRQ 24</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga35183e2b1f3d379f11648119bf358bf9">   41</a></span>&#160;<span class="preprocessor">#define NVIC_TIM1_UP_TIM16_IRQ 25</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gad3fbff0e620b9cd039b3ba1a612a2410">   42</a></span>&#160;<span class="preprocessor">#define NVIC_TIM1_TRG_COM_TIM17_IRQ 26</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">   43</a></span>&#160;<span class="preprocessor">#define NVIC_TIM1_CC_IRQ 27</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">   44</a></span>&#160;<span class="preprocessor">#define NVIC_TIM2_IRQ 28</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga6737861bf387040ad4eed85bc819cda9">   45</a></span>&#160;<span class="preprocessor">#define NVIC_TIM3_IRQ 29</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga67a3c925266477504d5e98ca8a3efcdb">   46</a></span>&#160;<span class="preprocessor">#define NVIC_TIM4_IRQ 30</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gad8f3893d9615ab33525058f971cfc3a8">   47</a></span>&#160;<span class="preprocessor">#define NVIC_I2C1_EV_IRQ 31</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">   48</a></span>&#160;<span class="preprocessor">#define NVIC_I2C1_ER_IRQ 32</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaf98e9219274c1bc6db9f35adfc762c4a">   49</a></span>&#160;<span class="preprocessor">#define NVIC_I2C2_EV_IRQ 33</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaa341f6604585f3d269e1598bfd45119f">   50</a></span>&#160;<span class="preprocessor">#define NVIC_I2C2_ER_IRQ 34</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">   51</a></span>&#160;<span class="preprocessor">#define NVIC_SPI1_IRQ 35</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga0576639d843f10d786af686c91edfa04">   52</a></span>&#160;<span class="preprocessor">#define NVIC_SPI2_IRQ 36</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">   53</a></span>&#160;<span class="preprocessor">#define NVIC_USART1_IRQ 37</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga702094b52f34c73f184f097638599be7">   54</a></span>&#160;<span class="preprocessor">#define NVIC_USART2_IRQ 38</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gadfba852263804648a192192995777473">   55</a></span>&#160;<span class="preprocessor">#define NVIC_USART3_IRQ 39</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaabef8ca19335a9ee1b0dda029fd58927">   56</a></span>&#160;<span class="preprocessor">#define NVIC_EXTI15_10_IRQ 40</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga726962a8b47d5dc1ae9cb99257fd16e1">   57</a></span>&#160;<span class="preprocessor">#define NVIC_RTC_ALARM_IRQ 41</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gad1ce2d1017b89924207d0fe15fa6018d">   58</a></span>&#160;<span class="preprocessor">#define NVIC_DFSDM3_IRQ 42</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga96fc506e33467672cb75e41f8b9321eb">   59</a></span>&#160;<span class="preprocessor">#define NVIC_TIM8_BRK_IRQ 43</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gac64b66b5bc4e235d731aea398aa14920">   60</a></span>&#160;<span class="preprocessor">#define NVIC_TIM8_UP_IRQ 44</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gafcb6ac26953cd402dd88bbb80fb2ebf7">   61</a></span>&#160;<span class="preprocessor">#define NVIC_TIM8_TRG_COM_IRQ 45</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga9e123d5a3999b661004779a9049013a8">   62</a></span>&#160;<span class="preprocessor">#define NVIC_TIM8_CC_IRQ 46</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga1a77d69664891936b47ee242c006c155">   63</a></span>&#160;<span class="preprocessor">#define NVIC_ADC3_IRQ 47</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaa8fe18104916dff52d9908444faa059e">   64</a></span>&#160;<span class="preprocessor">#define NVIC_FMC_IRQ 48</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga3c628e293e1c822eb472d4e978021f16">   65</a></span>&#160;<span class="preprocessor">#define NVIC_SDMMC1_IRQ 49</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga0f69b1b7ee941c8389e26af84edda564">   66</a></span>&#160;<span class="preprocessor">#define NVIC_TIM5_IRQ 50</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga01e0678b02be4b6c6d707e34d5bdeee6">   67</a></span>&#160;<span class="preprocessor">#define NVIC_SPI3_IRQ 51</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga6bcf1012a3a6152bae6efef2ab9352c1">   68</a></span>&#160;<span class="preprocessor">#define NVIC_UART4_IRQ 52</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga78631530f316c5a1052a4ff98e9ca72a">   69</a></span>&#160;<span class="preprocessor">#define NVIC_UART5_IRQ 53</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga8aa498ed996da013d5054f8465f01dc0">   70</a></span>&#160;<span class="preprocessor">#define NVIC_TIM6_DACUNDER_IRQ 54</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga22c8e68199295b01bbbe16ed33cfda45">   71</a></span>&#160;<span class="preprocessor">#define NVIC_TIM7_IRQ 55</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga33941d7ae650eff793b6e218572b1a52">   72</a></span>&#160;<span class="preprocessor">#define NVIC_DMA2_CHANNEL1_IRQ 56</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga5eb0be679ef234be19a20ddfd88ee79e">   73</a></span>&#160;<span class="preprocessor">#define NVIC_DMA2_CHANNEL2_IRQ 57</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga308f988de4b513fd201be34a09536543">   74</a></span>&#160;<span class="preprocessor">#define NVIC_DMA2_CHANNEL3_IRQ 58</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaa4a2d1ab11cfa165616cc5e4fdf91e65">   75</a></span>&#160;<span class="preprocessor">#define NVIC_DMA2_CHANNEL4_IRQ 59</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gad196f770af180ca4e16dcd3f94738617">   76</a></span>&#160;<span class="preprocessor">#define NVIC_DMA2_CHANNEL5_IRQ 60</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga0af9aea4450712c2e9ea0c095598cc38">   77</a></span>&#160;<span class="preprocessor">#define NVIC_DFSDM0_IRQ 61</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga2434ed4d20ad25382c566fc7374c4a4d">   78</a></span>&#160;<span class="preprocessor">#define NVIC_DFSDM1_IRQ 62</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gad019bc621374ef1a640d4edf3ed48335">   79</a></span>&#160;<span class="preprocessor">#define NVIC_DFSDM2_IRQ 63</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gad9354d4604cd8afdca53cbdb1e125893">   80</a></span>&#160;<span class="preprocessor">#define NVIC_COMP_IRQ 64</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gace5fd270f0c4672e4e4dfa3a3ec21428">   81</a></span>&#160;<span class="preprocessor">#define NVIC_LPTIM1_IRQ 65</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gab694a1172a08f8ed8ccc5f43c4ed2e3d">   82</a></span>&#160;<span class="preprocessor">#define NVIC_LPTIM2_IRQ 66</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga8de1951cf8a3a6bf72fef421e10fd8ba">   83</a></span>&#160;<span class="preprocessor">#define NVIC_OTG_FS_IRQ 67</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga024938bdf34c9801667b7e25da7183ec">   84</a></span>&#160;<span class="preprocessor">#define NVIC_DMA2_CHANNEL6_IRQ 68</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga188bb8b3790935dfff48686ecb63b827">   85</a></span>&#160;<span class="preprocessor">#define NVIC_DMA2_CHANNEL7_IRQ 69</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gac12202dad79cc41fe82e1b69ce25f51c">   86</a></span>&#160;<span class="preprocessor">#define NVIC_LPUART1_IRQ 70</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga226cae352990b0ef1ac6b8f5e83ecc41">   87</a></span>&#160;<span class="preprocessor">#define NVIC_QUADSPI_IRQ 71</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaba23cd3a7894607ef6596c923c0c2c07">   88</a></span>&#160;<span class="preprocessor">#define NVIC_I2C3_EV_IRQ 72</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga5cd653d12bffe371b726aa7edc485d98">   89</a></span>&#160;<span class="preprocessor">#define NVIC_I2C3_ER_IRQ 73</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga4944cdde51d4f44f9b60a19a2c0343db">   90</a></span>&#160;<span class="preprocessor">#define NVIC_SAI1_IRQ 74</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gad5bf845a3c76b43c96443716a04d8d2a">   91</a></span>&#160;<span class="preprocessor">#define NVIC_SAI2_IRQ 75</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gab44fafe1c4247506f6a957e06111ca05">   92</a></span>&#160;<span class="preprocessor">#define NVIC_SWPMI1_IRQ 76</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga7cc44a00ae2564601010c8b51d7b537c">   93</a></span>&#160;<span class="preprocessor">#define NVIC_TSC_IRQ 77</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga7d371f8bd84855456da03759bc8e61da">   94</a></span>&#160;<span class="preprocessor">#define NVIC_LCD_IRQ 78</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga4d6f13e48378eb69c4b06af07a3d0fad">   95</a></span>&#160;<span class="preprocessor">#define NVIC_AES_IRQ 79</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga52b908ecce5f22d5a8b609e1c9e3805e">   96</a></span>&#160;<span class="preprocessor">#define NVIC_RNG_IRQ 80</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga43b46aad3d0804bc154ff689ff30e112">   97</a></span>&#160;<span class="preprocessor">#define NVIC_FPU_IRQ 81</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gacbeb987e5591b664a154516eb9ed7a30">   98</a></span>&#160;<span class="preprocessor">#define NVIC_HASH_CRS_IRQ 82</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga0e55148a8fb8eeab0795037c38e034f8">   99</a></span>&#160;<span class="preprocessor">#define NVIC_I2C4_EV_IRQ 83</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">  100</a></span>&#160;<span class="preprocessor">#define NVIC_I2C4_ER_IRQ 84</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gae4bae279fc35054ec6ee69dcf97b4952">  101</a></span>&#160;<span class="preprocessor">#define NVIC_DCMI_IRQ 85</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga4b715d9e7643156377ca434d02e14477">  102</a></span>&#160;<span class="preprocessor">#define NVIC_CAN2_TX_IRQ 86</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga9167dfb66707e1cbffe8dd332df3b122">  103</a></span>&#160;<span class="preprocessor">#define NVIC_CAN2_RX0_IRQ 87</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga323b338806de38efaa7d38dcaf75abff">  104</a></span>&#160;<span class="preprocessor">#define NVIC_CAN2_RX1_IRQ 88</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gadd5d4c579eaa76622d0426545d23b279">  105</a></span>&#160;<span class="preprocessor">#define NVIC_CAN2_SCE_IRQ 89</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#ga539f99709751bf00f11fd6051b2f4f64">  106</a></span>&#160;<span class="preprocessor">#define NVIC_DMA2D_IRQ 90</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">  108</a></span>&#160;<span class="preprocessor">#define NVIC_IRQ_COUNT 91</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/** @defgroup CM3_nvic_isrprototypes_STM32L4 User interrupt service routines (ISR) prototypes for STM32 L4 series</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">    @ingroup CM3_nvic_isrprototypes</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">    @{*/</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<a class="code" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4f5e1b72720bea15967169a87ceadf5c">wwdg_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaa300d13dd7a215c514e52b2fcccd7998">pvd_pvm_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0ef3dbfa95d07c03cae3bd0d89a534ea">tamp_stamp_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaee9def8e4b62a49b3429d7483747380c">rtc_wkup_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga57a0886a4249e72421cb4307e96cff14">flash_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga46cfe75cf23f4770de16193710b7d9ae">rcc_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga812391a9aac54d1dcbb95da063404d66">exti0_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gad2a66accb0f127a1bf65450e15531eb4">exti1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga40747dba0f93159403e51109a87575fd">exti2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga7a1c1434b6de8024da320d73003b7ee5">exti3_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gad67306a2531c4229d9e30c9f36807f2e">exti4_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8e3d66f43880efbd56cc2f68347b9b19">dma1_channel1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gacd9d029906e9ca7ca590bf6766de6368">dma1_channel2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga6abe8340eace6d5c19e4f722cd290a0a">dma1_channel3_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gac13fd4f156b4a88afac6d174103a88a8">dma1_channel4_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gad26a5c303d0c6a60f586099c85109e9d">dma1_channel5_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga738b3ddc3cd02e0f14788bfb185a1010">dma1_channel6_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8b98ff1efb5e51db05a1ffb8b355f83b">dma1_channel7_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga24a193e153476793ea3f9089893cf6f4">adc1_2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9d359673fae06f4a0b4d47c0aa4c4159">can1_tx_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga03a251e82b27ce14a2375f79ee52b12d">can1_rx0_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaedbd2ca558aaa46c0b87085be8723d6e">can1_rx1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga60a9121ea577167454dee48e8b901913">can1_sce_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gac033acbc708beb196e46622d95d450c5">exti9_5_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8d1c8422e21a28a60783a3759bef0538">tim1_brk_tim15_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga65534cc7adc33816b736d2d0d56e7b07">tim1_up_tim16_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8ce2f10cfcdd42a7dbe0f26b0f35009a">tim1_trg_com_tim17_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga72b6081002378b87da86773dd7a53bd9">tim1_cc_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2a951a29ef97943a27eb1e25228c635c">tim2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaae29a8980d4390308e7010de9c992080">tim3_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaef2ea50dc3170bfa3cda8f58bd8255f9">tim4_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga1eaa501af0096ca812555c313f4f5e06">i2c1_ev_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga33df19c3179deebb8a95f198327301d2">i2c1_er_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4726628e112ba3553143c4aa566ced92">i2c2_ev_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga3df7b2279162375f9355501159318219">i2c2_er_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaeed57d7878fa52bd54739063b63870d4">spi1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9fde28b9c0a8bea675adafbc14c0fd3d">spi2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga7b98b3bc83ff519a8840f2c49e523897">usart1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4ef5b9c30c57ea631c43778171dd0908">usart2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2d32597d2813b95206c561f70277088a">usart3_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8aaa57c7903131c1c86605393bb4654e">exti15_10_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga911a311201de8651cfde05278a91a48f">rtc_alarm_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga96d08294d5ef41629482fa69b77e4faa">dfsdm3_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gab998950d3357b399dd188de94a8e1080">tim8_brk_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga522607e1f820fa23c302451a899425c0">tim8_up_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga82140b17032f080dd34e87a9c0acaa5b">tim8_trg_com_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga6d0f7d871668ebd0f25563d3c2dbdad5">tim8_cc_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaf1a93ff0dec9ed4a416cfd8d2f67bfcc">adc3_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9f649c54ca60b2b08ab869ba00f3a898">fmc_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4dee8bd312723928163adca65cde581d">sdmmc1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga012f568225be400067e13945611ad2a1">tim5_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8c6389d99b643bc056702be69de8beee">spi3_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga631adf9451597b6c4d69ac367277771c">uart4_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2b5b37b7707e6e1ae701dbc166cf7ccb">uart5_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gad8786490440ec8a8d3559b4b5a54b300">tim6_dacunder_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaefa839f59b15b5efbfe00573d81885e4">tim7_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2ed33a829d80508c811ad7b38fd1f4a1">dma2_channel1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga790d44453472c9b63d20f315425b4e37">dma2_channel2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9c722bc875121977db51044f3040d746">dma2_channel3_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9329f33b4ab95243ea32475a4b31db64">dma2_channel4_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gae882da43ec0e5ec68f37bf3b20ee1040">dma2_channel5_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gae8054cd6d2d41b93291c01fb468402a8">dfsdm0_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gadccdf983bab3ad02b4381d4db6320045">dfsdm1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4095fabb34c0417a530db08b94c46af9">dfsdm2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gae8eb2c8b257bd706b590302f5e480055">comp_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0c896b50feb2003e263d9f7e9f910b43">lptim1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaafc7db11d55e3f48e8fe4f48ea45661b">lptim2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaed94bad121b9bcbbeec4d6402f748257">otg_fs_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaf292509d3566837f1277962806fe790d">dma2_channel6_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga14e6f69bccc5d7ac134ab8fda90d8785">dma2_channel7_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0499418e5e135424e1f88c42c9591eae">lpuart1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0fa04098a9a3fca75244cb998c4866b5">quadspi_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga625efbb537a0c7626717774c633b8af0">i2c3_ev_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gafe17d1891f7557c0e60447a78df456f3">i2c3_er_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaa56e43f8e1453936765b6d96b5ca8ff6">sai1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga118b711d8b7346be3477b50ca37fc1a1">sai2_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaeb3327579a06d6f602d5e7b83ae88fcd">swpmi1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0c3e5584115123b0080dc44d8aaa044f">tsc_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga934ec46b98d3323662e2c7ce97646eab">lcd_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2c59a8c997db8921554f131aaa61b030">aes_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gad010cb5fd7160cf0be4ae65fcec0a16c">rng_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga3fd530618387996caa72f2f60e906924">fpu_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gadeb438df1312a35b367e8be09c3f9e95">hash_crs_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gabca2d7a3b8f51c8f39529d44b9016073">i2c4_ev_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0e4163f7a8ebe53dbbb178150d8cc5db">i2c4_er_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga1e5861a6d2583302d76eed77a91e4bb5">dcmi_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#gaa0a038e9bcb2d5b6bf1cbba9e29631aa">can2_tx_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga73e734504c5b186523f5c2d15c42d1bb">can2_rx0_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8739e7468b4137f07e52e3ebf827e61b">can2_rx1_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga5d12a1c4eb50c6a2b126687733aac6c1">can2_sce_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9eacfb749b3c0a98c5ad8a6abeb9ad08">dma2d_isr</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<a class="code" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LIBOPENCM3_STM32_L4_NVIC_H */</span><span class="preprocessor"></span></div><div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaf292509d3566837f1277962806fe790d"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaf292509d3566837f1277962806fe790d">dma2_channel6_isr</a></div><div class="ttdeci">void dma2_channel6_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaefa839f59b15b5efbfe00573d81885e4"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaefa839f59b15b5efbfe00573d81885e4">tim7_isr</a></div><div class="ttdeci">void tim7_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga4f5e1b72720bea15967169a87ceadf5c"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4f5e1b72720bea15967169a87ceadf5c">wwdg_isr</a></div><div class="ttdeci">void wwdg_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga0c896b50feb2003e263d9f7e9f910b43"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0c896b50feb2003e263d9f7e9f910b43">lptim1_isr</a></div><div class="ttdeci">void lptim1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga82140b17032f080dd34e87a9c0acaa5b"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga82140b17032f080dd34e87a9c0acaa5b">tim8_trg_com_isr</a></div><div class="ttdeci">void tim8_trg_com_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga65534cc7adc33816b736d2d0d56e7b07"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga65534cc7adc33816b736d2d0d56e7b07">tim1_up_tim16_isr</a></div><div class="ttdeci">void tim1_up_tim16_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga3fd530618387996caa72f2f60e906924"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga3fd530618387996caa72f2f60e906924">fpu_isr</a></div><div class="ttdeci">void fpu_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gadeb438df1312a35b367e8be09c3f9e95"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gadeb438df1312a35b367e8be09c3f9e95">hash_crs_isr</a></div><div class="ttdeci">void hash_crs_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gae8054cd6d2d41b93291c01fb468402a8"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gae8054cd6d2d41b93291c01fb468402a8">dfsdm0_isr</a></div><div class="ttdeci">void dfsdm0_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaf1a93ff0dec9ed4a416cfd8d2f67bfcc"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaf1a93ff0dec9ed4a416cfd8d2f67bfcc">adc3_isr</a></div><div class="ttdeci">void adc3_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga0ef3dbfa95d07c03cae3bd0d89a534ea"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0ef3dbfa95d07c03cae3bd0d89a534ea">tamp_stamp_isr</a></div><div class="ttdeci">void tamp_stamp_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gad26a5c303d0c6a60f586099c85109e9d"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gad26a5c303d0c6a60f586099c85109e9d">dma1_channel5_isr</a></div><div class="ttdeci">void dma1_channel5_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaeb3327579a06d6f602d5e7b83ae88fcd"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaeb3327579a06d6f602d5e7b83ae88fcd">swpmi1_isr</a></div><div class="ttdeci">void swpmi1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga012f568225be400067e13945611ad2a1"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga012f568225be400067e13945611ad2a1">tim5_isr</a></div><div class="ttdeci">void tim5_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gacd9d029906e9ca7ca590bf6766de6368"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gacd9d029906e9ca7ca590bf6766de6368">dma1_channel2_isr</a></div><div class="ttdeci">void dma1_channel2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gad010cb5fd7160cf0be4ae65fcec0a16c"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gad010cb5fd7160cf0be4ae65fcec0a16c">rng_isr</a></div><div class="ttdeci">void rng_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gae882da43ec0e5ec68f37bf3b20ee1040"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gae882da43ec0e5ec68f37bf3b20ee1040">dma2_channel5_isr</a></div><div class="ttdeci">void dma2_channel5_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gafe17d1891f7557c0e60447a78df456f3"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gafe17d1891f7557c0e60447a78df456f3">i2c3_er_isr</a></div><div class="ttdeci">void i2c3_er_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga8c6389d99b643bc056702be69de8beee"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8c6389d99b643bc056702be69de8beee">spi3_isr</a></div><div class="ttdeci">void spi3_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaa56e43f8e1453936765b6d96b5ca8ff6"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaa56e43f8e1453936765b6d96b5ca8ff6">sai1_isr</a></div><div class="ttdeci">void sai1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gad67306a2531c4229d9e30c9f36807f2e"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gad67306a2531c4229d9e30c9f36807f2e">exti4_isr</a></div><div class="ttdeci">void exti4_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gae8eb2c8b257bd706b590302f5e480055"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gae8eb2c8b257bd706b590302f5e480055">comp_isr</a></div><div class="ttdeci">void comp_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga911a311201de8651cfde05278a91a48f"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga911a311201de8651cfde05278a91a48f">rtc_alarm_isr</a></div><div class="ttdeci">void rtc_alarm_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga2ed33a829d80508c811ad7b38fd1f4a1"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2ed33a829d80508c811ad7b38fd1f4a1">dma2_channel1_isr</a></div><div class="ttdeci">void dma2_channel1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga9eacfb749b3c0a98c5ad8a6abeb9ad08"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9eacfb749b3c0a98c5ad8a6abeb9ad08">dma2d_isr</a></div><div class="ttdeci">void dma2d_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga24a193e153476793ea3f9089893cf6f4"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga24a193e153476793ea3f9089893cf6f4">adc1_2_isr</a></div><div class="ttdeci">void adc1_2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga40747dba0f93159403e51109a87575fd"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga40747dba0f93159403e51109a87575fd">exti2_isr</a></div><div class="ttdeci">void exti2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga631adf9451597b6c4d69ac367277771c"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga631adf9451597b6c4d69ac367277771c">uart4_isr</a></div><div class="ttdeci">void uart4_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaa0a038e9bcb2d5b6bf1cbba9e29631aa"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaa0a038e9bcb2d5b6bf1cbba9e29631aa">can2_tx_isr</a></div><div class="ttdeci">void can2_tx_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaed94bad121b9bcbbeec4d6402f748257"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaed94bad121b9bcbbeec4d6402f748257">otg_fs_isr</a></div><div class="ttdeci">void otg_fs_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gac13fd4f156b4a88afac6d174103a88a8"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gac13fd4f156b4a88afac6d174103a88a8">dma1_channel4_isr</a></div><div class="ttdeci">void dma1_channel4_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga9fde28b9c0a8bea675adafbc14c0fd3d"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9fde28b9c0a8bea675adafbc14c0fd3d">spi2_isr</a></div><div class="ttdeci">void spi2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga9d359673fae06f4a0b4d47c0aa4c4159"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9d359673fae06f4a0b4d47c0aa4c4159">can1_tx_isr</a></div><div class="ttdeci">void can1_tx_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga9329f33b4ab95243ea32475a4b31db64"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9329f33b4ab95243ea32475a4b31db64">dma2_channel4_isr</a></div><div class="ttdeci">void dma2_channel4_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga3df7b2279162375f9355501159318219"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga3df7b2279162375f9355501159318219">i2c2_er_isr</a></div><div class="ttdeci">void i2c2_er_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gabca2d7a3b8f51c8f39529d44b9016073"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gabca2d7a3b8f51c8f39529d44b9016073">i2c4_ev_isr</a></div><div class="ttdeci">void i2c4_ev_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga934ec46b98d3323662e2c7ce97646eab"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga934ec46b98d3323662e2c7ce97646eab">lcd_isr</a></div><div class="ttdeci">void lcd_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga8d1c8422e21a28a60783a3759bef0538"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8d1c8422e21a28a60783a3759bef0538">tim1_brk_tim15_isr</a></div><div class="ttdeci">void tim1_brk_tim15_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga4095fabb34c0417a530db08b94c46af9"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4095fabb34c0417a530db08b94c46af9">dfsdm2_isr</a></div><div class="ttdeci">void dfsdm2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaeed57d7878fa52bd54739063b63870d4"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaeed57d7878fa52bd54739063b63870d4">spi1_isr</a></div><div class="ttdeci">void spi1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga60a9121ea577167454dee48e8b901913"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga60a9121ea577167454dee48e8b901913">can1_sce_isr</a></div><div class="ttdeci">void can1_sce_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaef2ea50dc3170bfa3cda8f58bd8255f9"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaef2ea50dc3170bfa3cda8f58bd8255f9">tim4_isr</a></div><div class="ttdeci">void tim4_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga1e5861a6d2583302d76eed77a91e4bb5"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga1e5861a6d2583302d76eed77a91e4bb5">dcmi_isr</a></div><div class="ttdeci">void dcmi_isr(void)</div></div>
<div class="ttc" id="cm3_2nvic_8h_html"><div class="ttname"><a href="cm3_2nvic_8h.html">nvic.h</a></div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga8739e7468b4137f07e52e3ebf827e61b"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8739e7468b4137f07e52e3ebf827e61b">can2_rx1_isr</a></div><div class="ttdeci">void can2_rx1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga9c722bc875121977db51044f3040d746"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9c722bc875121977db51044f3040d746">dma2_channel3_isr</a></div><div class="ttdeci">void dma2_channel3_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga03a251e82b27ce14a2375f79ee52b12d"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga03a251e82b27ce14a2375f79ee52b12d">can1_rx0_isr</a></div><div class="ttdeci">void can1_rx0_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga8b98ff1efb5e51db05a1ffb8b355f83b"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8b98ff1efb5e51db05a1ffb8b355f83b">dma1_channel7_isr</a></div><div class="ttdeci">void dma1_channel7_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga4726628e112ba3553143c4aa566ced92"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4726628e112ba3553143c4aa566ced92">i2c2_ev_isr</a></div><div class="ttdeci">void i2c2_ev_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga8aaa57c7903131c1c86605393bb4654e"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8aaa57c7903131c1c86605393bb4654e">exti15_10_isr</a></div><div class="ttdeci">void exti15_10_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gab998950d3357b399dd188de94a8e1080"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gab998950d3357b399dd188de94a8e1080">tim8_brk_isr</a></div><div class="ttdeci">void tim8_brk_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga0e4163f7a8ebe53dbbb178150d8cc5db"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0e4163f7a8ebe53dbbb178150d8cc5db">i2c4_er_isr</a></div><div class="ttdeci">void i2c4_er_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaafc7db11d55e3f48e8fe4f48ea45661b"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaafc7db11d55e3f48e8fe4f48ea45661b">lptim2_isr</a></div><div class="ttdeci">void lptim2_isr(void)</div></div>
<div class="ttc" id="common_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga57a0886a4249e72421cb4307e96cff14"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga57a0886a4249e72421cb4307e96cff14">flash_isr</a></div><div class="ttdeci">void flash_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga9f649c54ca60b2b08ab869ba00f3a898"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga9f649c54ca60b2b08ab869ba00f3a898">fmc_isr</a></div><div class="ttdeci">void fmc_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gad2a66accb0f127a1bf65450e15531eb4"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gad2a66accb0f127a1bf65450e15531eb4">exti1_isr</a></div><div class="ttdeci">void exti1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gadccdf983bab3ad02b4381d4db6320045"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gadccdf983bab3ad02b4381d4db6320045">dfsdm1_isr</a></div><div class="ttdeci">void dfsdm1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga0499418e5e135424e1f88c42c9591eae"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0499418e5e135424e1f88c42c9591eae">lpuart1_isr</a></div><div class="ttdeci">void lpuart1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga4ef5b9c30c57ea631c43778171dd0908"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4ef5b9c30c57ea631c43778171dd0908">usart2_isr</a></div><div class="ttdeci">void usart2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gad8786490440ec8a8d3559b4b5a54b300"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gad8786490440ec8a8d3559b4b5a54b300">tim6_dacunder_isr</a></div><div class="ttdeci">void tim6_dacunder_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga2d32597d2813b95206c561f70277088a"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2d32597d2813b95206c561f70277088a">usart3_isr</a></div><div class="ttdeci">void usart3_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga72b6081002378b87da86773dd7a53bd9"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga72b6081002378b87da86773dd7a53bd9">tim1_cc_isr</a></div><div class="ttdeci">void tim1_cc_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga812391a9aac54d1dcbb95da063404d66"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga812391a9aac54d1dcbb95da063404d66">exti0_isr</a></div><div class="ttdeci">void exti0_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga0fa04098a9a3fca75244cb998c4866b5"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0fa04098a9a3fca75244cb998c4866b5">quadspi_isr</a></div><div class="ttdeci">void quadspi_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaa300d13dd7a215c514e52b2fcccd7998"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaa300d13dd7a215c514e52b2fcccd7998">pvd_pvm_isr</a></div><div class="ttdeci">void pvd_pvm_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga14e6f69bccc5d7ac134ab8fda90d8785"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga14e6f69bccc5d7ac134ab8fda90d8785">dma2_channel7_isr</a></div><div class="ttdeci">void dma2_channel7_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga7b98b3bc83ff519a8840f2c49e523897"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga7b98b3bc83ff519a8840f2c49e523897">usart1_isr</a></div><div class="ttdeci">void usart1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaee9def8e4b62a49b3429d7483747380c"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaee9def8e4b62a49b3429d7483747380c">rtc_wkup_isr</a></div><div class="ttdeci">void rtc_wkup_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga96d08294d5ef41629482fa69b77e4faa"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga96d08294d5ef41629482fa69b77e4faa">dfsdm3_isr</a></div><div class="ttdeci">void dfsdm3_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga1eaa501af0096ca812555c313f4f5e06"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga1eaa501af0096ca812555c313f4f5e06">i2c1_ev_isr</a></div><div class="ttdeci">void i2c1_ev_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga738b3ddc3cd02e0f14788bfb185a1010"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga738b3ddc3cd02e0f14788bfb185a1010">dma1_channel6_isr</a></div><div class="ttdeci">void dma1_channel6_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga2b5b37b7707e6e1ae701dbc166cf7ccb"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2b5b37b7707e6e1ae701dbc166cf7ccb">uart5_isr</a></div><div class="ttdeci">void uart5_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga625efbb537a0c7626717774c633b8af0"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga625efbb537a0c7626717774c633b8af0">i2c3_ev_isr</a></div><div class="ttdeci">void i2c3_ev_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga4dee8bd312723928163adca65cde581d"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga4dee8bd312723928163adca65cde581d">sdmmc1_isr</a></div><div class="ttdeci">void sdmmc1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga790d44453472c9b63d20f315425b4e37"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga790d44453472c9b63d20f315425b4e37">dma2_channel2_isr</a></div><div class="ttdeci">void dma2_channel2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga2a951a29ef97943a27eb1e25228c635c"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2a951a29ef97943a27eb1e25228c635c">tim2_isr</a></div><div class="ttdeci">void tim2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gac033acbc708beb196e46622d95d450c5"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gac033acbc708beb196e46622d95d450c5">exti9_5_isr</a></div><div class="ttdeci">void exti9_5_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga46cfe75cf23f4770de16193710b7d9ae"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga46cfe75cf23f4770de16193710b7d9ae">rcc_isr</a></div><div class="ttdeci">void rcc_isr(void)</div></div>
<div class="ttc" id="common_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga118b711d8b7346be3477b50ca37fc1a1"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga118b711d8b7346be3477b50ca37fc1a1">sai2_isr</a></div><div class="ttdeci">void sai2_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga8e3d66f43880efbd56cc2f68347b9b19"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8e3d66f43880efbd56cc2f68347b9b19">dma1_channel1_isr</a></div><div class="ttdeci">void dma1_channel1_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga522607e1f820fa23c302451a899425c0"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga522607e1f820fa23c302451a899425c0">tim8_up_isr</a></div><div class="ttdeci">void tim8_up_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga73e734504c5b186523f5c2d15c42d1bb"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga73e734504c5b186523f5c2d15c42d1bb">can2_rx0_isr</a></div><div class="ttdeci">void can2_rx0_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga6abe8340eace6d5c19e4f722cd290a0a"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga6abe8340eace6d5c19e4f722cd290a0a">dma1_channel3_isr</a></div><div class="ttdeci">void dma1_channel3_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga0c3e5584115123b0080dc44d8aaa044f"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga0c3e5584115123b0080dc44d8aaa044f">tsc_isr</a></div><div class="ttdeci">void tsc_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga33df19c3179deebb8a95f198327301d2"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga33df19c3179deebb8a95f198327301d2">i2c1_er_isr</a></div><div class="ttdeci">void i2c1_er_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga2c59a8c997db8921554f131aaa61b030"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga2c59a8c997db8921554f131aaa61b030">aes_isr</a></div><div class="ttdeci">void aes_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga8ce2f10cfcdd42a7dbe0f26b0f35009a"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga8ce2f10cfcdd42a7dbe0f26b0f35009a">tim1_trg_com_tim17_isr</a></div><div class="ttdeci">void tim1_trg_com_tim17_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaae29a8980d4390308e7010de9c992080"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaae29a8980d4390308e7010de9c992080">tim3_isr</a></div><div class="ttdeci">void tim3_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga5d12a1c4eb50c6a2b126687733aac6c1"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga5d12a1c4eb50c6a2b126687733aac6c1">can2_sce_isr</a></div><div class="ttdeci">void can2_sce_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga6d0f7d871668ebd0f25563d3c2dbdad5"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga6d0f7d871668ebd0f25563d3c2dbdad5">tim8_cc_isr</a></div><div class="ttdeci">void tim8_cc_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_ga7a1c1434b6de8024da320d73003b7ee5"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#ga7a1c1434b6de8024da320d73003b7ee5">exti3_isr</a></div><div class="ttdeci">void exti3_isr(void)</div></div>
<div class="ttc" id="group__CM3__nvic__isrprototypes__STM32L4_html_gaedbd2ca558aaa46c0b87085be8723d6e"><div class="ttname"><a href="group__CM3__nvic__isrprototypes__STM32L4.html#gaedbd2ca558aaa46c0b87085be8723d6e">can1_rx1_isr</a></div><div class="ttdeci">void can1_rx1_isr(void)</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_ff32f69c42dc37b8cba38d89b3790816.html">l4</a></li><li class="navelem"><a class="el" href="stm32_2l4_2nvic_8h.html">nvic.h</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:17 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
