Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/rudra/OneDrive/Documents/Lift_Controller/Lift_Controller.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/rudra/OneDrive/Documents/Lift_Controller/Lift_Controller.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_lift_controller_wrapper_sv
Compiling module xil_defaultlib.lift_controller_if
Compiling module xil_defaultlib.main_alu_block
Compiling module xil_defaultlib.register_nbit
Compiling module xil_defaultlib.load_data
Compiling module xil_defaultlib.request_handler
Compiling module xil_defaultlib.door_controller_default
Compiling module xil_defaultlib.lift_controller_wrapper
Compiling module xil_defaultlib.lift_movement_emulator
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
