// Seed: 3527040256
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  supply0 id_3;
  supply0 id_4;
  wire id_5;
  if (1'b0) assign id_2 = 1;
  else begin
    wire id_6;
  end
  wire id_7;
  wire id_8;
  module_0(
      id_4, id_7, id_8
  );
  assign id_1 = 1;
  supply1 id_9 = 1 - 1;
  supply1 id_10 = id_9 ? id_3 == id_10 : id_4;
endmodule
