#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 10 12:58:31 2020
# Process ID: 13896
# Current directory: D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1
# Command line: vivado.exe -log circuit01.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source circuit01.tcl -notrace
# Log file: D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1/circuit01.vdi
# Journal file: D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source circuit01.tcl -notrace
Command: link_design -top circuit01 -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA10'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA7'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA8'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA9'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB10'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB7'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB8'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB9'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B2'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B3'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B4'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G2'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G3'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G4'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R1'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R2'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R3'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R4'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OTG_VBUSOC'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO0'. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:219]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc:219]
Finished Parsing XDC File [D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.srcs/constrs_1/imports/counter2_board/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 669.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 673.688 ; gain = 372.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.420 . Memory (MB): peak = 673.688 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1178.059 ; gain = 504.371

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1321.258 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.258 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.789 . Memory (MB): peak = 1321.258 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.258 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.258 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17eb5bbdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1321.258 ; gain = 647.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.258 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1/circuit01_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1321.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file circuit01_drc_opted.rpt -pb circuit01_drc_opted.pb -rpx circuit01_drc_opted.rpx
Command: report_drc -file circuit01_drc_opted.rpt -pb circuit01_drc_opted.pb -rpx circuit01_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/V/Vivado-2019/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1/circuit01_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.258 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.633 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f995cf6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.796 . Memory (MB): peak = 1326.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.633 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f995cf6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13ca9aa31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13ca9aa31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.844 ; gain = 9.211
Phase 1 Placer Initialization | Checksum: 13ca9aa31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13ca9aa31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 11f698d1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1335.844 ; gain = 9.211
Phase 2 Global Placement | Checksum: 11f698d1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f698d1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18153fcf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 130dee170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 130dee170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211
Phase 3 Detail Placement | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.844 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e5a0a328

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211
Ending Placer Task | Checksum: 111375a01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.844 ; gain = 9.211
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.844 ; gain = 14.586
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1345.008 ; gain = 9.164
INFO: [Common 17-1381] The checkpoint 'D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1/circuit01_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file circuit01_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1345.008 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file circuit01_utilization_placed.rpt -pb circuit01_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file circuit01_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1345.008 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b096f945 ConstDB: 0 ShapeSum: 60a060bc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17e10555f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1460.156 ; gain = 100.570
Post Restoration Checksum: NetGraph: e5addf13 NumContArr: 9862764c Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17e10555f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1466.711 ; gain = 107.125

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17e10555f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1466.711 ; gain = 107.125
Phase 2 Router Initialization | Checksum: 17e10555f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1470.445 ; gain = 110.859

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1473.488 ; gain = 113.902

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1473.488 ; gain = 113.902
Phase 4 Rip-up And Reroute | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1473.488 ; gain = 113.902

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1473.488 ; gain = 113.902

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1473.488 ; gain = 113.902
Phase 6 Post Hold Fix | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1473.488 ; gain = 113.902

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.003003 %
  Global Horizontal Routing Utilization  = 0.000845166 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1473.488 ; gain = 113.902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1475.500 ; gain = 115.914

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16f1fa664

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1475.500 ; gain = 115.914
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1475.500 ; gain = 115.914

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1475.500 ; gain = 130.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1475.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1485.379 ; gain = 9.879
INFO: [Common 17-1381] The checkpoint 'D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1/circuit01_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit01_drc_routed.rpt -pb circuit01_drc_routed.pb -rpx circuit01_drc_routed.rpx
Command: report_drc -file circuit01_drc_routed.rpt -pb circuit01_drc_routed.pb -rpx circuit01_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1/circuit01_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file circuit01_methodology_drc_routed.rpt -pb circuit01_methodology_drc_routed.pb -rpx circuit01_methodology_drc_routed.rpx
Command: report_methodology -file circuit01_methodology_drc_routed.rpt -pb circuit01_methodology_drc_routed.pb -rpx circuit01_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1/circuit01_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file circuit01_power_routed.rpt -pb circuit01_power_summary_routed.pb -rpx circuit01_power_routed.rpx
Command: report_power -file circuit01_power_routed.rpt -pb circuit01_power_summary_routed.pb -rpx circuit01_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file circuit01_route_status.rpt -pb circuit01_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file circuit01_timing_summary_routed.rpt -pb circuit01_timing_summary_routed.pb -rpx circuit01_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file circuit01_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file circuit01_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file circuit01_bus_skew_routed.rpt -pb circuit01_bus_skew_routed.pb -rpx circuit01_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force circuit01.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./circuit01.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/V/VHDL-Projects/Labs/Year_03/circuit01_board/circuit01_board.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Feb 10 13:01:07 2020. For additional details about this file, please refer to the WebTalk help file at D:/V/Vivado-2019/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 104 Warnings, 100 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1952.801 ; gain = 431.047
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 13:01:08 2020...
