#include "coreir.h"
#include "cgralib.hpp"
#include "coreir-pass/passes.hpp"

using namespace CoreIR;

int main() {
  Context* c = newContext();

  Namespace* cgralib = CoreIRLoadLibrary_cgra(c);
 
  //Createing a pretty expansive example for caleb
  Args w16 = {{"width",c->argInt(16)}};
  
  Generator* PE = cgralib->getGenerator("PE");
  Generator* IO = cgralib->getGenerator("IO");
  Generator* Mem = cgralib->getGenerator("Mem");
  Module* Top = c->getGlobal()->newModuleDecl("Top",c->Any());
  ModuleDef* def = Top->newModuleDef();
    def->addInstance("io0",IO,w16,{{"mode",c->argString("i")}});
    def->addInstance("p0",PE,{{"width",c->argInt(16)},{"numin",c->argInt(2)}},{{"op",c->argString("add")}});
  Params MemGenParams = {{"width",AINT},{"depth",AINT}};
    def->addInstance("m0",Mem,{{"width",c->argInt(16)},{"depth",c->argInt(512)}},{{"mode",c->argString("o")}});
    def->addInstance("p1",PE,{{"width",c->argInt(16)},{"numin",c->argInt(2)}},{{"op",c->argString("mult")}});
    def->addInstance("io1",IO,w16,{{"mode",c->argString("o")}});
    
    def->wire("io0.out","p0.data.in.0");
    def->wire("io0.out","m0.write.data");
    def->wire("p0.data.out","m0.write.addr");
    def->wire("p0.bit.out","m0.write.en");
    def->wire("m0.write.full","p0.bit.in.0");

    def->wire("m0.read.data","io1.in");
    def->wire("m0.read.data","p1.data.in.0");
    def->wire("p1.data.out","m0.read.addr");
    def->wire("p1.bit.out","m0.read.en");
    def->wire("m0.read.empty","p1.bit.in.0");

  Top->setDef(def);
  
  Top->print();
  
  bool err = false;
 
  //Do typechecking
  typecheck(c,Top,&err);
  if(err) c->die();

  //Save to Json
  cout << "Saving 2 json" << endl;
  saveModule(Top,"mapped_memexample.json",&err);
  if(err) c->die();
  deleteContext(c);
  
  c = newContext();
  CoreIRLoadLibrary_cgra(c);
  Module* m = loadModule(c,"mapped_memexample.json",&err);
  if(err) c->die();
  
  //Do typechecking
  typecheck(c,m,&err);
  if(err) c->die();
  
  deleteContext(c);
  return 0;
}
