\hypertarget{group___a_d_c___peripheral___access___layer}{}\doxysection{ADC Peripheral Access Layer}
\label{group___a_d_c___peripheral___access___layer}\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
Collaboration diagram for ADC Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___a_d_c___register___masks}{ADC Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type}{ADC\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em ADC -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gad1b5275cc9fbdba08614fca93c5e30ef}{ADC\+\_\+\+SC1\+\_\+\+COUNT}}~16u
\begin{DoxyCompactList}\small\item\em ADC -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga2017fd646769acfc9ad3fab489690612}{ADC\+\_\+\+R\+\_\+\+COUNT}}~16u
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga2ef8fd71cc55a49d26442b33afccd6d4}{ADC\+\_\+\+CV\+\_\+\+COUNT}}~2u
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga4461adf358d1eb810b6ae170c5052823}{ADC\+\_\+a\+SC1\+\_\+\+COUNT}}~32u
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga27079677cc830a2a398830bbdd2383a8}{ADC\+\_\+a\+R\+\_\+\+COUNT}}~32u
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gaa099a8c9e68a5f4d2753def209f2e59a}{ADC\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(2u)
\begin{DoxyCompactList}\small\item\em Number of instances of the ADC module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{ADC0\+\_\+\+BASE}}~(0x4003\+B000u)
\begin{DoxyCompactList}\small\item\em Peripheral ADC0 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{ADC0}}~((\mbox{\hyperlink{struct_a_d_c___type}{ADC\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{ADC0\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral ADC0 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}}~(0x40027000u)
\begin{DoxyCompactList}\small\item\em Peripheral ADC1 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type}{ADC\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral ADC1 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gaf635223a5796d02fc2f731139925696d}{ADC\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{ADC0\+\_\+\+BASE}}, \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of ADC peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}{ADC\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{ADC0}}, \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of ADC peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gaf61035d9ec52f2f56792e159878255a1}{ADC\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the ADC module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0d850b5bb6409c8f545e7578ba3da3e6}{ADC\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the ADC module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga87c1a48633af604e5c7c6a64383398b9}{ADC\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb}{ADC0\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the ADC peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_a_d_c___type}{ADC\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gad14f87345d10ff9d531b7b1235f191e3}{ADC\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}\label{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC0@{ADC0}}
\index{ADC0@{ADC0}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC0}{ADC0}}
{\footnotesize\ttfamily \#define ADC0~((\mbox{\hyperlink{struct_a_d_c___type}{ADC\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{ADC0\+\_\+\+BASE}})}



Peripheral ADC0 base pointer. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}\label{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC0\_BASE@{ADC0\_BASE}}
\index{ADC0\_BASE@{ADC0\_BASE}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC0\_BASE}{ADC0\_BASE}}
{\footnotesize\ttfamily \#define ADC0\+\_\+\+BASE~(0x4003\+B000u)}



Peripheral ADC0 base address. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___a_d_c___peripheral___access___layer_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC1}{ADC1}}
{\footnotesize\ttfamily \#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type}{ADC\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Peripheral ADC1 base pointer. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga695c9a2f892363a1c942405c8d351b91}\label{group___a_d_c___peripheral___access___layer_ga695c9a2f892363a1c942405c8d351b91}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC1\_BASE}{ADC1\_BASE}}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+BASE~(0x40027000u)}



Peripheral ADC1 base address. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga27079677cc830a2a398830bbdd2383a8}\label{group___a_d_c___peripheral___access___layer_ga27079677cc830a2a398830bbdd2383a8}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_aR\_COUNT@{ADC\_aR\_COUNT}}
\index{ADC\_aR\_COUNT@{ADC\_aR\_COUNT}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_aR\_COUNT}{ADC\_aR\_COUNT}}
{\footnotesize\ttfamily \#define ADC\+\_\+a\+R\+\_\+\+COUNT~32u}

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga4461adf358d1eb810b6ae170c5052823}\label{group___a_d_c___peripheral___access___layer_ga4461adf358d1eb810b6ae170c5052823}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_aSC1\_COUNT@{ADC\_aSC1\_COUNT}}
\index{ADC\_aSC1\_COUNT@{ADC\_aSC1\_COUNT}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_aSC1\_COUNT}{ADC\_aSC1\_COUNT}}
{\footnotesize\ttfamily \#define ADC\+\_\+a\+SC1\+\_\+\+COUNT~32u}

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_gaf635223a5796d02fc2f731139925696d}\label{group___a_d_c___peripheral___access___layer_gaf635223a5796d02fc2f731139925696d}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_BASE\_ADDRS@{ADC\_BASE\_ADDRS}}
\index{ADC\_BASE\_ADDRS@{ADC\_BASE\_ADDRS}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_BASE\_ADDRS}{ADC\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{ADC0\+\_\+\+BASE}}, \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}} \}}



Array initializer of ADC peripheral base addresses. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}\label{group___a_d_c___peripheral___access___layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_BASE\_PTRS@{ADC\_BASE\_PTRS}}
\index{ADC\_BASE\_PTRS@{ADC\_BASE\_PTRS}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_BASE\_PTRS}{ADC\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{ADC0}}, \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}} \}}



Array initializer of ADC peripheral base pointers. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga2ef8fd71cc55a49d26442b33afccd6d4}\label{group___a_d_c___peripheral___access___layer_ga2ef8fd71cc55a49d26442b33afccd6d4}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_CV\_COUNT@{ADC\_CV\_COUNT}}
\index{ADC\_CV\_COUNT@{ADC\_CV\_COUNT}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_CV\_COUNT}{ADC\_CV\_COUNT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CV\+\_\+\+COUNT~2u}

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_gaa099a8c9e68a5f4d2753def209f2e59a}\label{group___a_d_c___peripheral___access___layer_gaa099a8c9e68a5f4d2753def209f2e59a}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_INSTANCE\_COUNT@{ADC\_INSTANCE\_COUNT}}
\index{ADC\_INSTANCE\_COUNT@{ADC\_INSTANCE\_COUNT}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_INSTANCE\_COUNT}{ADC\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+INSTANCE\+\_\+\+COUNT~(2u)}



Number of instances of the ADC module. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga87c1a48633af604e5c7c6a64383398b9}\label{group___a_d_c___peripheral___access___layer_ga87c1a48633af604e5c7c6a64383398b9}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_IRQS@{ADC\_IRQS}}
\index{ADC\_IRQS@{ADC\_IRQS}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_IRQS}{ADC\_IRQS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb}{ADC0\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} \}}



Interrupt vectors for the ADC peripheral type. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_gaf61035d9ec52f2f56792e159878255a1}\label{group___a_d_c___peripheral___access___layer_gaf61035d9ec52f2f56792e159878255a1}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_IRQS\_ARR\_COUNT@{ADC\_IRQS\_ARR\_COUNT}}
\index{ADC\_IRQS\_ARR\_COUNT@{ADC\_IRQS\_ARR\_COUNT}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_IRQS\_ARR\_COUNT}{ADC\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the ADC module. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga0d850b5bb6409c8f545e7578ba3da3e6}\label{group___a_d_c___peripheral___access___layer_ga0d850b5bb6409c8f545e7578ba3da3e6}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_IRQS\_CH\_COUNT@{ADC\_IRQS\_CH\_COUNT}}
\index{ADC\_IRQS\_CH\_COUNT@{ADC\_IRQS\_CH\_COUNT}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_IRQS\_CH\_COUNT}{ADC\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the ADC module. 

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga2017fd646769acfc9ad3fab489690612}\label{group___a_d_c___peripheral___access___layer_ga2017fd646769acfc9ad3fab489690612}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_R\_COUNT@{ADC\_R\_COUNT}}
\index{ADC\_R\_COUNT@{ADC\_R\_COUNT}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_R\_COUNT}{ADC\_R\_COUNT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+R\+\_\+\+COUNT~16u}

\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_gad1b5275cc9fbdba08614fca93c5e30ef}\label{group___a_d_c___peripheral___access___layer_gad1b5275cc9fbdba08614fca93c5e30ef}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_SC1\_COUNT@{ADC\_SC1\_COUNT}}
\index{ADC\_SC1\_COUNT@{ADC\_SC1\_COUNT}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_COUNT}{ADC\_SC1\_COUNT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+COUNT~16u}



ADC -\/ Size of Registers Arrays. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_gad14f87345d10ff9d531b7b1235f191e3}\label{group___a_d_c___peripheral___access___layer_gad14f87345d10ff9d531b7b1235f191e3}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_MemMapPtr@{ADC\_MemMapPtr}}
\index{ADC\_MemMapPtr@{ADC\_MemMapPtr}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADC\_MemMapPtr}{ADC\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_a_d_c___type}{ADC\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gad14f87345d10ff9d531b7b1235f191e3}{ADC\+\_\+\+Mem\+Map\+Ptr}}}

