#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Nov 24 21:08:55 2025
# Process ID         : 12992
# Current directory  : C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21220 C:\Users\dhanu\Desktop\Major_project\Final_codes\Sorting_modules\Insertion_Sort\Insertion_Sort.xpr
# Log file           : C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/vivado.log
# Journal file       : C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort\vivado.jou
# Running On         : Dhanush
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16745 MB
# Swap memory        : 1073 MB
# Total Virtual      : 17819 MB
# Available Virtual  : 7138 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'insertion_sort'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'insertion_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj insertion_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insertion_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot insertion_sort_behav xil_defaultlib.insertion_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot insertion_sort_behav xil_defaultlib.insertion_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insertion_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot insertion_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "insertion_sort_behav -key {Behavioral:sim_1:Functional:insertion_sort} -tclbatch {insertion_sort.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source insertion_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'insertion_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1247.637 ; gain = 17.305
restart
INFO: [Wavedata 42-604] Simulation restarted
add_force {/insertion_sort/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/insertion_sort/rst} -radix hex {1 0ns}
add_force {/insertion_sort/data_valid} -radix hex {0 0ns}
add_force {/insertion_sort/data_in} -radix hex {0001020304050607 0ns}
run 20ns
add_force {/insertion_sort/rst} -radix hex {0 0ns}
run 10ns
add_force {/insertion_sort/data_valid} -radix hex {1 0ns}
run 20ns
run 500ns
run 500ns
add_force {/insertion_sort/data_in} -radix hex {0706050403020100 0ns}
add_force {/insertion_sort/data_valid} -radix hex {0 0ns}
run 20ns
add_force {/insertion_sort/data_valid} -radix hex {1 0ns}
run 20ns
run 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 21:36:59 2025...
