INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
