// Seed: 475349131
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    output wor id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    input tri id_11,
    input tri id_12,
    input tri0 id_13,
    input tri1 id_14
    , id_16
);
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd68,
    parameter id_9 = 32'd67
) (
    output supply0 id_0,
    output uwire id_1,
    output tri _id_2,
    input tri id_3,
    input supply1 id_4
    , id_11,
    input wire id_5,
    input wire id_6,
    output uwire id_7,
    input uwire id_8,
    output wor _id_9
);
  wire id_12[id_2 : id_9], id_13;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_7,
      id_6,
      id_5,
      id_7,
      id_7,
      id_8,
      id_5,
      id_8,
      id_8,
      id_5,
      id_3,
      id_3
  );
  assign modCall_1.id_10 = 0;
endmodule
