#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Jun 28 18:08:58 2017
# Process ID: 11531
# Current directory: /home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/impl_1
# Command line: vivado -log design_for_gpio_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_for_gpio_wrapper.tcl -notrace
# Log file: /home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/impl_1/design_for_gpio_wrapper.vdi
# Journal file: /home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_for_gpio_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2016.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc]
WARNING: [Vivado 12-584] No ports matched 'pad[3]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[2]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[1]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[0]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[7]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[6]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[5]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[4]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[7]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[6]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[5]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[4]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[3]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[2]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[1]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[0]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.512 ; gain = 309.773 ; free physical = 513 ; free virtual = 5516
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1343.543 ; gain = 65.020 ; free physical = 506 ; free virtual = 5510
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 13a556db9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1497d2804

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1736.035 ; gain = 0.000 ; free physical = 148 ; free virtual = 5114

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 375 cells.
Phase 2 Constant Propagation | Checksum: 11a7cfb8c

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1736.035 ; gain = 0.000 ; free physical = 148 ; free virtual = 5114

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 648 unconnected nets.
INFO: [Opt 31-11] Eliminated 520 unconnected cells.
Phase 3 Sweep | Checksum: d8b00ed5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1736.035 ; gain = 0.000 ; free physical = 147 ; free virtual = 5113

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1736.035 ; gain = 0.000 ; free physical = 147 ; free virtual = 5113
Ending Logic Optimization Task | Checksum: d8b00ed5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1736.035 ; gain = 0.000 ; free physical = 147 ; free virtual = 5113

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d8b00ed5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1736.035 ; gain = 0.000 ; free physical = 147 ; free virtual = 5113
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1736.035 ; gain = 457.512 ; free physical = 147 ; free virtual = 5113
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1768.051 ; gain = 0.000 ; free physical = 145 ; free virtual = 5113
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/impl_1/design_for_gpio_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1800.066 ; gain = 0.000 ; free physical = 162 ; free virtual = 5133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.066 ; gain = 0.000 ; free physical = 161 ; free virtual = 5133

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 33b18f91

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1800.066 ; gain = 0.000 ; free physical = 161 ; free virtual = 5133
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 33b18f91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1816.074 ; gain = 16.008 ; free physical = 139 ; free virtual = 5117

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 33b18f91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1816.074 ; gain = 16.008 ; free physical = 139 ; free virtual = 5117

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 6483ceab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1816.074 ; gain = 16.008 ; free physical = 139 ; free virtual = 5117
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f02a32b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1816.074 ; gain = 16.008 ; free physical = 139 ; free virtual = 5117

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1905ff65f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1816.074 ; gain = 16.008 ; free physical = 137 ; free virtual = 5117
Phase 1.2.1 Place Init Design | Checksum: d1917b4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1822.094 ; gain = 22.027 ; free physical = 125 ; free virtual = 5107
Phase 1.2 Build Placer Netlist Model | Checksum: d1917b4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1822.094 ; gain = 22.027 ; free physical = 125 ; free virtual = 5107

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: d1917b4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1822.094 ; gain = 22.027 ; free physical = 125 ; free virtual = 5107
Phase 1 Placer Initialization | Checksum: d1917b4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1822.094 ; gain = 22.027 ; free physical = 125 ; free virtual = 5107

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 199e3c344

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 149 ; free virtual = 5091

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199e3c344

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 148 ; free virtual = 5090

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a676b63e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 149 ; free virtual = 5092

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c1cbf9b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 159 ; free virtual = 5102

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: c1cbf9b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 153 ; free virtual = 5096

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19883eeea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 152 ; free virtual = 5095

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19883eeea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 152 ; free virtual = 5095

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: e4dd874b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 144 ; free virtual = 5092

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 156b9467d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 152 ; free virtual = 5092

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 156b9467d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 151 ; free virtual = 5092

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 156b9467d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 151 ; free virtual = 5091
Phase 3 Detail Placement | Checksum: 156b9467d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 151 ; free virtual = 5091

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1be87ecc0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5090

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.716. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 2172402ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5090
Phase 4.1 Post Commit Optimization | Checksum: 2172402ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5090

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2172402ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5091

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2172402ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5091

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 2172402ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5091

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2b64552ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5091
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b64552ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5091
Ending Placer Task | Checksum: 1cdd7e7d0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5092
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 19 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 78.055 ; free physical = 150 ; free virtual = 5092
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 146 ; free virtual = 5092
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 154 ; free virtual = 5086
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 160 ; free virtual = 5088
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 168 ; free virtual = 5087
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f3256686 ConstDB: 0 ShapeSum: dab2814a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 52135853

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 128 ; free virtual = 5028

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 52135853

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 127 ; free virtual = 5027

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 52135853

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 107 ; free virtual = 5005

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 52135853

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 107 ; free virtual = 5005
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c1c2e79f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.928  | TNS=0.000  | WHS=-0.143 | THS=-17.713|

Phase 2 Router Initialization | Checksum: 1d015eb43

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15eba4ee6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 168ef579e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23003e8a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995
Phase 4 Rip-up And Reroute | Checksum: 23003e8a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 248448084

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 248448084

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 248448084

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995
Phase 5 Delay and Skew Optimization | Checksum: 248448084

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21c01f504

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.000  | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26b1b970d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995
Phase 6 Post Hold Fix | Checksum: 26b1b970d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.61219 %
  Global Horizontal Routing Utilization  = 0.935202 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a0407a59

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 120 ; free virtual = 4995

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a0407a59

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 118 ; free virtual = 4993

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fea4e64d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 118 ; free virtual = 4993

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.000  | TNS=0.000  | WHS=0.077  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fea4e64d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 118 ; free virtual = 4993
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 118 ; free virtual = 4993

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 20 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 118 ; free virtual = 4993
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1878.121 ; gain = 0.000 ; free physical = 113 ; free virtual = 4993
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/impl_1/design_for_gpio_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 18:09:44 2017...
