<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SVE_HPC_SysReg-->
  <register_group name="Memory">
    <gui_name language="en">Memory</gui_name>
    <description language="en">Memory</description>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-tcr_el1.html" name="TCR_EL1" size="8">
      <gui_name language="en">Translation Control Register (EL1)</gui_name>
      <description language="en">The control register for stage 1 of the EL1&amp;0 translation regime.</description>
      <bitField enumerationId="TCR_EL1_NFD1" name="NFD1">
        <gui_name language="en">NFD1</gui_name>
        <description language="en">Present only if  is implemented.</description>
        <definition>[54]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_NFD0" name="NFD0">
        <gui_name language="en">NFD0</gui_name>
        <description language="en">Present only if  is implemented.</description>
        <definition>[53]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HWU162" name="HWU162">
        <gui_name language="en">HWU162</gui_name>
        <description language="en">Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[62] of the stage 1 translation table Block or Page entry for translations using TTBR1_EL1.</description>
        <definition>[50]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HWU161" name="HWU161">
        <gui_name language="en">HWU161</gui_name>
        <description language="en">Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[61] of the stage 1 translation table Block or Page entry for translations using TTBR1_EL1.</description>
        <definition>[49]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HWU160" name="HWU160">
        <gui_name language="en">HWU160</gui_name>
        <description language="en">Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[60] of the stage 1 translation table Block or Page entry for translations using TTBR1_EL1.</description>
        <definition>[48]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HWU159" name="HWU159">
        <gui_name language="en">HWU159</gui_name>
        <description language="en">Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[59] of the stage 1 translation table Block or Page entry for translations using TTBR1_EL1.</description>
        <definition>[47]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HWU062" name="HWU062">
        <gui_name language="en">HWU062</gui_name>
        <description language="en">Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[62] of the stage 1 translation table Block or Page entry for translations using TTBR0_EL1.</description>
        <definition>[46]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HWU061" name="HWU061">
        <gui_name language="en">HWU061</gui_name>
        <description language="en">Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[61] of the stage 1 translation table Block or Page entry for translations using TTBR0_EL1.</description>
        <definition>[45]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HWU060" name="HWU060">
        <gui_name language="en">HWU060</gui_name>
        <description language="en">Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[60] of the stage 1 translation table Block or Page entry for translations using TTBR0_EL1.</description>
        <definition>[44]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HWU059" name="HWU059">
        <gui_name language="en">HWU059</gui_name>
        <description language="en">Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[59] of the stage 1 translation table Block or Page entry for translations using TTBR0_EL1.</description>
        <definition>[43]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HPD1" name="HPD1">
        <gui_name language="en">HPD1</gui_name>
        <description language="en">Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR1_EL1.</description>
        <definition>[42]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HPD0" name="HPD0">
        <gui_name language="en">HPD0</gui_name>
        <description language="en">Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR0_EL1.</description>
        <definition>[41]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HD" name="HD">
        <gui_name language="en">HD</gui_name>
        <description language="en">Hardware management of dirty state in stage 1 translations from EL0 and EL1.</description>
        <definition>[40]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HA" name="HA">
        <gui_name language="en">HA</gui_name>
        <description language="en">Hardware Access flag update in stage 1 translations from EL0 and EL1.</description>
        <definition>[39]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_TBI1" name="TBI1">
        <gui_name language="en">TBI1</gui_name>
        <description language="en">Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR1_EL1 region, or ignored and used for tagged addresses.</description>
        <definition>[38]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_TBI0" name="TBI0">
        <gui_name language="en">TBI0</gui_name>
        <description language="en">Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR0_EL1 region, or ignored and used for tagged addresses.</description>
        <definition>[37]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_AS" name="AS">
        <gui_name language="en">AS</gui_name>
        <description language="en">ASID Size.</description>
        <definition>[36]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_IPS" name="IPS">
        <gui_name language="en">IPS</gui_name>
        <description language="en">Intermediate Physical Address Size.</description>
        <definition>[34:32]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_TG1" name="TG1">
        <gui_name language="en">TG1</gui_name>
        <description language="en">Granule size for the TTBR1_EL1.</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_SH1" name="SH1">
        <gui_name language="en">SH1</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR1_EL1.</description>
        <definition>[29:28]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_ORGN1" name="ORGN1">
        <gui_name language="en">ORGN1</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR1_EL1.</description>
        <definition>[27:26]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_IRGN1" name="IRGN1">
        <gui_name language="en">IRGN1</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR1_EL1.</description>
        <definition>[25:24]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_EPD1" name="EPD1">
        <gui_name language="en">EPD1</gui_name>
        <description language="en">Translation table walk disable for translations using TTBR1_EL1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1_EL1.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_A1" name="A1">
        <gui_name language="en">A1</gui_name>
        <description language="en">Selects whether TTBR0_EL1 or TTBR1_EL1 defines the ASID.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField name="T1SZ">
        <gui_name language="en">T1SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR1_EL1. The region size is 2^(64-T1SZ) bytes.</description>
        <definition>[21:16]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the TTBR0_EL1.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR0_EL1.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL1.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL1.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_EPD0" name="EPD0">
        <gui_name language="en">EPD0</gui_name>
        <description language="en">Translation table walk disable for translations using TTBR0_EL1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR0_EL1.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR0_EL1. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-tcr_el2.html" name="TCR_EL2" size="8">
      <gui_name language="en">Translation Control Register (EL2)</gui_name>
      <description language="en">The control register for stage 1 of the EL2, or EL2&amp;0, translation regime...</description>
      <bitField enumerationId="TCR_EL2_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the TTBR0_EL2.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR0_EL2. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="TCR_EL1_NFD1">
    <tcf:enumItem description="Perform translation table walks using TTBR1_EL1." name="Perform_translation_table_walks_using_TTBR1_EL1" number="0"/>
    <tcf:enumItem description="A TLB miss on an address that is translated using TTBR1_EL1 due to an SVE non-fault access generates a Translation fault. No translation table walk is performed." name="A_TLB_miss_on_an_address_that_is_translated_using_TTBR1_EL1_due_to_an_SVE_non_fault_access_generates_a_Translation_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_NFD0">
    <tcf:enumItem description="Perform translation table walks using TTBR0_EL1." name="Perform_translation_table_walks_using_TTBR0_EL1" number="0"/>
    <tcf:enumItem description="A TLB miss on an address that is translated using TTBR0_EL1 due to an SVE non-fault access generates a Translation fault. No translation table walk is performed." name="A_TLB_miss_on_an_address_that_is_translated_using_TTBR0_EL1_due_to_an_SVE_non_fault_access_generates_a_Translation_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HWU162">
    <tcf:enumItem description="For translations using TTBR1_EL1, bit[62] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose." name="For_translations_using_TTBR1_EL1_bit_62_of_each_stage_1_translation_table_Block_or_Page_entry_cannot_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose" number="0"/>
    <tcf:enumItem description="For translations using TTBR1_EL1, bit[62] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL1.HPD1 is 1." name="For_translations_using_TTBR1_EL1_bit_62_of_each_stage_1_translation_table_Block_or_Page_entry_can_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose_if_the_value_of_TCR_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HWU161">
    <tcf:enumItem description="For translations using TTBR1_EL1, bit[61] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose." name="For_translations_using_TTBR1_EL1_bit_61_of_each_stage_1_translation_table_Block_or_Page_entry_cannot_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose" number="0"/>
    <tcf:enumItem description="For translations using TTBR1_EL1, bit[61] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL1.HPD1 is 1." name="For_translations_using_TTBR1_EL1_bit_61_of_each_stage_1_translation_table_Block_or_Page_entry_can_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose_if_the_value_of_TCR_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HWU160">
    <tcf:enumItem description="For translations using TTBR1_EL1, bit[60] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose." name="For_translations_using_TTBR1_EL1_bit_60_of_each_stage_1_translation_table_Block_or_Page_entry_cannot_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose" number="0"/>
    <tcf:enumItem description="For translations using TTBR1_EL1, bit[60] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL1.HPD1 is 1." name="For_translations_using_TTBR1_EL1_bit_60_of_each_stage_1_translation_table_Block_or_Page_entry_can_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose_if_the_value_of_TCR_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HWU159">
    <tcf:enumItem description="For translations using TTBR1_EL1, bit[59] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose." name="For_translations_using_TTBR1_EL1_bit_59_of_each_stage_1_translation_table_Block_or_Page_entry_cannot_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose" number="0"/>
    <tcf:enumItem description="For translations using TTBR1_EL1, bit[59] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL1.HPD1 is 1." name="For_translations_using_TTBR1_EL1_bit_59_of_each_stage_1_translation_table_Block_or_Page_entry_can_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose_if_the_value_of_TCR_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HWU062">
    <tcf:enumItem description="For translations using TTBR0_EL1, bit[62] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose." name="For_translations_using_TTBR0_EL1_bit_62_of_each_stage_1_translation_table_Block_or_Page_entry_cannot_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose" number="0"/>
    <tcf:enumItem description="For translations using TTBR0_EL1, bit[62] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL1.HPD0 is 1." name="For_translations_using_TTBR0_EL1_bit_62_of_each_stage_1_translation_table_Block_or_Page_entry_can_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose_if_the_value_of_TCR_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HWU061">
    <tcf:enumItem description="For translations using TTBR0_EL1, bit[61] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose." name="For_translations_using_TTBR0_EL1_bit_61_of_each_stage_1_translation_table_Block_or_Page_entry_cannot_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose" number="0"/>
    <tcf:enumItem description="For translations using TTBR0_EL1, bit[61] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL1.HPD0 is 1." name="For_translations_using_TTBR0_EL1_bit_61_of_each_stage_1_translation_table_Block_or_Page_entry_can_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose_if_the_value_of_TCR_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HWU060">
    <tcf:enumItem description="For translations using TTBR0_EL1, bit[60] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose." name="For_translations_using_TTBR0_EL1_bit_60_of_each_stage_1_translation_table_Block_or_Page_entry_cannot_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose" number="0"/>
    <tcf:enumItem description="For translations using TTBR0_EL1, bit[60] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL1.HPD0 is 1." name="For_translations_using_TTBR0_EL1_bit_60_of_each_stage_1_translation_table_Block_or_Page_entry_can_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose_if_the_value_of_TCR_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HWU059">
    <tcf:enumItem description="For translations using TTBR0_EL1, bit[59] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose." name="For_translations_using_TTBR0_EL1_bit_59_of_each_stage_1_translation_table_Block_or_Page_entry_cannot_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose" number="0"/>
    <tcf:enumItem description="For translations using TTBR0_EL1, bit[59] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL1.HPD0 is 1." name="For_translations_using_TTBR0_EL1_bit_59_of_each_stage_1_translation_table_Block_or_Page_entry_can_be_used_by_hardware_for_an_IMPLEMENTATION_DEFINED_purpose_if_the_value_of_TCR_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HPD1">
    <tcf:enumItem description="Hierarchical permissions are enabled." name="Hierarchical_permissions_are_enabled" number="0"/>
    <tcf:enumItem description="Hierarchical permissions are disabled." name="Hierarchical_permissions_are_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HPD0">
    <tcf:enumItem description="Hierarchical permissions are enabled." name="Hierarchical_permissions_are_enabled" number="0"/>
    <tcf:enumItem description="Hierarchical permissions are disabled." name="Hierarchical_permissions_are_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HD">
    <tcf:enumItem description="Stage 1 hardware management of dirty state disabled." name="Stage_1_hardware_management_of_dirty_state_disabled" number="0"/>
    <tcf:enumItem description="Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1." name="Stage_1_hardware_management_of_dirty_state_enabled_only_if_the_HA_bit_is_also_set_to_1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HA">
    <tcf:enumItem description="Stage 1 Access flag update disabled." name="Stage_1_Access_flag_update_disabled" number="0"/>
    <tcf:enumItem description="Stage 1 Access flag update enabled." name="Stage_1_Access_flag_update_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_TBI1">
    <tcf:enumItem description="Top Byte used in the address calculation." name="Top_Byte_used_in_the_address_calculation" number="0"/>
    <tcf:enumItem description="Top Byte ignored in the address calculation." name="Top_Byte_ignored_in_the_address_calculation" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_TBI0">
    <tcf:enumItem description="Top Byte used in the address calculation." name="Top_Byte_used_in_the_address_calculation" number="0"/>
    <tcf:enumItem description="Top Byte ignored in the address calculation." name="Top_Byte_ignored_in_the_address_calculation" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_AS">
    <tcf:enumItem description="8 bit - the upper 8 bits of TTBR0_EL1 and TTBR1_EL1 are ignored by hardware for every purpose except reading back the register, and are treated as if they are all zeros for when used for allocation and matching entries in the TLB." name="_8_bit_the_upper_8_bits_of_TTBR0_EL1_and_TTBR1_EL1_are_ignored_by_hardware_for_every_purpose_except_reading_back_the_register_and_are_treated_as_if_they_are_all_zeros_for_when_used_for_allocation_and_matching_entries_in_the_TLB" number="0"/>
    <tcf:enumItem description="16 bit - the upper 16 bits of TTBR0_EL1 and TTBR1_EL1 are used for allocation and matching in the TLB." name="_16_bit_the_upper_16_bits_of_TTBR0_EL1_and_TTBR1_EL1_are_used_for_allocation_and_matching_in_the_TLB" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_IPS">
    <tcf:enumItem description="32 bits, 4GB." name="_32_bits_4GB" number="0"/>
    <tcf:enumItem description="36 bits, 64GB." name="_36_bits_64GB" number="1"/>
    <tcf:enumItem description="40 bits, 1TB." name="_40_bits_1TB" number="2"/>
    <tcf:enumItem description="42 bits, 4TB." name="_42_bits_4TB" number="3"/>
    <tcf:enumItem description="44 bits, 16TB." name="_44_bits_16TB" number="4"/>
    <tcf:enumItem description="48 bits, 256TB." name="_48_bits_256TB" number="5"/>
    <tcf:enumItem description="52 bits, 4PB" name="_52_bits_4PB" number="6"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_TG1">
    <tcf:enumItem description="16KB" name="_16KB" number="1"/>
    <tcf:enumItem description="4KB" name="_4KB" number="2"/>
    <tcf:enumItem description="64KB" name="_64KB" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_SH1">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_ORGN1">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_IRGN1">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_EPD1">
    <tcf:enumItem description="Perform translation table walks using TTBR1_EL1." name="Perform_translation_table_walks_using_TTBR1_EL1" number="0"/>
    <tcf:enumItem description="A TLB miss on an address that is translated using TTBR1_EL1 generates a Translation fault. No translation table walk is performed." name="A_TLB_miss_on_an_address_that_is_translated_using_TTBR1_EL1_generates_a_Translation_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_A1">
    <tcf:enumItem description="TTBR0_EL1.ASID defines the ASID." name="TTBR0_EL1" number="0"/>
    <tcf:enumItem description="TTBR1_EL1.ASID defines the ASID." name="TTBR1_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_EPD0">
    <tcf:enumItem description="Perform translation table walks using TTBR0_EL1." name="Perform_translation_table_walks_using_TTBR0_EL1" number="0"/>
    <tcf:enumItem description="A TLB miss on an address that is translated using TTBR0_EL1 generates a Translation fault. No translation table walk is performed." name="A_TLB_miss_on_an_address_that_is_translated_using_TTBR0_EL1_generates_a_Translation_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
</register_list>
