// Seed: 1543291505
module module_0 (
    input  tri0  id_0,
    output wire  id_1,
    input  wor   id_2,
    output tri0  id_3,
    output tri1  id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  uwire id_7,
    output wire  id_8,
    input  wire  id_9,
    input  tri1  id_10
);
  wire id_12;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output tri1  id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri1  id_7
);
  tri id_9 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_9,
      id_4,
      id_3,
      id_6,
      id_6,
      id_0,
      id_2,
      id_9
  );
endmodule
