#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct  8 12:02:22 2024
# Process ID: 1209851
# Current directory: /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/ip_repo/generator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sampath/1TBhdd/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_generator_0_0/design_1_generator_0_0.dcp' for cell 'design_1_i/generator_0'
INFO: [Project 1-454] Reading design checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_packer_0_0/design_1_packer_0_0.dcp' for cell 'design_1_i/packer_0'
INFO: [Project 1-454] Reading design checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_reducer_0_0/design_1_reducer_0_0.dcp' for cell 'design_1_i/reducer_0'
INFO: [Project 1-454] Reading design checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2400.922 ; gain = 0.000 ; free physical = 1379 ; free virtual = 18646
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3034.262 ; gain = 482.234 ; free physical = 912 ; free virtual = 18212
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_in1_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_in1_0]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dataout_0[3]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dataout_0[2]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dataout_0[1]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dataout_0[0]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lastout_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'validout_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_in1_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resetn_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dataout_0[3]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dataout_0[2]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dataout_0[1]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dataout_0[0]'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lastout_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'validout_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_in1_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.srcs/constrs_1/new/packer.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.262 ; gain = 0.000 ; free physical = 910 ; free virtual = 18211
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

20 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3034.262 ; gain = 1392.348 ; free physical = 910 ; free virtual = 18211
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3106.297 ; gain = 64.031 ; free physical = 888 ; free virtual = 18195

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ffa1b0cd

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3106.297 ; gain = 0.000 ; free physical = 886 ; free virtual = 18193

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "29edbd6bce9ce5c3".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3275.961 ; gain = 0.000 ; free physical = 1376 ; free virtual = 18112
Phase 1 Generate And Synthesize Debug Cores | Checksum: 13b0e562d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 3275.961 ; gain = 31.867 ; free physical = 1376 ; free virtual = 18112

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 70 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 138665a4d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3275.961 ; gain = 31.867 ; free physical = 1377 ; free virtual = 18114
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e822bf80

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3275.961 ; gain = 31.867 ; free physical = 1377 ; free virtual = 18114
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1be4daa2a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3275.961 ; gain = 31.867 ; free physical = 1377 ; free virtual = 18114
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 1289 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 1be4daa2a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3275.961 ; gain = 31.867 ; free physical = 1377 ; free virtual = 18114
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1be4daa2a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3275.961 ; gain = 31.867 ; free physical = 1377 ; free virtual = 18114
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1be4daa2a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3275.961 ; gain = 31.867 ; free physical = 1376 ; free virtual = 18114
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              17  |                                            102  |
|  Constant propagation         |               0  |              16  |                                             85  |
|  Sweep                        |               0  |              46  |                                           1289  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             95  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3275.961 ; gain = 0.000 ; free physical = 1376 ; free virtual = 18114
Ending Logic Optimization Task | Checksum: 187bde1f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3275.961 ; gain = 31.867 ; free physical = 1376 ; free virtual = 18114

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.471 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 10adeb610

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 520 ; free virtual = 17149
Ending Power Optimization Task | Checksum: 10adeb610

Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 4761.707 ; gain = 1485.746 ; free physical = 538 ; free virtual = 17167

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10adeb610

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 539 ; free virtual = 17167

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 539 ; free virtual = 17167
Ending Netlist Obfuscation Task | Checksum: 19da8f19b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 539 ; free virtual = 17167
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 4761.707 ; gain = 1727.445 ; free physical = 539 ; free virtual = 17167
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 538 ; free virtual = 17168
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 537 ; free virtual = 17169
INFO: [Common 17-1381] The checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 508 ; free virtual = 17153
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7f884b7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 508 ; free virtual = 17153
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 507 ; free virtual = 17152

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1623dd032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 499 ; free virtual = 17144

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 218ace8e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 17138

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 218ace8e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 17138
Phase 1 Placer Initialization | Checksum: 218ace8e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 17137

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e2773c4b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 402 ; free virtual = 17050

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 101 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 0 new cell, deleted 44 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 371 ; free virtual = 17032

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             44  |                    44  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             44  |                    44  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 10b4b8046

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 370 ; free virtual = 17032
Phase 2.2 Global Placement Core | Checksum: ed70fa73

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 367 ; free virtual = 17030
Phase 2 Global Placement | Checksum: ed70fa73

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 370 ; free virtual = 17033

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15886e8ea

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 371 ; free virtual = 17034

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d510b29c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 368 ; free virtual = 17032

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d3c0d183

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 365 ; free virtual = 17029

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 17d5ec171

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 355 ; free virtual = 17018

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1b2f90ca2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 353 ; free virtual = 17017

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 221f1b39b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:10 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 326 ; free virtual = 16989

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 16ccdc6a5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 351 ; free virtual = 17015
Phase 3.4 Small Shape DP | Checksum: 16ccdc6a5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 351 ; free virtual = 17015

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1e699e828

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 349 ; free virtual = 17014

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 217a5e10e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 349 ; free virtual = 17014
Phase 3 Detail Placement | Checksum: 217a5e10e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 349 ; free virtual = 17014

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 218c9f111

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 218c9f111

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 346 ; free virtual = 17012
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.029. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1784aac94

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 347 ; free virtual = 17013
Phase 4.1 Post Commit Optimization | Checksum: 1784aac94

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 347 ; free virtual = 17013

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1784aac94

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 365 ; free virtual = 17031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 327 ; free virtual = 16985

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 194f093fc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 324 ; free virtual = 16982

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 324 ; free virtual = 16982
Phase 4.4 Final Placement Cleanup | Checksum: 125900bdc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 324 ; free virtual = 16982
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 125900bdc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 324 ; free virtual = 16982
Ending Placer Task | Checksum: 114061649

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 324 ; free virtual = 16982
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 437 ; free virtual = 17095
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 437 ; free virtual = 17095
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 425 ; free virtual = 17091
INFO: [Common 17-1381] The checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 388 ; free virtual = 17051
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 425 ; free virtual = 17089
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 396 ; free virtual = 17059
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4761.707 ; gain = 0.000 ; free physical = 379 ; free virtual = 17051
INFO: [Common 17-1381] The checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b348666b ConstDB: 0 ShapeSum: 4417c876 RouteDB: 1ca5e768

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 130217392

Time (s): cpu = 00:02:23 ; elapsed = 00:02:07 . Memory (MB): peak = 5001.281 ; gain = 239.574 ; free physical = 603 ; free virtual = 16723
Post Restoration Checksum: NetGraph: 74887bad NumContArr: 9164dd94 Constraints: ffd92a18 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 205c68359

Time (s): cpu = 00:02:23 ; elapsed = 00:02:07 . Memory (MB): peak = 5001.281 ; gain = 239.574 ; free physical = 608 ; free virtual = 16729

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 205c68359

Time (s): cpu = 00:02:23 ; elapsed = 00:02:07 . Memory (MB): peak = 5034.074 ; gain = 272.367 ; free physical = 529 ; free virtual = 16650

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 205c68359

Time (s): cpu = 00:02:23 ; elapsed = 00:02:07 . Memory (MB): peak = 5034.074 ; gain = 272.367 ; free physical = 529 ; free virtual = 16650

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 198e45d94

Time (s): cpu = 00:02:25 ; elapsed = 00:02:09 . Memory (MB): peak = 5096.316 ; gain = 334.609 ; free physical = 509 ; free virtual = 16633

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 317daa1bd

Time (s): cpu = 00:02:27 ; elapsed = 00:02:10 . Memory (MB): peak = 5096.316 ; gain = 334.609 ; free physical = 507 ; free virtual = 16633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.067  | TNS=0.000  | WHS=-0.074 | THS=-8.338 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 31edca650

Time (s): cpu = 00:02:29 ; elapsed = 00:02:11 . Memory (MB): peak = 5096.316 ; gain = 334.609 ; free physical = 497 ; free virtual = 16624
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.067  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2db9c30ae

Time (s): cpu = 00:02:29 ; elapsed = 00:02:11 . Memory (MB): peak = 5096.316 ; gain = 334.609 ; free physical = 497 ; free virtual = 16624
Phase 2 Router Initialization | Checksum: 2dca9670d

Time (s): cpu = 00:02:29 ; elapsed = 00:02:11 . Memory (MB): peak = 5096.316 ; gain = 334.609 ; free physical = 497 ; free virtual = 16624

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.72218e-05 %
  Global Horizontal Routing Utilization  = 0.000237793 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3775
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3319
  Number of Partially Routed Nets     = 456
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f6c69472

Time (s): cpu = 00:02:34 ; elapsed = 00:02:13 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 483 ; free virtual = 16616

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 679
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.486  | TNS=0.000  | WHS=-0.004 | THS=-0.006 |

Phase 4.1 Global Iteration 0 | Checksum: 21a0ebb82

Time (s): cpu = 00:02:38 ; elapsed = 00:02:15 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 484 ; free virtual = 16619

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.486  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2daf1dbba

Time (s): cpu = 00:02:38 ; elapsed = 00:02:15 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 484 ; free virtual = 16620
Phase 4 Rip-up And Reroute | Checksum: 2daf1dbba

Time (s): cpu = 00:02:38 ; elapsed = 00:02:15 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 484 ; free virtual = 16620

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 317b5f934

Time (s): cpu = 00:02:39 ; elapsed = 00:02:15 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 492 ; free virtual = 16627
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.486  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 3389e415f

Time (s): cpu = 00:02:39 ; elapsed = 00:02:15 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 492 ; free virtual = 16627

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3389e415f

Time (s): cpu = 00:02:39 ; elapsed = 00:02:15 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 492 ; free virtual = 16627
Phase 5 Delay and Skew Optimization | Checksum: 3389e415f

Time (s): cpu = 00:02:39 ; elapsed = 00:02:15 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 492 ; free virtual = 16627

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c5137620

Time (s): cpu = 00:02:40 ; elapsed = 00:02:16 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 488 ; free virtual = 16623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.486  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 380e2278d

Time (s): cpu = 00:02:40 ; elapsed = 00:02:16 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 488 ; free virtual = 16623
Phase 6 Post Hold Fix | Checksum: 380e2278d

Time (s): cpu = 00:02:40 ; elapsed = 00:02:16 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 488 ; free virtual = 16623

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0502328 %
  Global Horizontal Routing Utilization  = 0.080427 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2f2d4bf8a

Time (s): cpu = 00:02:41 ; elapsed = 00:02:16 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 487 ; free virtual = 16625

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2f2d4bf8a

Time (s): cpu = 00:02:41 ; elapsed = 00:02:16 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 485 ; free virtual = 16623

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2f2d4bf8a

Time (s): cpu = 00:02:41 ; elapsed = 00:02:16 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 483 ; free virtual = 16622

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.486  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2f2d4bf8a

Time (s): cpu = 00:02:41 ; elapsed = 00:02:16 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 488 ; free virtual = 16626
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:41 ; elapsed = 00:02:16 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 592 ; free virtual = 16731

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:45 ; elapsed = 00:02:19 . Memory (MB): peak = 5100.613 ; gain = 338.906 ; free physical = 592 ; free virtual = 16731
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5100.613 ; gain = 0.000 ; free physical = 592 ; free virtual = 16731
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5100.613 ; gain = 0.000 ; free physical = 583 ; free virtual = 16730
INFO: [Common 17-1381] The checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
134 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5188.656 ; gain = 0.000 ; free physical = 541 ; free virtual = 16718
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 12:07:50 2024...
