{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592557230861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592557230862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 17:00:30 2020 " "Processing started: Fri Jun 19 17:00:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592557230862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592557230862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off APB_Slave -c APB_Slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off APB_Slave -c APB_Slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592557230862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592557231269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 APB_Slave " "Found entity 1: APB_Slave" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592557231320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592557231320 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PADDR packed APB_Slave.v(42) " "Verilog HDL Port Declaration warning at APB_Slave.v(42): data type declaration for \"PADDR\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 42 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592557231320 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "PADDR APB_Slave.v(32) " "HDL info at APB_Slave.v(32): see declaration for object \"PADDR\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557231320 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PWDATA packed APB_Slave.v(43) " "Verilog HDL Port Declaration warning at APB_Slave.v(43): data type declaration for \"PWDATA\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 43 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592557231320 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "PWDATA APB_Slave.v(33) " "HDL info at APB_Slave.v(33): see declaration for object \"PWDATA\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557231321 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PRDATA packed APB_Slave.v(45) " "Verilog HDL Port Declaration warning at APB_Slave.v(45): data type declaration for \"PRDATA\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 45 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592557231321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "PRDATA APB_Slave.v(35) " "HDL info at APB_Slave.v(35): see declaration for object \"PRDATA\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557231321 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "EX_TO packed APB_Slave.v(47) " "Verilog HDL Port Declaration warning at APB_Slave.v(47): data type declaration for \"EX_TO\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 47 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592557231321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "EX_TO APB_Slave.v(37) " "HDL info at APB_Slave.v(37): see declaration for object \"EX_TO\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 37 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557231321 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "EX_CON packed APB_Slave.v(46) " "Verilog HDL Port Declaration warning at APB_Slave.v(46): data type declaration for \"EX_CON\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 46 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592557231321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "EX_CON APB_Slave.v(36) " "HDL info at APB_Slave.v(36): see declaration for object \"EX_CON\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 36 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557231322 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "COUNT packed APB_Slave.v(49) " "Verilog HDL Port Declaration warning at APB_Slave.v(49): data type declaration for \"COUNT\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 49 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592557231322 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "COUNT APB_Slave.v(39) " "HDL info at APB_Slave.v(39): see declaration for object \"COUNT\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557231322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "APB_Slave " "Elaborating entity \"APB_Slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592557231355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PRDATA APB_Slave.v(35) " "Output port \"PRDATA\" at APB_Slave.v(35) has no driver" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1592557231360 "|APB_Slave"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[0\] GND " "Pin \"PRDATA\[0\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[1\] GND " "Pin \"PRDATA\[1\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[2\] GND " "Pin \"PRDATA\[2\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[3\] GND " "Pin \"PRDATA\[3\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[4\] GND " "Pin \"PRDATA\[4\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[5\] GND " "Pin \"PRDATA\[5\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[6\] GND " "Pin \"PRDATA\[6\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[7\] GND " "Pin \"PRDATA\[7\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[8\] GND " "Pin \"PRDATA\[8\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[9\] GND " "Pin \"PRDATA\[9\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[10\] GND " "Pin \"PRDATA\[10\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[11\] GND " "Pin \"PRDATA\[11\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[12\] GND " "Pin \"PRDATA\[12\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[13\] GND " "Pin \"PRDATA\[13\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[14\] GND " "Pin \"PRDATA\[14\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[15\] GND " "Pin \"PRDATA\[15\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[16\] GND " "Pin \"PRDATA\[16\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[17\] GND " "Pin \"PRDATA\[17\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[18\] GND " "Pin \"PRDATA\[18\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[19\] GND " "Pin \"PRDATA\[19\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[20\] GND " "Pin \"PRDATA\[20\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[21\] GND " "Pin \"PRDATA\[21\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[22\] GND " "Pin \"PRDATA\[22\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[23\] GND " "Pin \"PRDATA\[23\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[24\] GND " "Pin \"PRDATA\[24\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[25\] GND " "Pin \"PRDATA\[25\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[26\] GND " "Pin \"PRDATA\[26\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[27\] GND " "Pin \"PRDATA\[27\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[28\] GND " "Pin \"PRDATA\[28\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[29\] GND " "Pin \"PRDATA\[29\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[30\] GND " "Pin \"PRDATA\[30\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[31\] GND " "Pin \"PRDATA\[31\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|PRDATA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsm_cs\[2\] GND " "Pin \"fsm_cs\[2\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|fsm_cs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsm_ns\[2\] GND " "Pin \"fsm_ns\[2\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592557231893 "|APB_Slave|fsm_ns[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1592557231893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592557232017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592557232342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557232342 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PADDR\[1\] " "No output dependent on input pin \"PADDR\[1\]\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557232437 "|APB_Slave|PADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PADDR\[2\] " "No output dependent on input pin \"PADDR\[2\]\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557232437 "|APB_Slave|PADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PADDR\[3\] " "No output dependent on input pin \"PADDR\[3\]\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557232437 "|APB_Slave|PADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PADDR\[4\] " "No output dependent on input pin \"PADDR\[4\]\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592557232437 "|APB_Slave|PADDR[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1592557232437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "562 " "Implemented 562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592557232438 ""} { "Info" "ICUT_CUT_TM_OPINS" "232 " "Implemented 232 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592557232438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592557232438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592557232438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592557232458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 17:00:32 2020 " "Processing ended: Fri Jun 19 17:00:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592557232458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592557232458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592557232458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592557232458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592557234333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592557234334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 17:00:33 2020 " "Processing started: Fri Jun 19 17:00:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592557234334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592557234334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off APB_Slave -c APB_Slave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off APB_Slave -c APB_Slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592557234334 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592557234441 ""}
{ "Info" "0" "" "Project  = APB_Slave" {  } {  } 0 0 "Project  = APB_Slave" 0 0 "Fitter" 0 0 1592557234441 ""}
{ "Info" "0" "" "Revision = APB_Slave" {  } {  } 0 0 "Revision = APB_Slave" 0 0 "Fitter" 0 0 1592557234441 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1592557234510 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "APB_Slave EP4CE15F23A7 " "Selected device EP4CE15F23A7 for design \"APB_Slave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592557234521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592557234576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592557234576 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592557234692 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592557234703 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592557234925 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592557234925 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 929 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592557234929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 931 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592557234929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 933 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592557234929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 935 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592557234929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592557234929 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592557234929 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592557234932 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "274 274 " "No exact pin location assignment(s) for 274 pins of 274 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PADDR\[1\] " "Pin PADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PADDR[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PADDR\[2\] " "Pin PADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PADDR[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PADDR\[3\] " "Pin PADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PADDR[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PADDR\[4\] " "Pin PADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PADDR[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INT_B " "Pin INT_B not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { INT_B } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 34 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[0\] " "Pin PRDATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[1\] " "Pin PRDATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[2\] " "Pin PRDATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[3\] " "Pin PRDATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[4\] " "Pin PRDATA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[5\] " "Pin PRDATA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[5] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[6\] " "Pin PRDATA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[6] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[7\] " "Pin PRDATA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[7] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[8\] " "Pin PRDATA\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[8] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[9\] " "Pin PRDATA\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[9] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[10\] " "Pin PRDATA\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[10] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[11\] " "Pin PRDATA\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[11] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[12\] " "Pin PRDATA\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[12] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[13\] " "Pin PRDATA\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[13] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[14\] " "Pin PRDATA\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[14] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[15\] " "Pin PRDATA\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[15] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[16\] " "Pin PRDATA\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[16] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[17\] " "Pin PRDATA\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[17] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[18\] " "Pin PRDATA\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[18] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[19\] " "Pin PRDATA\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[19] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[20\] " "Pin PRDATA\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[20] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[21\] " "Pin PRDATA\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[21] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[22\] " "Pin PRDATA\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[22] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[23\] " "Pin PRDATA\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[23] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[24\] " "Pin PRDATA\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[24] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[25\] " "Pin PRDATA\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[25] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[26\] " "Pin PRDATA\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[26] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[27\] " "Pin PRDATA\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[27] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[28\] " "Pin PRDATA\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[28] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[29\] " "Pin PRDATA\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[29] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[30\] " "Pin PRDATA\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[30] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRDATA\[31\] " "Pin PRDATA\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PRDATA[31] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRDATA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[0\] " "Pin EX_TO\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[1\] " "Pin EX_TO\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[2\] " "Pin EX_TO\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[3\] " "Pin EX_TO\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[4\] " "Pin EX_TO\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[5\] " "Pin EX_TO\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[5] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[6\] " "Pin EX_TO\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[6] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[7\] " "Pin EX_TO\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[7] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[8\] " "Pin EX_TO\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[8] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[9\] " "Pin EX_TO\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[9] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[10\] " "Pin EX_TO\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[10] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[11\] " "Pin EX_TO\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[11] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[12\] " "Pin EX_TO\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[12] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[13\] " "Pin EX_TO\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[13] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[14\] " "Pin EX_TO\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[14] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[15\] " "Pin EX_TO\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[15] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[16\] " "Pin EX_TO\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[16] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[17\] " "Pin EX_TO\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[17] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[18\] " "Pin EX_TO\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[18] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[19\] " "Pin EX_TO\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[19] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[20\] " "Pin EX_TO\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[20] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[21\] " "Pin EX_TO\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[21] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[22\] " "Pin EX_TO\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[22] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[23\] " "Pin EX_TO\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[23] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[24\] " "Pin EX_TO\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[24] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[25\] " "Pin EX_TO\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[25] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[26\] " "Pin EX_TO\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[26] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[27\] " "Pin EX_TO\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[27] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[28\] " "Pin EX_TO\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[28] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[29\] " "Pin EX_TO\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[29] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[30\] " "Pin EX_TO\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[30] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO\[31\] " "Pin EX_TO\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO[31] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[0\] " "Pin EX_CON\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[1\] " "Pin EX_CON\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[2\] " "Pin EX_CON\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[3\] " "Pin EX_CON\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[4\] " "Pin EX_CON\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[5\] " "Pin EX_CON\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[5] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[6\] " "Pin EX_CON\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[6] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[7\] " "Pin EX_CON\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[7] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[8\] " "Pin EX_CON\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[8] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[9\] " "Pin EX_CON\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[9] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[10\] " "Pin EX_CON\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[10] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[11\] " "Pin EX_CON\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[11] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[12\] " "Pin EX_CON\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[12] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[13\] " "Pin EX_CON\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[13] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[14\] " "Pin EX_CON\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[14] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[15\] " "Pin EX_CON\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[15] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[16\] " "Pin EX_CON\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[16] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[17\] " "Pin EX_CON\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[17] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[18\] " "Pin EX_CON\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[18] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[19\] " "Pin EX_CON\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[19] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[20\] " "Pin EX_CON\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[20] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[21\] " "Pin EX_CON\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[21] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[22\] " "Pin EX_CON\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[22] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[23\] " "Pin EX_CON\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[23] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[24\] " "Pin EX_CON\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[24] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[25\] " "Pin EX_CON\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[25] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[26\] " "Pin EX_CON\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[26] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[27\] " "Pin EX_CON\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[27] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[28\] " "Pin EX_CON\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[28] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[29\] " "Pin EX_CON\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[29] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[30\] " "Pin EX_CON\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[30] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON\[31\] " "Pin EX_CON\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON[31] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_START " "Pin CNT_START not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { CNT_START } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 38 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNT_START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[0\] " "Pin COUNT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[1\] " "Pin COUNT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[2\] " "Pin COUNT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[3\] " "Pin COUNT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[4\] " "Pin COUNT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[5\] " "Pin COUNT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[5] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[6\] " "Pin COUNT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[6] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[7\] " "Pin COUNT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[7] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[8\] " "Pin COUNT\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[8] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[9\] " "Pin COUNT\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[9] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[10\] " "Pin COUNT\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[10] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[11\] " "Pin COUNT\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[11] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[12\] " "Pin COUNT\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[12] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[13\] " "Pin COUNT\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[13] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[14\] " "Pin COUNT\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[14] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[15\] " "Pin COUNT\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[15] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[16\] " "Pin COUNT\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[16] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[17\] " "Pin COUNT\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[17] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[18\] " "Pin COUNT\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[18] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[19\] " "Pin COUNT\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[19] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[20\] " "Pin COUNT\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[20] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[21\] " "Pin COUNT\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[21] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[22\] " "Pin COUNT\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[22] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[23\] " "Pin COUNT\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[23] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[24\] " "Pin COUNT\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[24] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[25\] " "Pin COUNT\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[25] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[26\] " "Pin COUNT\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[26] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[27\] " "Pin COUNT\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[27] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[28\] " "Pin COUNT\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[28] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[29\] " "Pin COUNT\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[29] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[30\] " "Pin COUNT\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[30] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[31\] " "Pin COUNT\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT[31] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 92 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[0\] " "Pin EX_CON_NS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[1\] " "Pin EX_CON_NS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[2\] " "Pin EX_CON_NS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[3\] " "Pin EX_CON_NS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[4\] " "Pin EX_CON_NS\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[5\] " "Pin EX_CON_NS\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[5] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[6\] " "Pin EX_CON_NS\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[6] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[7\] " "Pin EX_CON_NS\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[7] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[8\] " "Pin EX_CON_NS\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[8] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[9\] " "Pin EX_CON_NS\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[9] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[10\] " "Pin EX_CON_NS\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[10] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[11\] " "Pin EX_CON_NS\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[11] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[12\] " "Pin EX_CON_NS\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[12] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[13\] " "Pin EX_CON_NS\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[13] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[14\] " "Pin EX_CON_NS\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[14] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[15\] " "Pin EX_CON_NS\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[15] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[16\] " "Pin EX_CON_NS\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[16] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[17\] " "Pin EX_CON_NS\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[17] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[18\] " "Pin EX_CON_NS\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[18] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[19\] " "Pin EX_CON_NS\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[19] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[20\] " "Pin EX_CON_NS\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[20] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[21\] " "Pin EX_CON_NS\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[21] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[22\] " "Pin EX_CON_NS\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[22] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[23\] " "Pin EX_CON_NS\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[23] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[24\] " "Pin EX_CON_NS\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[24] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[25\] " "Pin EX_CON_NS\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[25] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[26\] " "Pin EX_CON_NS\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[26] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[27\] " "Pin EX_CON_NS\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[27] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[28\] " "Pin EX_CON_NS\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[28] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[29\] " "Pin EX_CON_NS\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[29] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[30\] " "Pin EX_CON_NS\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[30] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_CON_NS\[31\] " "Pin EX_CON_NS\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_CON_NS[31] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 65 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_CON_NS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[0\] " "Pin EX_TO_NS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[1\] " "Pin EX_TO_NS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[2\] " "Pin EX_TO_NS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[3\] " "Pin EX_TO_NS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[4\] " "Pin EX_TO_NS\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[5\] " "Pin EX_TO_NS\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[5] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[6\] " "Pin EX_TO_NS\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[6] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[7\] " "Pin EX_TO_NS\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[7] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[8\] " "Pin EX_TO_NS\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[8] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[9\] " "Pin EX_TO_NS\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[9] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[10\] " "Pin EX_TO_NS\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[10] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[11\] " "Pin EX_TO_NS\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[11] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[12\] " "Pin EX_TO_NS\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[12] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[13\] " "Pin EX_TO_NS\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[13] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[14\] " "Pin EX_TO_NS\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[14] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[15\] " "Pin EX_TO_NS\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[15] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[16\] " "Pin EX_TO_NS\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[16] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[17\] " "Pin EX_TO_NS\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[17] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[18\] " "Pin EX_TO_NS\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[18] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[19\] " "Pin EX_TO_NS\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[19] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[20\] " "Pin EX_TO_NS\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[20] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[21\] " "Pin EX_TO_NS\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[21] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[22\] " "Pin EX_TO_NS\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[22] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[23\] " "Pin EX_TO_NS\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[23] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[24\] " "Pin EX_TO_NS\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[24] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[25\] " "Pin EX_TO_NS\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[25] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[26\] " "Pin EX_TO_NS\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[26] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[27\] " "Pin EX_TO_NS\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[27] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[28\] " "Pin EX_TO_NS\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[28] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[29\] " "Pin EX_TO_NS\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[29] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[30\] " "Pin EX_TO_NS\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[30] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EX_TO_NS\[31\] " "Pin EX_TO_NS\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EX_TO_NS[31] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 64 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_TO_NS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[0\] " "Pin COUNT_NS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[1\] " "Pin COUNT_NS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[2\] " "Pin COUNT_NS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[3\] " "Pin COUNT_NS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[4\] " "Pin COUNT_NS\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[5\] " "Pin COUNT_NS\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[5] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[6\] " "Pin COUNT_NS\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[6] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[7\] " "Pin COUNT_NS\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[7] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[8\] " "Pin COUNT_NS\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[8] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[9\] " "Pin COUNT_NS\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[9] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[10\] " "Pin COUNT_NS\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[10] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[11\] " "Pin COUNT_NS\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[11] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[12\] " "Pin COUNT_NS\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[12] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[13\] " "Pin COUNT_NS\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[13] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[14\] " "Pin COUNT_NS\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[14] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[15\] " "Pin COUNT_NS\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[15] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[16\] " "Pin COUNT_NS\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[16] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[17\] " "Pin COUNT_NS\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[17] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[18\] " "Pin COUNT_NS\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[18] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[19\] " "Pin COUNT_NS\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[19] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[20\] " "Pin COUNT_NS\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[20] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[21\] " "Pin COUNT_NS\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[21] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[22\] " "Pin COUNT_NS\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[22] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[23\] " "Pin COUNT_NS\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[23] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[24\] " "Pin COUNT_NS\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[24] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[25\] " "Pin COUNT_NS\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[25] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[26\] " "Pin COUNT_NS\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[26] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[27\] " "Pin COUNT_NS\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[27] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[28\] " "Pin COUNT_NS\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[28] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[29\] " "Pin COUNT_NS\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[29] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[30\] " "Pin COUNT_NS\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[30] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT_NS\[31\] " "Pin COUNT_NS\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { COUNT_NS[31] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT_NS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_cs\[0\] " "Pin fsm_cs\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_cs[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 78 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_cs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_cs\[1\] " "Pin fsm_cs\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_cs[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 78 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_cs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_cs\[2\] " "Pin fsm_cs\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_cs[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 78 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_cs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_ns\[0\] " "Pin fsm_ns\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_ns[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 61 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_ns[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_ns\[1\] " "Pin fsm_ns\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_ns[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 61 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_ns[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_ns\[2\] " "Pin fsm_ns\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_ns[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 61 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_ns[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[0\] " "Pin PWDATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWRITE " "Pin PWRITE not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWRITE } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 30 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSEL " "Pin PSEL not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PSEL } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 29 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSEL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PENABLE " "Pin PENABLE not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PENABLE } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 31 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PADDR\[0\] " "Pin PADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PADDR[0] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[1\] " "Pin PWDATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[1] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[2\] " "Pin PWDATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[2] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[3\] " "Pin PWDATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[3] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[4\] " "Pin PWDATA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[4] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[5\] " "Pin PWDATA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[5] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[6\] " "Pin PWDATA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[6] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[7\] " "Pin PWDATA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[7] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[8\] " "Pin PWDATA\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[8] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[9\] " "Pin PWDATA\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[9] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[10\] " "Pin PWDATA\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[10] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[11\] " "Pin PWDATA\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[11] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[12\] " "Pin PWDATA\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[12] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[13\] " "Pin PWDATA\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[13] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[14\] " "Pin PWDATA\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[14] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[15\] " "Pin PWDATA\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[15] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[16\] " "Pin PWDATA\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[16] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[17\] " "Pin PWDATA\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[17] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[18\] " "Pin PWDATA\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[18] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[19\] " "Pin PWDATA\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[19] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[20\] " "Pin PWDATA\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[20] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[21\] " "Pin PWDATA\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[21] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[22\] " "Pin PWDATA\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[22] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[23\] " "Pin PWDATA\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[23] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[24\] " "Pin PWDATA\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[24] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[25\] " "Pin PWDATA\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[25] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[26\] " "Pin PWDATA\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[26] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[27\] " "Pin PWDATA\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[27] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[28\] " "Pin PWDATA\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[28] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[29\] " "Pin PWDATA\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[29] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[30\] " "Pin PWDATA\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[30] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWDATA\[31\] " "Pin PWDATA\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { PWDATA[31] } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWDATA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYSCLK " "Pin SYSCLK not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { SYSCLK } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 27 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST_B " "Pin RST_B not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { RST_B } } } { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 28 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592557235827 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1592557235827 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "APB_Slave.sdc " "Synopsys Design Constraints File file not found: 'APB_Slave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592557236402 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592557236403 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592557236407 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1592557236407 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592557236408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSCLK~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node SYSCLK~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592557236448 ""}  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 27 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 923 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592557236448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_B~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node RST_B~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592557236449 ""}  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 28 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_B~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 0 { 0 ""} 0 924 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592557236449 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592557237067 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592557237068 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592557237068 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592557237069 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592557237072 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592557237073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592557237073 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592557237074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592557237091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1592557237092 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592557237092 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "272 unused 2.5V 40 232 0 " "Number of I/O pins in group: 272 (unused VREF, 2.5V VCCIO, 40 input, 232 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1592557237099 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1592557237099 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1592557237099 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592557237100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592557237100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592557237100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592557237100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592557237100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592557237100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592557237100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592557237100 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1592557237100 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1592557237100 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592557237351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592557238906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592557239007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592557239016 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592557244743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592557244744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592557245368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "D:/Zircon_Verilog/APB_Slave/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1592557246220 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592557246220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592557246955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1592557246956 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592557246956 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1592557246969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592557247040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592557247436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592557247499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592557248115 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592557248806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zircon_Verilog/APB_Slave/output_files/APB_Slave.fit.smsg " "Generated suppressed messages file D:/Zircon_Verilog/APB_Slave/output_files/APB_Slave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592557249865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592557250308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 17:00:50 2020 " "Processing ended: Fri Jun 19 17:00:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592557250308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592557250308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592557250308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592557250308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592557252002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592557252003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 17:00:51 2020 " "Processing started: Fri Jun 19 17:00:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592557252003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592557252003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off APB_Slave -c APB_Slave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off APB_Slave -c APB_Slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592557252003 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592557252952 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592557252975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592557253276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 17:00:53 2020 " "Processing ended: Fri Jun 19 17:00:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592557253276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592557253276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592557253276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592557253276 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592557253866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592557255123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592557255124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 17:00:54 2020 " "Processing started: Fri Jun 19 17:00:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592557255124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592557255124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta APB_Slave -c APB_Slave " "Command: quartus_sta APB_Slave -c APB_Slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592557255124 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1592557255239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592557255370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592557255426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592557255426 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "APB_Slave.sdc " "Synopsys Design Constraints File file not found: 'APB_Slave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1592557255845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1592557255846 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SYSCLK SYSCLK " "create_clock -period 1.000 -name SYSCLK SYSCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592557255848 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592557255848 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1592557255977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592557255977 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1592557255979 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1592557255991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592557256009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592557256009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.598 " "Worst-case setup slack is -4.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.598            -199.665 SYSCLK  " "   -4.598            -199.665 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557256012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.413 " "Worst-case hold slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 SYSCLK  " "    0.413               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557256016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592557256019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592557256021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -148.726 SYSCLK  " "   -3.000            -148.726 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557256024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1592557256123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1592557256149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1592557256801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592557256898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592557256898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.766 " "Worst-case setup slack is -3.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.766            -159.368 SYSCLK  " "   -3.766            -159.368 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557256903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 SYSCLK  " "    0.330               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557256909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592557256915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592557256920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -128.930 SYSCLK  " "   -3.000            -128.930 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557256925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557256925 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1592557257020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592557257366 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592557257366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.551 " "Worst-case setup slack is -1.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551             -50.116 SYSCLK  " "   -1.551             -50.116 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557257376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 SYSCLK  " "    0.172               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557257386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592557257394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592557257402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -106.449 SYSCLK  " "   -3.000            -106.449 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592557257409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592557257409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592557258296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592557258298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592557258484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 17:00:58 2020 " "Processing ended: Fri Jun 19 17:00:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592557258484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592557258484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592557258484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592557258484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592557260281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592557260281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 17:01:00 2020 " "Processing started: Fri Jun 19 17:01:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592557260281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592557260281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off APB_Slave -c APB_Slave " "Command: quartus_eda --read_settings_files=off --write_settings_files=off APB_Slave -c APB_Slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592557260281 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "APB_Slave.vo D:/Zircon_Verilog/APB_Slave/simulation/qsim// simulation " "Generated file APB_Slave.vo in folder \"D:/Zircon_Verilog/APB_Slave/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592557260670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592557260713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 17:01:00 2020 " "Processing ended: Fri Jun 19 17:01:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592557260713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592557260713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592557260713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592557260713 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592557261334 ""}
