gtwizard_ultrascale_v1_7_gthe4_channel.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v,
axi4_stream_sfp_ethernet_controller_gt_gthe4_channel_wrapper.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/sim/axi4_stream_sfp_ethernet_controller_gt_gthe4_channel_wrapper.v,
axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/sim/axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4.v,
axi4_stream_sfp_ethernet_controller_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/sim/axi4_stream_sfp_ethernet_controller_gt_gtwizard_top.v,
axi4_stream_sfp_ethernet_controller_gt.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/sim/axi4_stream_sfp_ethernet_controller_gt.v,
axi4_stream_sfp_ethernet_controller_wrapper.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v,
axi4_stream_sfp_ethernet_controller_top.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_top.v,
gtwizard_ultrascale_v1_7_gthe4_common.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/gtwizard_ultrascale_v1_7_gthe4_common.v,
axi4_stream_sfp_ethernet_controller_gt_gthe4_common_wrapper.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_gt_gthe4_common_wrapper.v,
axi4_stream_sfp_ethernet_controller_common_wrapper.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_common_wrapper.v,
axi4_stream_sfp_ethernet_controller_ultrascale_rx_userclk.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_ultrascale_rx_userclk.v,
axi4_stream_sfp_ethernet_controller_ultrascale_tx_userclk.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_ultrascale_tx_userclk.v,
axi4_stream_sfp_ethernet_controller.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
