Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_ojgycvi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ojgycvi.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_ojgycvi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ojgycvi.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_2sfvzsi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2sfvzsi.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_2sfvzsi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2sfvzsi.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_jlajz7i.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_jlajz7i.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_jlajz7i.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_jlajz7i.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_2fdjoey.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2fdjoey.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_2fdjoey.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2fdjoey.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_ud7dcxq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ud7dcxq.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_ud7dcxq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ud7dcxq.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_zn255xi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zn255xi.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_zn255xi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zn255xi.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_hy55ybi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_hy55ybi.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_hy55ybi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_hy55ybi.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_ifjucri.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ifjucri.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_ifjucri.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ifjucri.sv Line: 49
Warning (10268): Verilog HDL information at ad_mem_asym.v(103): always construct contains both blocking and non-blocking assignments File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/ad_mem_asym.v Line: 103
Warning (10268): Verilog HDL information at ad_mem_asym.v(132): always construct contains both blocking and non-blocking assignments File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/ad_mem_asym.v Line: 132
