

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat May  1 15:55:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   99|   99|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 99
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr i64 %p, i64 0, i64 6" [dfg_199.c:26]   --->   Operation 100 'getelementptr' 'p_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%p_load_1 = load i5 %p_addr_1" [dfg_199.c:26]   --->   Operation 101 'load' 'p_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 24> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%p_load_1 = load i5 %p_addr_1" [dfg_199.c:26]   --->   Operation 102 'load' 'p_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 24> <RAM>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 103 [68/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 103 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 104 [67/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 104 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 105 [66/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 105 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 106 [65/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 106 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 107 [64/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 107 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 108 [63/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 108 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 109 [62/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 109 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 110 [61/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 110 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 111 [60/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 111 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 112 [59/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 112 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 113 [58/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 113 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 114 [57/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 114 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 115 [56/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 115 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 116 [55/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 116 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 117 [54/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 117 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 118 [53/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 118 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 119 [52/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 119 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%p_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_15" [dfg_199.c:22]   --->   Operation 120 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%v_8 = trunc i32 %p_15_read" [dfg_199.c:17]   --->   Operation 121 'trunc' 'v_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [36/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 122 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [51/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 123 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 124 [35/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 124 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 125 [50/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 125 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 126 [34/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 126 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [49/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 127 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 128 [33/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 128 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 129 [48/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 129 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 130 [32/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 130 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 131 [47/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 131 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 132 [31/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 132 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 133 [46/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 133 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 134 [30/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 134 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 135 [45/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 135 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 136 [29/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 136 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 137 [44/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 137 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 138 [28/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 138 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 139 [43/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 139 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 140 [27/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 140 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 141 [42/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 141 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 142 [26/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 142 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 143 [41/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 143 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 144 [25/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 144 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 145 [40/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 145 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 146 [24/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 146 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 147 [39/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 147 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 148 [23/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 148 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 149 [38/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 149 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 150 [22/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 150 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 151 [37/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 151 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 152 [21/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 152 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 153 [36/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 153 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 154 [20/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 154 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 155 [35/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 155 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 156 [19/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 156 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 157 [34/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 157 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 158 [18/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 158 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 159 [33/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 159 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 160 [17/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 160 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 161 [32/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 161 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 162 [16/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 162 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 163 [31/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 163 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 164 [15/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 164 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 165 [30/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 165 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 166 [14/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 166 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 167 [29/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 167 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 168 [13/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 168 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 169 [28/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 169 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 170 [12/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 170 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 171 [27/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 171 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 172 [11/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 172 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 173 [26/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 173 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 174 [10/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 174 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 175 [25/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 175 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 176 [9/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 176 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 177 [24/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 177 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 178 [8/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 178 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 179 [23/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 179 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.28>
ST_49 : Operation 180 [1/1] (0.00ns)   --->   "%p_17_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_17" [dfg_199.c:22]   --->   Operation 180 'read' 'p_17_read' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %p_17_read" [dfg_199.c:20]   --->   Operation 181 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 182 [6/6] (6.28ns)   --->   "%conv1 = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 182 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 183 [7/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 183 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_17_read, i32 7" [dfg_199.c:23]   --->   Operation 184 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_17_read, i32 5" [dfg_199.c:23]   --->   Operation 185 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_17_read, i32 3" [dfg_199.c:23]   --->   Operation 186 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %p_17_read" [dfg_199.c:23]   --->   Operation 187 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 188 [22/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 188 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.28>
ST_50 : Operation 189 [5/6] (6.28ns)   --->   "%conv1 = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 189 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 190 [6/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 190 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 191 [21/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 191 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.28>
ST_51 : Operation 192 [4/6] (6.28ns)   --->   "%conv1 = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 192 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 193 [5/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 193 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 194 [20/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 194 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.28>
ST_52 : Operation 195 [3/6] (6.28ns)   --->   "%conv1 = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 195 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 196 [4/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 196 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 197 [19/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 197 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.28>
ST_53 : Operation 198 [2/6] (6.28ns)   --->   "%conv1 = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 198 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 199 [3/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 199 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 200 [18/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 200 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.28>
ST_54 : Operation 201 [1/6] (6.28ns)   --->   "%conv1 = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 201 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 202 [2/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 202 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 203 [17/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 203 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.71>
ST_55 : Operation 204 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -237.189" [dfg_199.c:20]   --->   Operation 204 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 205 [1/36] (4.13ns)   --->   "%srem_ln21 = srem i32 %p_15_read, i32 714" [dfg_199.c:21]   --->   Operation 205 'srem' 'srem_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i11 %srem_ln21" [dfg_199.c:20]   --->   Operation 206 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 207 [1/1] (1.63ns)   --->   "%sub_ln20 = sub i11 0, i11 %trunc_ln20" [dfg_199.c:20]   --->   Operation 207 'sub' 'sub_ln20' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 208 [16/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 208 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.71>
ST_56 : Operation 209 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -237.189" [dfg_199.c:20]   --->   Operation 209 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i11 %sub_ln20" [dfg_199.c:20]   --->   Operation 210 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 211 [6/6] (6.28ns)   --->   "%conv3 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 211 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 212 [15/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 212 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.71>
ST_57 : Operation 213 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -237.189" [dfg_199.c:20]   --->   Operation 213 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 214 [5/6] (6.28ns)   --->   "%conv3 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 214 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 215 [14/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 215 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.71>
ST_58 : Operation 216 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -237.189" [dfg_199.c:20]   --->   Operation 216 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 217 [4/6] (6.28ns)   --->   "%conv3 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 217 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 218 [13/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 218 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.71>
ST_59 : Operation 219 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -237.189" [dfg_199.c:20]   --->   Operation 219 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 220 [3/6] (6.28ns)   --->   "%conv3 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 220 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 221 [12/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 221 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.71>
ST_60 : Operation 222 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -237.189" [dfg_199.c:20]   --->   Operation 222 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 223 [2/6] (6.28ns)   --->   "%conv3 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 223 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 224 [11/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 224 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.71>
ST_61 : Operation 225 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -237.189" [dfg_199.c:20]   --->   Operation 225 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 226 [1/6] (6.28ns)   --->   "%conv3 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 226 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 227 [10/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 227 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.29>
ST_62 : Operation 228 [7/7] (7.29ns)   --->   "%add4 = dadd i64 %mul, i64 %conv3" [dfg_199.c:20]   --->   Operation 228 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 229 [9/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 229 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.29>
ST_63 : Operation 230 [6/7] (7.29ns)   --->   "%add4 = dadd i64 %mul, i64 %conv3" [dfg_199.c:20]   --->   Operation 230 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 231 [8/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 231 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.29>
ST_64 : Operation 232 [5/7] (7.29ns)   --->   "%add4 = dadd i64 %mul, i64 %conv3" [dfg_199.c:20]   --->   Operation 232 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 233 [7/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 233 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.29>
ST_65 : Operation 234 [4/7] (7.29ns)   --->   "%add4 = dadd i64 %mul, i64 %conv3" [dfg_199.c:20]   --->   Operation 234 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 235 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i2.i1, i1 %tmp_2, i1 0, i1 %tmp_3, i1 0, i1 %tmp_4, i2 0, i1 %trunc_ln23" [dfg_199.c:23]   --->   Operation 235 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %and_ln" [dfg_199.c:23]   --->   Operation 236 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 237 [6/6] (6.28ns)   --->   "%v_10 = sitodp i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 237 'sitodp' 'v_10' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i16 %v_8" [dfg_199.c:25]   --->   Operation 238 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 239 [6/6] (6.28ns)   --->   "%conv2 = sitodp i32 %sext_ln25_1" [dfg_199.c:25]   --->   Operation 239 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 240 [6/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 240 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.29>
ST_66 : Operation 241 [3/7] (7.29ns)   --->   "%add4 = dadd i64 %mul, i64 %conv3" [dfg_199.c:20]   --->   Operation 241 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 242 [5/6] (6.28ns)   --->   "%v_10 = sitodp i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 242 'sitodp' 'v_10' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 243 [5/6] (6.28ns)   --->   "%conv2 = sitodp i32 %sext_ln25_1" [dfg_199.c:25]   --->   Operation 243 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 244 [5/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 244 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 245 [2/7] (7.29ns)   --->   "%add4 = dadd i64 %mul, i64 %conv3" [dfg_199.c:20]   --->   Operation 245 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 246 [4/6] (6.28ns)   --->   "%v_10 = sitodp i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 246 'sitodp' 'v_10' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 247 [4/6] (6.28ns)   --->   "%conv2 = sitodp i32 %sext_ln25_1" [dfg_199.c:25]   --->   Operation 247 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 248 [4/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 248 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 249 [1/7] (7.29ns)   --->   "%add4 = dadd i64 %mul, i64 %conv3" [dfg_199.c:20]   --->   Operation 249 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 250 [3/6] (6.28ns)   --->   "%v_10 = sitodp i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 250 'sitodp' 'v_10' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 251 [3/6] (6.28ns)   --->   "%conv2 = sitodp i32 %sext_ln25_1" [dfg_199.c:25]   --->   Operation 251 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 252 [3/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 252 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.28>
ST_69 : Operation 253 [2/2] (5.20ns)   --->   "%v_12 = fptrunc i64 %add4" [dfg_199.c:20]   --->   Operation 253 'fptrunc' 'v_12' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 254 [2/6] (6.28ns)   --->   "%v_10 = sitodp i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 254 'sitodp' 'v_10' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 255 [2/6] (6.28ns)   --->   "%conv2 = sitodp i32 %sext_ln25_1" [dfg_199.c:25]   --->   Operation 255 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 256 [2/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 256 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.11>
ST_70 : Operation 257 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i64 %p, i64 0, i64 14" [dfg_199.c:22]   --->   Operation 257 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 258 [1/2] (5.20ns)   --->   "%v_12 = fptrunc i64 %add4" [dfg_199.c:20]   --->   Operation 258 'fptrunc' 'v_12' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 259 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %v_12" [dfg_199.c:22]   --->   Operation 259 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22, i32 23, i32 30"   --->   Operation 260 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %bitcast_ln22"   --->   Operation 261 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_14" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 262 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 263 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 263 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 264 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 264 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 265 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_14"   --->   Operation 265 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 266 [2/2] (3.25ns)   --->   "%p_load = load i5 %p_addr" [dfg_199.c:22]   --->   Operation 266 'load' 'p_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 24> <RAM>
ST_70 : Operation 267 [1/6] (6.28ns)   --->   "%v_10 = sitodp i64 %zext_ln23" [dfg_199.c:23]   --->   Operation 267 'sitodp' 'v_10' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 268 [1/6] (6.28ns)   --->   "%conv2 = sitodp i32 %sext_ln25_1" [dfg_199.c:25]   --->   Operation 268 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 269 [1/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %p_load_1, i64 219" [dfg_199.c:26]   --->   Operation 269 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.00>
ST_71 : Operation 270 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_15, i1 0"   --->   Operation 270 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 271 'zext' 'zext_ln68' <Predicate = (!isNeg)> <Delay = 0.00>
ST_71 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 272 'sext' 'sext_ln1311' <Predicate = (isNeg)> <Delay = 0.00>
ST_71 : Operation 273 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 273 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 274 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i23_cast_cast_cast = sext i9 %ush"   --->   Operation 274 'sext' 'sh_prom_i_i_i_i_i23_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%sh_prom_i_i_i_i_i23_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i23_cast_cast_cast"   --->   Operation 275 'zext' 'sh_prom_i_i_i_i_i23_cast_cast_cast_cast' <Predicate = (!isNeg)> <Delay = 0.00>
ST_71 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%sh_prom_i_i_i_i_i23_cast_cast_castcast = trunc i32 %sh_prom_i_i_i_i_i23_cast_cast_cast"   --->   Operation 276 'trunc' 'sh_prom_i_i_i_i_i23_cast_cast_castcast' <Predicate = (isNeg)> <Delay = 0.00>
ST_71 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%r_V = lshr i25 %mantissa, i25 %sh_prom_i_i_i_i_i23_cast_cast_castcast"   --->   Operation 277 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln1286 = zext i25 %r_V"   --->   Operation 278 'zext' 'zext_ln1286' <Predicate = (isNeg)> <Delay = 0.00>
ST_71 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%r_V_1 = shl i111 %zext_ln68, i111 %sh_prom_i_i_i_i_i23_cast_cast_cast_cast"   --->   Operation 279 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%trunc_ln1286_1 = trunc i111 %r_V_1"   --->   Operation 280 'trunc' 'trunc_ln1286_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_71 : Operation 281 [1/1] (4.42ns) (out node of the LUT)   --->   "%r_V_7 = select i1 %isNeg, i40 %zext_ln1286, i40 %trunc_ln1286_1"   --->   Operation 281 'select' 'r_V_7' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 282 [1/2] (3.25ns)   --->   "%p_load = load i5 %p_addr" [dfg_199.c:22]   --->   Operation 282 'load' 'p_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 24> <RAM>
ST_71 : Operation 283 [1/1] (2.77ns)   --->   "%icmp_ln22 = icmp_eq  i64 %p_load, i64 0" [dfg_199.c:22]   --->   Operation 283 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 284 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_7, i32 24" [dfg_199.c:22]   --->   Operation 284 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 285 [1/1] (0.97ns)   --->   "%or_ln22 = or i1 %tmp, i1 %icmp_ln22" [dfg_199.c:22]   --->   Operation 285 'or' 'or_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %r_V_7, i32 25, i32 39" [dfg_199.c:22]   --->   Operation 286 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 287 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv2, i64 %v_10" [dfg_199.c:25]   --->   Operation 287 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 288 [6/6] (6.41ns)   --->   "%conv4 = uitofp i64 %urem_ln26" [dfg_199.c:26]   --->   Operation 288 'uitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.71>
ST_72 : Operation 289 [1/1] (0.00ns)   --->   "%v_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_1, i1 %or_ln22" [dfg_199.c:22]   --->   Operation 289 'bitconcatenate' 'v_6' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i16 %v_6" [dfg_199.c:25]   --->   Operation 290 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 291 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 291 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 292 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv2, i64 %v_10" [dfg_199.c:25]   --->   Operation 292 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 293 [5/6] (6.41ns)   --->   "%conv4 = uitofp i64 %urem_ln26" [dfg_199.c:26]   --->   Operation 293 'uitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.71>
ST_73 : Operation 294 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 294 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 295 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv2, i64 %v_10" [dfg_199.c:25]   --->   Operation 295 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 296 [4/6] (6.41ns)   --->   "%conv4 = uitofp i64 %urem_ln26" [dfg_199.c:26]   --->   Operation 296 'uitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 297 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %p_15_read, i32 134" [dfg_199.c:28]   --->   Operation 297 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 298 [11/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 298 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.71>
ST_74 : Operation 299 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 299 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 300 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv2, i64 %v_10" [dfg_199.c:25]   --->   Operation 300 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 301 [3/6] (6.41ns)   --->   "%conv4 = uitofp i64 %urem_ln26" [dfg_199.c:26]   --->   Operation 301 'uitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 302 [10/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 302 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.71>
ST_75 : Operation 303 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 303 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 304 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv2, i64 %v_10" [dfg_199.c:25]   --->   Operation 304 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 305 [2/6] (6.41ns)   --->   "%conv4 = uitofp i64 %urem_ln26" [dfg_199.c:26]   --->   Operation 305 'uitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 306 [9/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 306 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.71>
ST_76 : Operation 307 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 307 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 308 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv2, i64 %v_10" [dfg_199.c:25]   --->   Operation 308 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 309 [1/6] (6.41ns)   --->   "%conv4 = uitofp i64 %urem_ln26" [dfg_199.c:26]   --->   Operation 309 'uitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 310 [8/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 310 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 311 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 311 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 312 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv2, i64 %v_10" [dfg_199.c:25]   --->   Operation 312 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 313 [5/5] (7.25ns)   --->   "%dc = fadd i32 %v_12, i32 %conv4" [dfg_199.c:26]   --->   Operation 313 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 314 [7/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 314 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 315 [7/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %mul1" [dfg_199.c:25]   --->   Operation 315 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 316 [4/5] (7.25ns)   --->   "%dc = fadd i32 %v_12, i32 %conv4" [dfg_199.c:26]   --->   Operation 316 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 317 [6/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 317 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 318 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %mul1" [dfg_199.c:25]   --->   Operation 318 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 319 [3/5] (7.25ns)   --->   "%dc = fadd i32 %v_12, i32 %conv4" [dfg_199.c:26]   --->   Operation 319 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 320 [5/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 320 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 321 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %mul1" [dfg_199.c:25]   --->   Operation 321 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 322 [2/5] (7.25ns)   --->   "%dc = fadd i32 %v_12, i32 %conv4" [dfg_199.c:26]   --->   Operation 322 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 323 [4/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 323 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 324 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %mul1" [dfg_199.c:25]   --->   Operation 324 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 325 [1/5] (7.25ns)   --->   "%dc = fadd i32 %v_12, i32 %conv4" [dfg_199.c:26]   --->   Operation 325 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 326 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 326 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 327 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %data_V"   --->   Operation 328 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 329 [3/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 329 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.71>
ST_82 : Operation 330 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %mul1" [dfg_199.c:25]   --->   Operation 330 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_16" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 331 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 332 [1/1] (1.91ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 332 'add' 'add_ln341_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 333 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 333 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 334 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_16"   --->   Operation 334 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 335 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 336 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 336 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 337 [2/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 337 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.71>
ST_83 : Operation 338 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %mul1" [dfg_199.c:25]   --->   Operation 338 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 339 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_17, i1 0"   --->   Operation 339 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 340 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 341 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i49_cast_cast_cast = sext i9 %ush_1"   --->   Operation 341 'sext' 'sh_prom_i_i_i_i_i49_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 342 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i49_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i49_cast_cast_cast"   --->   Operation 342 'zext' 'sh_prom_i_i_i_i_i49_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_3 = lshr i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i49_cast_cast_cast_cast"   --->   Operation 343 'lshr' 'r_V_3' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_4 = shl i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i49_cast_cast_cast_cast"   --->   Operation 344 'shl' 'r_V_4' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_3, i32 24"   --->   Operation 345 'bitselect' 'tmp_9' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_83 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_9"   --->   Operation 346 'zext' 'zext_ln662' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_83 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_4, i32 24, i32 55"   --->   Operation 347 'partselect' 'tmp_s' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_83 : Operation 348 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg_1, i32 %zext_ln662, i32 %tmp_s"   --->   Operation 348 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 349 [1/11] (4.13ns)   --->   "%urem_ln27 = urem i32 41, i32 %add_ln28" [dfg_199.c:27]   --->   Operation 349 'urem' 'urem_ln27' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.91>
ST_84 : Operation 350 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %mul1" [dfg_199.c:25]   --->   Operation 350 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 351 [2/2] (6.91ns)   --->   "%mul_ln26 = mul i32 %urem_ln27, i32 %val" [dfg_199.c:26]   --->   Operation 351 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.29>
ST_85 : Operation 352 [7/7] (7.29ns)   --->   "%add = dadd i64 %mul2, i64 -6.87344e+07" [dfg_199.c:24]   --->   Operation 352 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 353 [1/2] (6.91ns)   --->   "%mul_ln26 = mul i32 %urem_ln27, i32 %val" [dfg_199.c:26]   --->   Operation 353 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.29>
ST_86 : Operation 354 [6/7] (7.29ns)   --->   "%add = dadd i64 %mul2, i64 -6.87344e+07" [dfg_199.c:24]   --->   Operation 354 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 355 [6/6] (6.28ns)   --->   "%conv5 = uitodp i32 %mul_ln26" [dfg_199.c:25]   --->   Operation 355 'uitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.29>
ST_87 : Operation 356 [5/7] (7.29ns)   --->   "%add = dadd i64 %mul2, i64 -6.87344e+07" [dfg_199.c:24]   --->   Operation 356 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 357 [5/6] (6.28ns)   --->   "%conv5 = uitodp i32 %mul_ln26" [dfg_199.c:25]   --->   Operation 357 'uitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.29>
ST_88 : Operation 358 [4/7] (7.29ns)   --->   "%add = dadd i64 %mul2, i64 -6.87344e+07" [dfg_199.c:24]   --->   Operation 358 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 359 [4/6] (6.28ns)   --->   "%conv5 = uitodp i32 %mul_ln26" [dfg_199.c:25]   --->   Operation 359 'uitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.29>
ST_89 : Operation 360 [3/7] (7.29ns)   --->   "%add = dadd i64 %mul2, i64 -6.87344e+07" [dfg_199.c:24]   --->   Operation 360 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 361 [3/6] (6.28ns)   --->   "%conv5 = uitodp i32 %mul_ln26" [dfg_199.c:25]   --->   Operation 361 'uitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.29>
ST_90 : Operation 362 [2/7] (7.29ns)   --->   "%add = dadd i64 %mul2, i64 -6.87344e+07" [dfg_199.c:24]   --->   Operation 362 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 363 [2/6] (6.28ns)   --->   "%conv5 = uitodp i32 %mul_ln26" [dfg_199.c:25]   --->   Operation 363 'uitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.29>
ST_91 : Operation 364 [1/7] (7.29ns)   --->   "%add = dadd i64 %mul2, i64 -6.87344e+07" [dfg_199.c:24]   --->   Operation 364 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 365 [1/6] (6.28ns)   --->   "%conv5 = uitodp i32 %mul_ln26" [dfg_199.c:25]   --->   Operation 365 'uitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.71>
ST_92 : Operation 366 [7/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add, i64 %conv5" [dfg_199.c:25]   --->   Operation 366 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.71>
ST_93 : Operation 367 [6/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add, i64 %conv5" [dfg_199.c:25]   --->   Operation 367 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.71>
ST_94 : Operation 368 [5/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add, i64 %conv5" [dfg_199.c:25]   --->   Operation 368 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.71>
ST_95 : Operation 369 [4/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add, i64 %conv5" [dfg_199.c:25]   --->   Operation 369 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.71>
ST_96 : Operation 370 [3/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add, i64 %conv5" [dfg_199.c:25]   --->   Operation 370 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.71>
ST_97 : Operation 371 [2/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add, i64 %conv5" [dfg_199.c:25]   --->   Operation 371 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.71>
ST_98 : Operation 372 [1/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add, i64 %conv5" [dfg_199.c:25]   --->   Operation 372 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 373 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 373 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 374 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i64 %data_V_1"   --->   Operation 375 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 99 <SV = 98> <Delay = 6.94>
ST_99 : Operation 376 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 376 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 377 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 377 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 379 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 379 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 380 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_15"   --->   Operation 380 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 381 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 382 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_17"   --->   Operation 382 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 383 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 383 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 384 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_19, i1 0"   --->   Operation 384 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i54 %mantissa_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 385 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_18" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 386 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 387 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 387 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 388 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 388 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 389 [1/1] (1.63ns)   --->   "%sub_ln1311_2 = sub i11 1023, i11 %tmp_18"   --->   Operation 389 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_2"   --->   Operation 390 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 391 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_2, i12 %add_ln510"   --->   Operation 391 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 392 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i75_cast_cast_cast = sext i12 %ush_2"   --->   Operation 392 'sext' 'sh_prom_i_i_i_i_i75_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 393 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i75_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i75_cast_cast_cast"   --->   Operation 393 'zext' 'sh_prom_i_i_i_i_i75_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_5 = lshr i169 %zext_ln68_2, i169 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast"   --->   Operation 394 'lshr' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_6 = shl i169 %zext_ln68_2, i169 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast"   --->   Operation 395 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_5, i32 53"   --->   Operation 396 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_13"   --->   Operation 397 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_6, i32 53, i32 116"   --->   Operation 398 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 399 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i64 %zext_ln662_1, i64 %tmp_6"   --->   Operation 399 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 400 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i64 %val_1" [dfg_199.c:29]   --->   Operation 400 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('p_addr_1', dfg_199.c:26) [7]  (0 ns)
	'load' operation ('p_load_1', dfg_199.c:26) on array 'p' [66]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_load_1', dfg_199.c:26) on array 'p' [66]  (3.25 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [67]  (5.07 ns)

 <State 49>: 6.28ns
The critical path consists of the following:
	wire read on port 'p_17' (dfg_199.c:22) [4]  (0 ns)
	'uitodp' operation ('conv1', dfg_199.c:20) [18]  (6.28 ns)

 <State 50>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv1', dfg_199.c:20) [18]  (6.28 ns)

 <State 51>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv1', dfg_199.c:20) [18]  (6.28 ns)

 <State 52>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv1', dfg_199.c:20) [18]  (6.28 ns)

 <State 53>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv1', dfg_199.c:20) [18]  (6.28 ns)

 <State 54>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv1', dfg_199.c:20) [18]  (6.28 ns)

 <State 55>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [19]  (6.72 ns)

 <State 56>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [19]  (6.72 ns)

 <State 57>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [19]  (6.72 ns)

 <State 58>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [19]  (6.72 ns)

 <State 59>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [19]  (6.72 ns)

 <State 60>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [19]  (6.72 ns)

 <State 61>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [19]  (6.72 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add4', dfg_199.c:20) [25]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add4', dfg_199.c:20) [25]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add4', dfg_199.c:20) [25]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add4', dfg_199.c:20) [25]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add4', dfg_199.c:20) [25]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add4', dfg_199.c:20) [25]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add4', dfg_199.c:20) [25]  (7.3 ns)

 <State 69>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_10', dfg_199.c:23) [58]  (6.28 ns)

 <State 70>: 7.12ns
The critical path consists of the following:
	'fptrunc' operation ('v_12', dfg_199.c:20) [26]  (5.2 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341) [33]  (1.92 ns)

 <State 71>: 7.01ns
The critical path consists of the following:
	'load' operation ('p_load', dfg_199.c:22) on array 'p' [46]  (3.25 ns)
	'icmp' operation ('icmp_ln22', dfg_199.c:22) [47]  (2.78 ns)
	'or' operation ('or_ln22', dfg_199.c:22) [49]  (0.978 ns)

 <State 72>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', dfg_199.c:25) [63]  (6.72 ns)

 <State 73>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', dfg_199.c:25) [63]  (6.72 ns)

 <State 74>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', dfg_199.c:25) [63]  (6.72 ns)

 <State 75>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', dfg_199.c:25) [63]  (6.72 ns)

 <State 76>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', dfg_199.c:25) [63]  (6.72 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', dfg_199.c:26) [69]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', dfg_199.c:26) [69]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', dfg_199.c:26) [69]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', dfg_199.c:26) [69]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', dfg_199.c:26) [69]  (7.26 ns)

 <State 82>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', dfg_199.c:25) [64]  (6.72 ns)

 <State 83>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', dfg_199.c:25) [64]  (6.72 ns)

 <State 84>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', dfg_199.c:26) [91]  (6.91 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [65]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [65]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [65]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [65]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [65]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [65]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [65]  (7.3 ns)

 <State 92>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:25) [93]  (6.72 ns)

 <State 93>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:25) [93]  (6.72 ns)

 <State 94>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:25) [93]  (6.72 ns)

 <State 95>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:25) [93]  (6.72 ns)

 <State 96>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:25) [93]  (6.72 ns)

 <State 97>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:25) [93]  (6.72 ns)

 <State 98>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:25) [93]  (6.72 ns)

 <State 99>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [100]  (1.64 ns)
	'select' operation ('ush') [104]  (0.697 ns)
	'lshr' operation ('r.V') [107]  (0 ns)
	'select' operation ('val') [112]  (4.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
