Analysis & Synthesis report for MidiSynth
Sat Mar  3 15:55:05 2012
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|state
 12. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|state
 13. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|state
 14. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|state
 15. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|state
 16. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state
 17. State Machine - |DE1_Audio_AdcDac|audio_codec_controller:audioCodecController|currentState
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for SOPC_File:mainSystem|altpll_0:the_altpll_0
 27. Source assignments for SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3
 28. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated
 29. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated
 30. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
 31. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 32. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 34. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 37. Source assignments for SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 38. Source assignments for SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated
 39. Source assignments for SOPC_File:mainSystem|sdram_0:the_sdram_0
 40. Source assignments for SOPC_File:mainSystem|uart_0:the_uart_0
 41. Source assignments for SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 42. Source assignments for SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch
 43. Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0|altsyncram_4k01:auto_generated
 44. Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1|altsyncram_5k01:auto_generated
 45. Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2|altsyncram_6k01:auto_generated
 46. Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3|altsyncram_7k01:auto_generated
 47. Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4|altsyncram_8k01:auto_generated
 48. Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5|altsyncram_9k01:auto_generated
 49. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1
 50. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 51. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 53. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 55. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 57. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 59. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 60. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 61. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 62. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 63. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 64. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 65. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 66. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
 67. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 68. Parameter Settings for User Entity Instance: audioPLL:audioPllClockGen|altpll:altpll_component
 69. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 70. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0
 71. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1
 72. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2
 73. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3
 74. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4
 75. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5
 76. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_divide:Div0
 77. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_divide:Div1
 78. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_divide:Div2
 79. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_divide:Div3
 80. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|lpm_mult:Mult0
 81. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult3
 82. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult2
 83. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|lpm_mult:Mult0
 84. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult9
 85. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult0
 86. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult1
 87. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|lpm_mult:Mult0
 88. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|lpm_mult:Mult0
 89. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult5
 90. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|lpm_mult:Mult0
 91. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult4
 92. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult8
 93. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|lpm_mult:Mult0
 94. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult7
 95. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult6
 96. altpll Parameter Settings by Entity Instance
 97. altsyncram Parameter Settings by Entity Instance
 98. scfifo Parameter Settings by Entity Instance
 99. lpm_mult Parameter Settings by Entity Instance
100. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen"
101. Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen"
102. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen"
103. Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen"
104. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen"
105. Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen"
106. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen"
107. Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen"
108. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen"
109. Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen"
110. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen"
111. Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen"
112. Port Connectivity Checks: "audio_codec_controller:audioCodecController|i2c_controller:controller"
113. Port Connectivity Checks: "SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch"
114. Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs"
115. Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx"
116. Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx"
117. Port Connectivity Checks: "SOPC_File:mainSystem|uart_0_s1_arbitrator:the_uart_0_s1"
118. Port Connectivity Checks: "SOPC_File:mainSystem|sysid:the_sysid"
119. Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
120. Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
121. Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
122. Port Connectivity Checks: "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
123. Port Connectivity Checks: "SOPC_File:mainSystem|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
124. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
125. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
126. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
127. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1"
128. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
129. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
130. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
131. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
132. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
133. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
134. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
135. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
136. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
137. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
138. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
139. Port Connectivity Checks: "SOPC_File:mainSystem"
140. Elapsed Time Per Partition
141. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar  3 15:55:05 2012         ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; MidiSynth                                     ;
; Top-level Entity Name              ; DE1_Audio_AdcDac                              ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 6,107                                         ;
;     Total combinational functions  ; 5,742                                         ;
;     Dedicated logic registers      ; 1,672                                         ;
; Total registers                    ; 1672                                          ;
; Total pins                         ; 145                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 371,712                                       ;
; Embedded Multiplier 9-bit elements ; 12                                            ;
; Total PLLs                         ; 2                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE1_Audio_AdcDac   ; MidiSynth          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                              ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+
; adsr.vhd                            ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/adsr.vhd                               ;
; uart_0.vhd                          ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/uart_0.vhd                             ;
; sincos_lut.vhd                      ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/sincos_lut.vhd                         ;
; waveform_gen.vhd                    ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/waveform_gen.vhd                       ;
; i2c_controller.vhdl                 ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/i2c_controller.vhdl                    ;
; uC_timer.vhd                        ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/uC_timer.vhd                           ;
; sysid.vhd                           ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/sysid.vhd                              ;
; SOPC_File.vhd                       ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/SOPC_File.vhd                          ;
; sdram_0.vhd                         ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/sdram_0.vhd                            ;
; onchip_memory2_0.vhd                ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/onchip_memory2_0.vhd                   ;
; jtag_uart_0.vhd                     ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/jtag_uart_0.vhd                        ;
; delayCounter.vhd                    ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/delayCounter.vhd                       ;
; DE1_Audio_AdcDac.vhd                ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/DE1_Audio_AdcDac.vhd                   ;
; cpu_0_test_bench.vhd                ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_test_bench.vhd                   ;
; cpu_0_oci_test_bench.vhd            ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_oci_test_bench.vhd               ;
; cpu_0_jtag_debug_module_wrapper.vhd ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_jtag_debug_module_wrapper.vhd    ;
; cpu_0_jtag_debug_module_tck.vhd     ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_jtag_debug_module_tck.vhd        ;
; cpu_0_jtag_debug_module_sysclk.vhd  ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_jtag_debug_module_sysclk.vhd     ;
; cpu_0.vhd                           ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0.vhd                              ;
; char_lcd.vhd                        ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/char_lcd.vhd                           ;
; audioPLL.vhd                        ; yes             ; User Wizard-Generated File                            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/audioPLL.vhd                           ;
; audio_codec_controller.vhd          ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/audio_codec_controller.vhd             ;
; adc_dac_controller.vhd              ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/adc_dac_controller.vhd                 ;
; altpll_0.vhd                        ; yes             ; User VHDL File                                        ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/altpll_0.vhd                           ;
; altpll.tdf                          ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf                            ;
; altsyncram.tdf                      ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                        ;
; db/altsyncram_vaf1.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_vaf1.tdf                 ;
; cpu_0_rf_ram_a.mif                  ; yes             ; Auto-Found Memory Initialization File                 ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_rf_ram_a.mif                     ;
; db/altsyncram_0bf1.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_0bf1.tdf                 ;
; cpu_0_rf_ram_b.mif                  ; yes             ; Auto-Found Memory Initialization File                 ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_rf_ram_b.mif                     ;
; db/altsyncram_c572.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_c572.tdf                 ;
; cpu_0_ociram_default_contents.mif   ; yes             ; Auto-Found Memory Initialization File                 ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_ociram_default_contents.mif      ;
; db/altsyncram_e502.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_e502.tdf                 ;
; altera_std_synchronizer.v           ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v             ;
; sld_virtual_jtag_basic.v            ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v              ;
; scfifo.tdf                          ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf                            ;
; db/scfifo_1n21.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/scfifo_1n21.tdf                     ;
; db/a_dpfifo_8t21.tdf                ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/a_dpfifo_8t21.tdf                   ;
; db/a_fefifo_7cf.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/a_fefifo_7cf.tdf                    ;
; db/cntr_rj7.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/cntr_rj7.tdf                        ;
; db/dpram_5h21.tdf                   ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/dpram_5h21.tdf                      ;
; db/altsyncram_9tl1.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_9tl1.tdf                 ;
; db/cntr_fjb.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/cntr_fjb.tdf                        ;
; alt_jtag_atlantic.v                 ; yes             ; Encrypted Megafunction                                ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                   ;
; db/altsyncram_u3c1.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_u3c1.tdf                 ;
; onchip_memory2_0.hex                ; yes             ; Auto-Found Memory Initialization File                 ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/onchip_memory2_0.hex                   ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction                                ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                           ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction                                ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                        ;
; db/altsyncram_4k01.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_4k01.tdf                 ;
; MidiSynth.DE1_Audio_AdcDac0.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/MidiSynth.DE1_Audio_AdcDac0.rtl.mif ;
; db/altsyncram_5k01.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_5k01.tdf                 ;
; MidiSynth.DE1_Audio_AdcDac1.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/MidiSynth.DE1_Audio_AdcDac1.rtl.mif ;
; db/altsyncram_6k01.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_6k01.tdf                 ;
; MidiSynth.DE1_Audio_AdcDac2.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/MidiSynth.DE1_Audio_AdcDac2.rtl.mif ;
; db/altsyncram_7k01.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_7k01.tdf                 ;
; MidiSynth.DE1_Audio_AdcDac3.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/MidiSynth.DE1_Audio_AdcDac3.rtl.mif ;
; db/altsyncram_8k01.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_8k01.tdf                 ;
; MidiSynth.DE1_Audio_AdcDac4.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/MidiSynth.DE1_Audio_AdcDac4.rtl.mif ;
; db/altsyncram_9k01.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_9k01.tdf                 ;
; MidiSynth.DE1_Audio_AdcDac5.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/MidiSynth.DE1_Audio_AdcDac5.rtl.mif ;
; lpm_divide.tdf                      ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/lpm_divide.tdf                        ;
; db/lpm_divide_bso.tdf               ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/lpm_divide_bso.tdf                  ;
; db/abs_divider_obg.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/abs_divider_obg.tdf                 ;
; db/alt_u_div_s2f.tdf                ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/alt_u_div_s2f.tdf                   ;
; db/add_sub_lkc.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_lkc.tdf                     ;
; db/add_sub_mkc.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_mkc.tdf                     ;
; db/lpm_abs_kq9.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/lpm_abs_kq9.tdf                     ;
; db/lpm_abs_0s9.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/lpm_abs_0s9.tdf                     ;
; db/lpm_divide_jto.tdf               ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/lpm_divide_jto.tdf                  ;
; db/abs_divider_0dg.tdf              ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/abs_divider_0dg.tdf                 ;
; db/alt_u_div_c5f.tdf                ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/alt_u_div_c5f.tdf                   ;
; db/lpm_abs_sr9.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/lpm_abs_sr9.tdf                     ;
; lpm_mult.tdf                        ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf                          ;
; db/mult_d8t.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/mult_d8t.tdf                        ;
; multcore.tdf                        ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/multcore.tdf                          ;
; mpar_add.tdf                        ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/mpar_add.tdf                          ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                       ;
; db/add_sub_05h.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_05h.tdf                     ;
; db/add_sub_ufh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_ufh.tdf                     ;
; altshift.tdf                        ; yes             ; Megafunction                                          ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/altshift.tdf                          ;
; db/add_sub_u4h.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_u4h.tdf                     ;
; db/add_sub_sfh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_sfh.tdf                     ;
; db/add_sub_v4h.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_v4h.tdf                     ;
; db/add_sub_tfh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_tfh.tdf                     ;
; db/add_sub_m3h.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_m3h.tdf                     ;
; db/add_sub_rfh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/add_sub_rfh.tdf                     ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 6,107    ;
;                                             ;          ;
; Total combinational functions               ; 5742     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2149     ;
;     -- 3 input functions                    ; 2132     ;
;     -- <=2 input functions                  ; 1461     ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 4055     ;
;     -- arithmetic mode                      ; 1687     ;
;                                             ;          ;
; Total registers                             ; 1672     ;
;     -- Dedicated logic registers            ; 1672     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 145      ;
; Total memory bits                           ; 371712   ;
; Embedded Multiplier 9-bit elements          ; 12       ;
; Total PLLs                                  ; 2        ;
;     -- PLLs                                 ; 2        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1437     ;
; Total fan-out                               ; 26830    ;
; Average fan-out                             ; 3.44     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_Audio_AdcDac                                                                                                         ; 5742 (9)          ; 1672 (0)     ; 371712      ; 12           ; 0       ; 6         ; 145  ; 0            ; |DE1_Audio_AdcDac                                                                                                                                                                                                                                                                     ;              ;
;    |SOPC_File:mainSystem|                                                                                                 ; 2121 (1)          ; 1190 (0)     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem                                                                                                                                                                                                                                                ;              ;
;       |SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch                                                                                                                                                                   ;              ;
;       |altpll_0:the_altpll_0|                                                                                             ; 4 (4)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0                                                                                                                                                                                                                          ;              ;
;          |altpll:sd1|                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1                                                                                                                                                                                                               ;              ;
;          |altpll_0_stdsync_sv6:stdsync2|                                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                            ;              ;
;             |altpll_0_dffpipe_l2c:dffpipe3|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                              ;              ;
;       |altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave                                                                                                                                                                                           ;              ;
;       |char_lcd:the_char_lcd|                                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|char_lcd:the_char_lcd                                                                                                                                                                                                                          ;              ;
;       |char_lcd_control_slave_arbitrator:the_char_lcd_control_slave|                                                      ; 21 (21)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|char_lcd_control_slave_arbitrator:the_char_lcd_control_slave                                                                                                                                                                                   ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 917 (699)         ; 501 (317)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 218 (18)          ; 183 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 97 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 86 (86)           ; 46 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_c572:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_vaf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_0bf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 159 (159)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 24 (24)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 31 (31)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 143 (41)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 51 (51)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                                                             ; 1 (1)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0                                                                                                                                                                                                          ;              ;
;          |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                ;              ;
;             |altsyncram_u3c1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated                                                                                                                                                 ;              ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                                                            ; 32 (32)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                                                                                                                                                                         ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 417 (366)         ; 235 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 108 (58)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ;              ;
;       |uC_timer:the_uC_timer|                                                                                             ; 123 (123)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uC_timer:the_uC_timer                                                                                                                                                                                                                          ;              ;
;       |uC_timer_s1_arbitrator:the_uC_timer_s1|                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uC_timer_s1_arbitrator:the_uC_timer_s1                                                                                                                                                                                                         ;              ;
;       |uart_0:the_uart_0|                                                                                                 ; 126 (0)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0                                                                                                                                                                                                                              ;              ;
;          |uart_0_regs:the_uart_0_regs|                                                                                    ; 40 (40)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs                                                                                                                                                                                                  ;              ;
;          |uart_0_rx:the_uart_0_rx|                                                                                        ; 49 (49)           ; 39 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx                                                                                                                                                                                                      ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                  ;              ;
;          |uart_0_tx:the_uart_0_tx|                                                                                        ; 37 (37)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx                                                                                                                                                                                                      ;              ;
;       |uart_0_s1_arbitrator:the_uart_0_s1|                                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0_s1_arbitrator:the_uart_0_s1                                                                                                                                                                                                             ;              ;
;    |adc_dac_controller:adcDacController|                                                                                  ; 3273 (872)        ; 316 (52)     ; 294912      ; 12           ; 0       ; 6         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController                                                                                                                                                                                                                                 ;              ;
;       |adsr:\GenerateWave:0:adsrGen|                                                                                      ; 73 (73)           ; 43 (43)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen                                                                                                                                                                                                    ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|lpm_mult:Mult0                                                                                                                                                                                     ;              ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                             ;              ;
;       |adsr:\GenerateWave:1:adsrGen|                                                                                      ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen                                                                                                                                                                                                    ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|lpm_mult:Mult0                                                                                                                                                                                     ;              ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                             ;              ;
;       |adsr:\GenerateWave:2:adsrGen|                                                                                      ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen                                                                                                                                                                                                    ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|lpm_mult:Mult0                                                                                                                                                                                     ;              ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                             ;              ;
;       |adsr:\GenerateWave:3:adsrGen|                                                                                      ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen                                                                                                                                                                                                    ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|lpm_mult:Mult0                                                                                                                                                                                     ;              ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                             ;              ;
;       |adsr:\GenerateWave:4:adsrGen|                                                                                      ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen                                                                                                                                                                                                    ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|lpm_mult:Mult0                                                                                                                                                                                     ;              ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                             ;              ;
;       |adsr:\GenerateWave:5:adsrGen|                                                                                      ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen                                                                                                                                                                                                    ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|lpm_mult:Mult0                                                                                                                                                                                     ;              ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                             ;              ;
;       |lpm_divide:Div0|                                                                                                   ; 442 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div0                                                                                                                                                                                                                 ;              ;
;          |lpm_divide_bso:auto_generated|                                                                                  ; 442 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div0|lpm_divide_bso:auto_generated                                                                                                                                                                                   ;              ;
;             |abs_divider_obg:divider|                                                                                     ; 442 (30)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider                                                                                                                                                           ;              ;
;                |alt_u_div_s2f:divider|                                                                                    ; 390 (390)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider                                                                                                                                     ;              ;
;                |lpm_abs_0s9:my_abs_num|                                                                                   ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_0s9:my_abs_num                                                                                                                                    ;              ;
;       |lpm_divide:Div1|                                                                                                   ; 413 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div1                                                                                                                                                                                                                 ;              ;
;          |lpm_divide_bso:auto_generated|                                                                                  ; 413 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div1|lpm_divide_bso:auto_generated                                                                                                                                                                                   ;              ;
;             |abs_divider_obg:divider|                                                                                     ; 413 (30)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div1|lpm_divide_bso:auto_generated|abs_divider_obg:divider                                                                                                                                                           ;              ;
;                |alt_u_div_s2f:divider|                                                                                    ; 362 (362)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div1|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider                                                                                                                                     ;              ;
;                |lpm_abs_0s9:my_abs_num|                                                                                   ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div1|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_0s9:my_abs_num                                                                                                                                    ;              ;
;       |lpm_divide:Div2|                                                                                                   ; 429 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div2                                                                                                                                                                                                                 ;              ;
;          |lpm_divide_bso:auto_generated|                                                                                  ; 429 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div2|lpm_divide_bso:auto_generated                                                                                                                                                                                   ;              ;
;             |abs_divider_obg:divider|                                                                                     ; 429 (30)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div2|lpm_divide_bso:auto_generated|abs_divider_obg:divider                                                                                                                                                           ;              ;
;                |alt_u_div_s2f:divider|                                                                                    ; 376 (376)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div2|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider                                                                                                                                     ;              ;
;                |lpm_abs_0s9:my_abs_num|                                                                                   ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div2|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_0s9:my_abs_num                                                                                                                                    ;              ;
;       |lpm_divide:Div3|                                                                                                   ; 469 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div3                                                                                                                                                                                                                 ;              ;
;          |lpm_divide_jto:auto_generated|                                                                                  ; 469 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div3|lpm_divide_jto:auto_generated                                                                                                                                                                                   ;              ;
;             |abs_divider_0dg:divider|                                                                                     ; 469 (16)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div3|lpm_divide_jto:auto_generated|abs_divider_0dg:divider                                                                                                                                                           ;              ;
;                |alt_u_div_c5f:divider|                                                                                    ; 429 (429)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div3|lpm_divide_jto:auto_generated|abs_divider_0dg:divider|alt_u_div_c5f:divider                                                                                                                                     ;              ;
;                |lpm_abs_0s9:my_abs_num|                                                                                   ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_divide:Div3|lpm_divide_jto:auto_generated|abs_divider_0dg:divider|lpm_abs_0s9:my_abs_num                                                                                                                                    ;              ;
;       |lpm_mult:Mult0|                                                                                                    ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult0                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 48 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_v4h:auto_generated|                                                                            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_tfh:auto_generated|                                                                         ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult1|                                                                                                    ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult1                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 37 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_05h:auto_generated|                                                                            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_ufh:auto_generated|                                                                         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult2|                                                                                                    ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult2                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 35 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_05h:auto_generated|                                                                            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_ufh:auto_generated|                                                                         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult3|                                                                                                    ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult3                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 35 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_05h:auto_generated|                                                                            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_ufh:auto_generated|                                                                         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult4|                                                                                                    ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult4                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 46 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_v4h:auto_generated|                                                                            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_tfh:auto_generated|                                                                         ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult5|                                                                                                    ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult5                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 41 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_m3h:auto_generated|                                                                            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m3h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_rfh:auto_generated|                                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult6|                                                                                                    ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult6                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 36 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_05h:auto_generated|                                                                            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_ufh:auto_generated|                                                                         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult7|                                                                                                    ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult7                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 39 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_v4h:auto_generated|                                                                            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_tfh:auto_generated|                                                                         ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult8|                                                                                                    ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult8                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 37 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult8|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_05h:auto_generated|                                                                            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_ufh:auto_generated|                                                                         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated                                                                                                          ;              ;
;       |lpm_mult:Mult9|                                                                                                    ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult9                                                                                                                                                                                                                  ;              ;
;          |multcore:mult_core|                                                                                             ; 33 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core                                                                                                                                                                                               ;              ;
;             |mpar_add:padder|                                                                                             ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                                                                                                                               ;              ;
;                |lpm_add_sub:adder[0]|                                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                          ;              ;
;                   |add_sub_u4h:auto_generated|                                                                            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated                                                                                                                               ;              ;
;                |mpar_add:sub_par_add|                                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                          ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                     ;              ;
;                      |add_sub_sfh:auto_generated|                                                                         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated                                                                                                          ;              ;
;       |waveform_gen:\GenerateWave:0:waveGen|                                                                              ; 32 (32)           ; 21 (21)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen                                                                                                                                                                                            ;              ;
;          |sincos_lut:lut|                                                                                                 ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut                                                                                                                                                                             ;              ;
;             |altsyncram:Mux10_rtl_0|                                                                                      ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0                                                                                                                                                      ;              ;
;                |altsyncram_4k01:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0|altsyncram_4k01:auto_generated                                                                                                                       ;              ;
;       |waveform_gen:\GenerateWave:1:waveGen|                                                                              ; 31 (31)           ; 20 (20)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen                                                                                                                                                                                            ;              ;
;          |sincos_lut:lut|                                                                                                 ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut                                                                                                                                                                             ;              ;
;             |altsyncram:Mux10_rtl_1|                                                                                      ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1                                                                                                                                                      ;              ;
;                |altsyncram_5k01:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1|altsyncram_5k01:auto_generated                                                                                                                       ;              ;
;       |waveform_gen:\GenerateWave:2:waveGen|                                                                              ; 32 (32)           ; 30 (30)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen                                                                                                                                                                                            ;              ;
;          |sincos_lut:lut|                                                                                                 ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut                                                                                                                                                                             ;              ;
;             |altsyncram:Mux10_rtl_2|                                                                                      ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2                                                                                                                                                      ;              ;
;                |altsyncram_6k01:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2|altsyncram_6k01:auto_generated                                                                                                                       ;              ;
;       |waveform_gen:\GenerateWave:3:waveGen|                                                                              ; 30 (30)           ; 28 (28)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen                                                                                                                                                                                            ;              ;
;          |sincos_lut:lut|                                                                                                 ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut                                                                                                                                                                             ;              ;
;             |altsyncram:Mux10_rtl_3|                                                                                      ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3                                                                                                                                                      ;              ;
;                |altsyncram_7k01:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3|altsyncram_7k01:auto_generated                                                                                                                       ;              ;
;       |waveform_gen:\GenerateWave:4:waveGen|                                                                              ; 32 (32)           ; 31 (31)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen                                                                                                                                                                                            ;              ;
;          |sincos_lut:lut|                                                                                                 ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut                                                                                                                                                                             ;              ;
;             |altsyncram:Mux10_rtl_4|                                                                                      ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4                                                                                                                                                      ;              ;
;                |altsyncram_8k01:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4|altsyncram_8k01:auto_generated                                                                                                                       ;              ;
;       |waveform_gen:\GenerateWave:5:waveGen|                                                                              ; 31 (31)           ; 31 (31)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen                                                                                                                                                                                            ;              ;
;          |sincos_lut:lut|                                                                                                 ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut                                                                                                                                                                             ;              ;
;             |altsyncram:Mux10_rtl_5|                                                                                      ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5                                                                                                                                                      ;              ;
;                |altsyncram_9k01:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5|altsyncram_9k01:auto_generated                                                                                                                       ;              ;
;    |audioPLL:audioPllClockGen|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|audioPLL:audioPllClockGen                                                                                                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|audioPLL:audioPllClockGen|altpll:altpll_component                                                                                                                                                                                                                   ;              ;
;    |audio_codec_controller:audioCodecController|                                                                          ; 145 (34)          ; 57 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|audio_codec_controller:audioCodecController                                                                                                                                                                                                                         ;              ;
;       |i2c_controller:controller|                                                                                         ; 111 (111)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|audio_codec_controller:audioCodecController|i2c_controller:controller                                                                                                                                                                                               ;              ;
;    |delayCounter:adcDacControllerStartDelay|                                                                              ; 72 (72)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|delayCounter:adcDacControllerStartDelay                                                                                                                                                                                                                             ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|sld_hub:auto_hub                                                                                                                                                                                                                                                    ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                           ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                            ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                          ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_0_ociram_default_contents.mif   ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_a.mif                  ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_b.mif                  ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                ;
; SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; onchip_memory2_0.hex                ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0|altsyncram_4k01:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; MidiSynth.DE1_Audio_AdcDac0.rtl.mif ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1|altsyncram_5k01:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; MidiSynth.DE1_Audio_AdcDac1.rtl.mif ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2|altsyncram_6k01:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; MidiSynth.DE1_Audio_AdcDac2.rtl.mif ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3|altsyncram_7k01:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; MidiSynth.DE1_Audio_AdcDac3.rtl.mif ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4|altsyncram_8k01:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; MidiSynth.DE1_Audio_AdcDac4.rtl.mif ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5|altsyncram_9k01:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; MidiSynth.DE1_Audio_AdcDac5.rtl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; N/A          ; N/A     ; N/A          ; N/A          ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0 ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/altpll_0.vhd ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE1_Audio_AdcDac|audioPLL:audioPllClockGen                  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/audioPLL.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|state ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release                     ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                                   ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                                   ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                                   ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                                   ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|state ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release                     ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                                   ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                                   ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                                   ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                                   ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|state ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release                     ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                                   ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                                   ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                                   ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                                   ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|state ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release                     ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                                   ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                                   ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                                   ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                                   ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|state ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release                     ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                                   ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                                   ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                                   ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                                   ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release                     ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                                   ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                                   ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                                   ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                                   ;
+-----------------+----------------+-----------------+---------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|audio_codec_controller:audioCodecController|currentState                                                                                                                       ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+
; Name                                ; currentState.stop ; currentState.incrementMuxSelectBits ; currentState.turnOffi2cControl ; currentState.checkAcknowledge ; currentState.transmit ; currentState.resetState ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+
; currentState.resetState             ; 0                 ; 0                                   ; 0                              ; 0                             ; 0                     ; 0                       ;
; currentState.transmit               ; 0                 ; 0                                   ; 0                              ; 0                             ; 1                     ; 1                       ;
; currentState.checkAcknowledge       ; 0                 ; 0                                   ; 0                              ; 1                             ; 0                     ; 1                       ;
; currentState.turnOffi2cControl      ; 0                 ; 0                                   ; 1                              ; 0                             ; 0                     ; 1                       ;
; currentState.incrementMuxSelectBits ; 0                 ; 1                                   ; 0                              ; 0                             ; 0                     ; 1                       ;
; currentState.stop                   ; 1                 ; 0                                   ; 0                              ; 0                             ; 0                     ; 1                       ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch|data_out                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                           ;
+-----------------------------------------------------------+----------------------------------------------------------+------------------------+
; Latch Name                                                ; Latch Enable Signal                                      ; Free of Timing Hazards ;
+-----------------------------------------------------------+----------------------------------------------------------+------------------------+
; adc_dac_controller:adcDacController|waveFromGenerator[10] ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[6]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[2]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[14] ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[5]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[9]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[1]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[13] ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[8]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[4]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[0]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[12] ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[11] ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[7]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[3]  ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; adc_dac_controller:adcDacController|waveFromGenerator[15] ; adc_dac_controller:adcDacController|waveFromGenerator[0] ; yes                    ;
; Number of user-specified and inferred latches = 16        ;                                                          ;                        ;
+-----------------------------------------------------------+----------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                              ; Lost fanout                                                                                                                                                                                                                    ;
; adc_dac_controller:adcDacController|velocityValue[11]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[10..15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_addr[4..5]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|W_ienable_reg[3..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|W_ipending_reg[3..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|W_control_rd_data[3..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                            ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                               ;
; adc_dac_controller:adcDacController|velocityValue[1..10]                                                                                                                                                           ; Merged with adc_dac_controller:adcDacController|velocityValue[0]                                                                                                                                                               ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[0]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[0]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[0..1]                                                                                                                           ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[0]                                                                                                                              ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                              ; Merged with SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                              ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                        ; Merged with SOPC_File:mainSystem|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[0]                                                                                                      ; Merged with SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                      ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                            ; Merged with SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                             ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[15]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[15]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[14]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[14]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[13]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[13]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[12]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[12]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[11]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[11]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[10]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[10]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[9]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[9]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[8]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[8]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[7]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[7]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[6]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[6]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[5]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[5]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[4]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[4]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[3]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[3]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[2]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[2]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[1]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[1]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[0]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[0]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|step_divider[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|step_divider[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|step_divider[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|step_divider[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|step_divider[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|step_divider[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|step_divider[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|step_divider[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|step_divider[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|step_divider[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|step_divider[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|step_divider[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|step_divider[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|step_divider[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|step_divider[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|step_divider[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|step_divider[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|step_divider[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|step_divider[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|step_divider[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|step_divider[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|step_divider[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|step_divider[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|step_divider[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|step_divider[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|step_divider[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|step_divider[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|step_divider[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|step_divider[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|step_divider[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_divider[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|step_pulse                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_pulse                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|step_pulse                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_pulse                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|step_pulse                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_pulse                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|step_pulse                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_pulse                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|step_pulse                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|step_pulse                                                                                                                                        ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_next[2]                                                                                                                                                                 ; Merged with SOPC_File:mainSystem|sdram_0:the_sdram_0|i_next[0]                                                                                                                                                                 ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|m_next[2,5..6,8]                                                                                                                                                          ; Merged with SOPC_File:mainSystem|sdram_0:the_sdram_0|m_next[1]                                                                                                                                                                 ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|phase_acc[0]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[1]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[1]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[1]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[0]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[1]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|phase_acc[0]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[1]                                                                                                                              ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[2] ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[1] ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|phase_acc[1]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[2]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[2]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|phase_acc[1]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[1]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|phase_acc[1]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[2]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|phase_acc[1]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[2]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[3]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[3]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|phase_acc[1]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[3]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[4]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[3]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[4]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[4]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[5]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[5]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[6]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[6]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[7]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[4]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[5]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[7]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[8]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[5]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[6]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[8]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[9]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[6]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[7]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[9]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[10]                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[7]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[8]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|phase_acc[10]                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[11]                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[8]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[9]                                                                                                                              ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[9]                                                                                                                              ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[10]                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[10]                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[11]                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|phase_acc[11]                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|phase_acc[12]                                                                                                                             ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                      ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                             ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                  ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1                                                                         ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                   ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                      ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                                                          ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                  ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0..1]                                                                                   ; Lost fanout                                                                                                                                                                                                                    ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[0]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[0]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[0]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[0]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[0]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[0]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[0]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[0]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[0]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[0]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[7]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[7]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[7]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[7]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[7]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[7]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[7]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[7]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[7]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[7]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[6]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[6]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[6]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[6]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[6]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[6]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[6]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[6]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[6]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[6]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[5]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[5]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[5]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[5]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[5]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[5]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[5]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[5]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[5]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[5]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[4]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[4]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[4]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[4]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[4]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[4]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[4]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[4]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[4]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[4]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[3]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[3]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[3]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[3]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[3]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[3]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[3]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[3]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[3]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[3]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[2]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[2]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[2]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[2]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[2]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[2]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[2]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[2]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[2]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[2]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[1]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[1]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[1]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[1]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[1]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[1]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[1]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[1]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[1]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[1]                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|state.s_attack                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_attack                                                                                                                                    ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|state.s_attack                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_attack                                                                                                                                    ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|state.s_attack                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_attack                                                                                                                                    ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|state.s_attack                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_attack                                                                                                                                    ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|state.s_attack                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_attack                                                                                                                                    ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|state.s_sustain                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_sustain                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|state.s_sustain                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_sustain                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|state.s_sustain                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_sustain                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|state.s_sustain                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_sustain                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|state.s_sustain                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_sustain                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|state.s_release                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_release                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|state.s_release                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_release                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|state.s_release                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_release                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|state.s_release                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_release                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|state.s_release                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_release                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|state.s_decay                                                                                                                                     ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_decay                                                                                                                                     ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|state.s_decay                                                                                                                                     ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_decay                                                                                                                                     ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|state.s_decay                                                                                                                                     ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_decay                                                                                                                                     ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|state.s_decay                                                                                                                                     ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_decay                                                                                                                                     ;
; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|state.s_decay                                                                                                                                     ; Merged with adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state.s_decay                                                                                                                                     ;
; Total Number of Removed Registers = 448                                                                                                                                                                            ;                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                          ; Stuck at GND              ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1],                              ;
;                                                                                                                                         ; due to stuck port data_in ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable,                            ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1, ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1,        ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer,                                 ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1],                     ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]                      ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break         ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]        ; Stuck at GND              ; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                      ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable      ; Stuck at GND              ; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]          ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1672  ;
; Number of registers using Synchronous Clear  ; 103   ;
; Number of registers using Synchronous Load   ; 221   ;
; Number of registers using Asynchronous Clear ; 1055  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 779   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[0]                                                                                                                                ; 3       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[1]                                                                                                                                ; 3       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[2]                                                                                                                                ; 3       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[3]                                                                                                                                ; 3       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[6]                                                                                                                                ; 3       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[8]                                                                                                                                ; 3       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[9]                                                                                                                                ; 3       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[14]                                                                                                                               ; 3       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|internal_counter[15]                                                                                                                               ; 3       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                             ; 1       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                             ; 2       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                             ; 2       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                             ; 2       ;
; audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[5]                                                                                                           ; 8       ;
; audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[4]                                                                                                           ; 6       ;
; audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[0]                                                                                                           ; 9       ;
; audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[1]                                                                                                           ; 13      ;
; audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[3]                                                                                                           ; 14      ;
; audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[2]                                                                                                           ; 14      ;
; audio_codec_controller:audioCodecController|i2c_controller:controller|sclk                                                                                                                    ; 2       ;
; SOPC_File:mainSystem|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest                                                                                ; 20      ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                           ; 7       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|m_state[0]                                                                                                                                           ; 60      ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                             ; 1       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|m_next[0]                                                                                                                                            ; 5       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                             ; 1       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                             ; 1       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                             ; 1       ;
; adc_dac_controller:adcDacController|leftOutCounter[3]                                                                                                                                         ; 8       ;
; adc_dac_controller:adcDacController|leftOutCounter[2]                                                                                                                                         ; 7       ;
; adc_dac_controller:adcDacController|leftOutCounter[1]                                                                                                                                         ; 5       ;
; adc_dac_controller:adcDacController|leftOutCounter[0]                                                                                                                                         ; 5       ;
; adc_dac_controller:adcDacController|rightOutCounter[3]                                                                                                                                        ; 8       ;
; adc_dac_controller:adcDacController|rightOutCounter[2]                                                                                                                                        ; 7       ;
; adc_dac_controller:adcDacController|rightOutCounter[1]                                                                                                                                        ; 5       ;
; adc_dac_controller:adcDacController|rightOutCounter[0]                                                                                                                                        ; 5       ;
; audio_codec_controller:audioCodecController|i2c_controller:controller|stop_out                                                                                                                ; 3       ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                        ; 4       ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                     ; 11      ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n               ; 2       ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|F_pc[22]                                                                                                                                                 ; 23      ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|internal_i_read                                                                                                                                          ; 26      ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n ; 4       ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                            ; 5       ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                     ; 5       ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|F_pc[11]                                                                                                                                                 ; 4       ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                                                                      ; 1       ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                           ; 9       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                  ; 2       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                   ; 2       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                   ; 2       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                   ; 2       ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                   ; 2       ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]                                           ; 2       ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]                                           ; 2       ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]                                           ; 2       ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                        ; 1       ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                         ; 3       ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_shift_empty                                                                                                                 ; 2       ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|internal_tx_ready                                                                                                              ; 6       ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                         ; 1       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[15]                                                                                                                              ; 2       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[14]                                                                                                                              ; 2       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[9]                                                                                                                               ; 2       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[8]                                                                                                                               ; 2       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[6]                                                                                                                               ; 2       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[3]                                                                                                                               ; 2       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[2]                                                                                                                               ; 2       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[1]                                                                                                                               ; 2       ;
; SOPC_File:mainSystem|altpll_0:the_altpll_0|pfdena_reg                                                                                                                                         ; 2       ;
; SOPC_File:mainSystem|uC_timer:the_uC_timer|period_l_register[0]                                                                                                                               ; 2       ;
; adc_dac_controller:adcDacController|note[4]                                                                                                                                                   ; 123     ;
; adc_dac_controller:adcDacController|note[1]                                                                                                                                                   ; 147     ;
; adc_dac_controller:adcDacController|note[5]                                                                                                                                                   ; 144     ;
; adc_dac_controller:adcDacController|note[3]                                                                                                                                                   ; 141     ;
; adc_dac_controller:adcDacController|note[2]                                                                                                                                                   ; 133     ;
; adc_dac_controller:adcDacController|note[0]                                                                                                                                                   ; 158     ;
; sld_hub:auto_hub|tdo                                                                                                                                                                          ; 2       ;
; Total number of inverted registers = 78                                                                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                       ; Megafunction                                                                                    ; Type ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[1]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[2]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[3]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[4]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[5]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[6]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[7]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[8]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[9]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[10] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[11] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|sin_out[0]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[1]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[2]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[3]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[4]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[5]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[6]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[7]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[8]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[9]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[10] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[11] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|sin_out[0]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[1]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[2]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[3]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[4]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[5]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[6]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[7]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[8]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[9]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[10] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[11] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|sin_out[0]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[1]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[2]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[3]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[4]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[5]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[6]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[7]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[8]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[9]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[10] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[11] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|sin_out[0]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[1]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[2]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[3]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[4]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[5]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[6]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[7]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[8]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[9]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[10] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[11] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|sin_out[0]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[1]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[2]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[3]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[4]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[5]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[6]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[7]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[8]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[9]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[10] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[11] ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|sin_out[0]  ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0 ; ROM  ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|internal_d_byteenable[0]                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_src2[1]                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_src1[29]                                                                                                                                                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_src1[24]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_shift_rot_result[31]                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|D_iw[10]                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|LRCounter[4]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|bitClockCounter[1]                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE1_Audio_AdcDac|audio_codec_controller:audioCodecController|i2cClockCounter[11]                                                                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_alu_result[1]                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_src2[28]                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_control_rd_data[2]                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|i_refs[2]                                                                                                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[10]                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|char_lcd_control_slave_arbitrator:the_char_lcd_control_slave|char_lcd_control_slave_wait_counter[2]                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[4]                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|d_writedata[25]                                                                                                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_alu_result[30]                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[34] ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[23] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[3]                                                                                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|internal_d_byteenable[2]                                                                                                                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|i_state[2]                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                             ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_dqm[0]                                                                                                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|phase_counter[1]                                                                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|phase_counter[0]                                                                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|phase_counter[0]                                                                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|phase_counter[4]                                                                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|phase_counter[0]                                                                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|phase_counter[0]                                                                                                                                        ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_addr[11]                                                                                                                                                                      ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_addr[5]                                                                                                                                                                       ;
; 261:1              ; 6 bits    ; 1044 LEs      ; 18 LEs               ; 1026 LEs               ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_addr[7]                                                                                                                                                                       ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_state[8]                                                                                                                                                                      ;
; 519:1              ; 8 bits    ; 2768 LEs      ; 0 LEs                ; 2768 LEs               ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|active_addr[3]                                                                                                                                                                  ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_state[6]                                                                                                                                                                      ;
; 266:1              ; 33 bits   ; 5841 LEs      ; 0 LEs                ; 5841 LEs               ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                                  ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_state[3]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|F_pc[11]                                                                                                                                                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|note[5]                                                                                                                                                                              ;
; 10:1               ; 12 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|level[0]                                                                                                                                                ;
; 10:1               ; 12 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|level[0]                                                                                                                                                ;
; 10:1               ; 12 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|level[8]                                                                                                                                                ;
; 10:1               ; 12 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|level[7]                                                                                                                                                ;
; 10:1               ; 12 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|level[5]                                                                                                                                                ;
; 10:1               ; 12 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|level[10]                                                                                                                                               ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_data[2]                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_logic_result[11]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|module_input1[16]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter_next_value[1]                                                                                          ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_rf_wr_data[23]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_rf_wr_data[2]                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[2]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|A_WE_StdLogicVector                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector                             ;
; 8:1                ; 11 bits   ; 55 LEs        ; 33 LEs               ; 22 LEs                 ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveFromGenerator[1]                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|D_dst_regnum[2]                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveFromGenerator[13]                                                                                                                                                                ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|state                                                                                                                                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|state                                                                                                                                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|state                                                                                                                                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|state                                                                                                                                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|state                                                                                                                                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|state                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE1_Audio_AdcDac|sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE1_Audio_AdcDac|sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE1_Audio_AdcDac|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE1_Audio_AdcDac|sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE1_Audio_AdcDac|sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |DE1_Audio_AdcDac|sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE1_Audio_AdcDac|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|altpll_0:the_altpll_0 ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|sdram_0:the_sdram_0 ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]                  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0           ;
+----------------------+-------+------+---------------------------+


+---------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|uart_0:the_uart_0 ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                ;
+-----------------------------+-------+------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                         ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0|altsyncram_4k01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1|altsyncram_5k01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2|altsyncram_6k01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3|altsyncram_7k01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4|altsyncram_8k01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5|altsyncram_9k01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1 ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; -167              ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                        ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                           ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_vaf1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                           ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_0bf1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                      ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                    ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                            ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                         ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_c572                   ; Untyped                                                                                                                                                                                         ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                          ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                             ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                   ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                  ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                           ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                   ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                   ;
; RESERVED                ; 0                                ; Signed Integer                                                                   ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                   ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                   ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                   ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; onchip_memory2_0.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_u3c1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioPLL:audioPllClockGen|altpll:altpll_component ;
+-------------------------------+----------------------------+-----------------------------------+
; Parameter Name                ; Value                      ; Type                              ;
+-------------------------------+----------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                           ;
; PLL_TYPE                      ; AUTO                       ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=audioPLL ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037                      ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                           ;
; LOCK_HIGH                     ; 1                          ; Untyped                           ;
; LOCK_LOW                      ; 1                          ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                           ;
; SKIP_VCO                      ; OFF                        ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                           ;
; BANDWIDTH                     ; 0                          ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                           ;
; DOWN_SPREAD                   ; 0                          ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 3                          ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                           ;
; DPA_DIVIDER                   ; 0                          ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                           ;
; VCO_MIN                       ; 0                          ; Untyped                           ;
; VCO_MAX                       ; 0                          ; Untyped                           ;
; VCO_CENTER                    ; 0                          ; Untyped                           ;
; PFD_MIN                       ; 0                          ; Untyped                           ;
; PFD_MAX                       ; 0                          ; Untyped                           ;
; M_INITIAL                     ; 0                          ; Untyped                           ;
; M                             ; 0                          ; Untyped                           ;
; N                             ; 1                          ; Untyped                           ;
; M2                            ; 1                          ; Untyped                           ;
; N2                            ; 1                          ; Untyped                           ;
; SS                            ; 1                          ; Untyped                           ;
; C0_HIGH                       ; 0                          ; Untyped                           ;
; C1_HIGH                       ; 0                          ; Untyped                           ;
; C2_HIGH                       ; 0                          ; Untyped                           ;
; C3_HIGH                       ; 0                          ; Untyped                           ;
; C4_HIGH                       ; 0                          ; Untyped                           ;
; C5_HIGH                       ; 0                          ; Untyped                           ;
; C6_HIGH                       ; 0                          ; Untyped                           ;
; C7_HIGH                       ; 0                          ; Untyped                           ;
; C8_HIGH                       ; 0                          ; Untyped                           ;
; C9_HIGH                       ; 0                          ; Untyped                           ;
; C0_LOW                        ; 0                          ; Untyped                           ;
; C1_LOW                        ; 0                          ; Untyped                           ;
; C2_LOW                        ; 0                          ; Untyped                           ;
; C3_LOW                        ; 0                          ; Untyped                           ;
; C4_LOW                        ; 0                          ; Untyped                           ;
; C5_LOW                        ; 0                          ; Untyped                           ;
; C6_LOW                        ; 0                          ; Untyped                           ;
; C7_LOW                        ; 0                          ; Untyped                           ;
; C8_LOW                        ; 0                          ; Untyped                           ;
; C9_LOW                        ; 0                          ; Untyped                           ;
; C0_INITIAL                    ; 0                          ; Untyped                           ;
; C1_INITIAL                    ; 0                          ; Untyped                           ;
; C2_INITIAL                    ; 0                          ; Untyped                           ;
; C3_INITIAL                    ; 0                          ; Untyped                           ;
; C4_INITIAL                    ; 0                          ; Untyped                           ;
; C5_INITIAL                    ; 0                          ; Untyped                           ;
; C6_INITIAL                    ; 0                          ; Untyped                           ;
; C7_INITIAL                    ; 0                          ; Untyped                           ;
; C8_INITIAL                    ; 0                          ; Untyped                           ;
; C9_INITIAL                    ; 0                          ; Untyped                           ;
; C0_MODE                       ; BYPASS                     ; Untyped                           ;
; C1_MODE                       ; BYPASS                     ; Untyped                           ;
; C2_MODE                       ; BYPASS                     ; Untyped                           ;
; C3_MODE                       ; BYPASS                     ; Untyped                           ;
; C4_MODE                       ; BYPASS                     ; Untyped                           ;
; C5_MODE                       ; BYPASS                     ; Untyped                           ;
; C6_MODE                       ; BYPASS                     ; Untyped                           ;
; C7_MODE                       ; BYPASS                     ; Untyped                           ;
; C8_MODE                       ; BYPASS                     ; Untyped                           ;
; C9_MODE                       ; BYPASS                     ; Untyped                           ;
; C0_PH                         ; 0                          ; Untyped                           ;
; C1_PH                         ; 0                          ; Untyped                           ;
; C2_PH                         ; 0                          ; Untyped                           ;
; C3_PH                         ; 0                          ; Untyped                           ;
; C4_PH                         ; 0                          ; Untyped                           ;
; C5_PH                         ; 0                          ; Untyped                           ;
; C6_PH                         ; 0                          ; Untyped                           ;
; C7_PH                         ; 0                          ; Untyped                           ;
; C8_PH                         ; 0                          ; Untyped                           ;
; C9_PH                         ; 0                          ; Untyped                           ;
; L0_HIGH                       ; 1                          ; Untyped                           ;
; L1_HIGH                       ; 1                          ; Untyped                           ;
; G0_HIGH                       ; 1                          ; Untyped                           ;
; G1_HIGH                       ; 1                          ; Untyped                           ;
; G2_HIGH                       ; 1                          ; Untyped                           ;
; G3_HIGH                       ; 1                          ; Untyped                           ;
; E0_HIGH                       ; 1                          ; Untyped                           ;
; E1_HIGH                       ; 1                          ; Untyped                           ;
; E2_HIGH                       ; 1                          ; Untyped                           ;
; E3_HIGH                       ; 1                          ; Untyped                           ;
; L0_LOW                        ; 1                          ; Untyped                           ;
; L1_LOW                        ; 1                          ; Untyped                           ;
; G0_LOW                        ; 1                          ; Untyped                           ;
; G1_LOW                        ; 1                          ; Untyped                           ;
; G2_LOW                        ; 1                          ; Untyped                           ;
; G3_LOW                        ; 1                          ; Untyped                           ;
; E0_LOW                        ; 1                          ; Untyped                           ;
; E1_LOW                        ; 1                          ; Untyped                           ;
; E2_LOW                        ; 1                          ; Untyped                           ;
; E3_LOW                        ; 1                          ; Untyped                           ;
; L0_INITIAL                    ; 1                          ; Untyped                           ;
; L1_INITIAL                    ; 1                          ; Untyped                           ;
; G0_INITIAL                    ; 1                          ; Untyped                           ;
; G1_INITIAL                    ; 1                          ; Untyped                           ;
; G2_INITIAL                    ; 1                          ; Untyped                           ;
; G3_INITIAL                    ; 1                          ; Untyped                           ;
; E0_INITIAL                    ; 1                          ; Untyped                           ;
; E1_INITIAL                    ; 1                          ; Untyped                           ;
; E2_INITIAL                    ; 1                          ; Untyped                           ;
; E3_INITIAL                    ; 1                          ; Untyped                           ;
; L0_MODE                       ; BYPASS                     ; Untyped                           ;
; L1_MODE                       ; BYPASS                     ; Untyped                           ;
; G0_MODE                       ; BYPASS                     ; Untyped                           ;
; G1_MODE                       ; BYPASS                     ; Untyped                           ;
; G2_MODE                       ; BYPASS                     ; Untyped                           ;
; G3_MODE                       ; BYPASS                     ; Untyped                           ;
; E0_MODE                       ; BYPASS                     ; Untyped                           ;
; E1_MODE                       ; BYPASS                     ; Untyped                           ;
; E2_MODE                       ; BYPASS                     ; Untyped                           ;
; E3_MODE                       ; BYPASS                     ; Untyped                           ;
; L0_PH                         ; 0                          ; Untyped                           ;
; L1_PH                         ; 0                          ; Untyped                           ;
; G0_PH                         ; 0                          ; Untyped                           ;
; G1_PH                         ; 0                          ; Untyped                           ;
; G2_PH                         ; 0                          ; Untyped                           ;
; G3_PH                         ; 0                          ; Untyped                           ;
; E0_PH                         ; 0                          ; Untyped                           ;
; E1_PH                         ; 0                          ; Untyped                           ;
; E2_PH                         ; 0                          ; Untyped                           ;
; E3_PH                         ; 0                          ; Untyped                           ;
; M_PH                          ; 0                          ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; CLK0_COUNTER                  ; G0                         ; Untyped                           ;
; CLK1_COUNTER                  ; G0                         ; Untyped                           ;
; CLK2_COUNTER                  ; G0                         ; Untyped                           ;
; CLK3_COUNTER                  ; G0                         ; Untyped                           ;
; CLK4_COUNTER                  ; G0                         ; Untyped                           ;
; CLK5_COUNTER                  ; G0                         ; Untyped                           ;
; CLK6_COUNTER                  ; E0                         ; Untyped                           ;
; CLK7_COUNTER                  ; E1                         ; Untyped                           ;
; CLK8_COUNTER                  ; E2                         ; Untyped                           ;
; CLK9_COUNTER                  ; E3                         ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                           ;
; M_TIME_DELAY                  ; 0                          ; Untyped                           ;
; N_TIME_DELAY                  ; 0                          ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                           ;
; VCO_POST_SCALE                ; 0                          ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                 ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING                    ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                          ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II                 ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                    ;
+-------------------------------+----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                              ;
; WIDTH_A                            ; 12                                  ; Untyped                                                                              ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                                              ;
; NUMWORDS_A                         ; 4096                                ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; INIT_FILE                          ; MidiSynth.DE1_Audio_AdcDac0.rtl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_4k01                     ; Untyped                                                                              ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                              ;
; WIDTH_A                            ; 12                                  ; Untyped                                                                              ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                                              ;
; NUMWORDS_A                         ; 4096                                ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; INIT_FILE                          ; MidiSynth.DE1_Audio_AdcDac1.rtl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_5k01                     ; Untyped                                                                              ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                              ;
; WIDTH_A                            ; 12                                  ; Untyped                                                                              ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                                              ;
; NUMWORDS_A                         ; 4096                                ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; INIT_FILE                          ; MidiSynth.DE1_Audio_AdcDac2.rtl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6k01                     ; Untyped                                                                              ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                              ;
; WIDTH_A                            ; 12                                  ; Untyped                                                                              ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                                              ;
; NUMWORDS_A                         ; 4096                                ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; INIT_FILE                          ; MidiSynth.DE1_Audio_AdcDac3.rtl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_7k01                     ; Untyped                                                                              ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                              ;
; WIDTH_A                            ; 12                                  ; Untyped                                                                              ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                                              ;
; NUMWORDS_A                         ; 4096                                ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; INIT_FILE                          ; MidiSynth.DE1_Audio_AdcDac4.rtl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_8k01                     ; Untyped                                                                              ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                              ;
; WIDTH_A                            ; 12                                  ; Untyped                                                                              ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                                              ;
; NUMWORDS_A                         ; 4096                                ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                              ;
; INIT_FILE                          ; MidiSynth.DE1_Audio_AdcDac5.rtl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_9k01                     ; Untyped                                                                              ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 9              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_bso ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 9              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_bso ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 9              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_bso ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_jto ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                               ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                     ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                            ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                            ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult3 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 8          ; Untyped                               ;
; LPM_WIDTHP                                     ; 20         ; Untyped                               ;
; LPM_WIDTHR                                     ; 20         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult2 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 8          ; Untyped                               ;
; LPM_WIDTHP                                     ; 20         ; Untyped                               ;
; LPM_WIDTHR                                     ; 20         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                               ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                     ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                            ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                            ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult9 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 6          ; Untyped                               ;
; LPM_WIDTHP                                     ; 18         ; Untyped                               ;
; LPM_WIDTHR                                     ; 18         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 7          ; Untyped                               ;
; LPM_WIDTHP                                     ; 19         ; Untyped                               ;
; LPM_WIDTHR                                     ; 19         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 8          ; Untyped                               ;
; LPM_WIDTHP                                     ; 20         ; Untyped                               ;
; LPM_WIDTHR                                     ; 20         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                               ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                     ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                            ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                            ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                               ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                     ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                            ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                            ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult5 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 5          ; Untyped                               ;
; LPM_WIDTHP                                     ; 17         ; Untyped                               ;
; LPM_WIDTHR                                     ; 17         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                               ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                     ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                            ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                            ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult4 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 7          ; Untyped                               ;
; LPM_WIDTHP                                     ; 19         ; Untyped                               ;
; LPM_WIDTHR                                     ; 19         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult8 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 8          ; Untyped                               ;
; LPM_WIDTHP                                     ; 20         ; Untyped                               ;
; LPM_WIDTHR                                     ; 20         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                               ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                     ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                                            ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                            ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                            ;
+------------------------------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult7 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 7          ; Untyped                               ;
; LPM_WIDTHP                                     ; 19         ; Untyped                               ;
; LPM_WIDTHR                                     ; 19         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|lpm_mult:Mult6 ;
+------------------------------------------------+------------+---------------------------------------+
; Parameter Name                                 ; Value      ; Type                                  ;
+------------------------------------------------+------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 12         ; Untyped                               ;
; LPM_WIDTHB                                     ; 8          ; Untyped                               ;
; LPM_WIDTHP                                     ; 20         ; Untyped                               ;
; LPM_WIDTHR                                     ; 20         ; Untyped                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                               ;
; LATENCY                                        ; 0          ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                               ;
; USE_EAB                                        ; OFF        ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                               ;
+------------------------------------------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 2                                                     ;
; Entity Instance               ; SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                                ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
; Entity Instance               ; audioPLL:audioPllClockGen|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                              ;
; Entity Instance                           ; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                           ;
; Entity Instance            ; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                ;
;     -- lpm_width           ; 8                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                          ;
; Entity Instance            ; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                ;
;     -- lpm_width           ; 8                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                          ;
+---------------------------------------+---------------------------------------------------------------------------------+
; Name                                  ; Value                                                                           ;
+---------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances            ; 16                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 12                                                                              ;
;     -- LPM_WIDTHP                     ; 24                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult3                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult2                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 12                                                                              ;
;     -- LPM_WIDTHP                     ; 24                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult9                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 6                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult0                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 7                                                                               ;
;     -- LPM_WIDTHP                     ; 19                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult1                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 12                                                                              ;
;     -- LPM_WIDTHP                     ; 24                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 12                                                                              ;
;     -- LPM_WIDTHP                     ; 24                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult5                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 5                                                                               ;
;     -- LPM_WIDTHP                     ; 17                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 12                                                                              ;
;     -- LPM_WIDTHP                     ; 24                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult4                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 7                                                                               ;
;     -- LPM_WIDTHP                     ; 19                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult8                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 12                                                                              ;
;     -- LPM_WIDTHP                     ; 24                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult7                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 7                                                                               ;
;     -- LPM_WIDTHP                     ; 19                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; adc_dac_controller:adcDacController|lpm_mult:Mult6                              ;
;     -- LPM_WIDTHA                     ; 12                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
+---------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen" ;
+---------------------+-------+----------+-----------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                             ;
+---------------------+-------+----------+-----------------------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                                        ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                                        ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                                        ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                                        ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                                        ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                                        ;
; releasetime         ; Input ; Info     ; Stuck at VCC                                        ;
+---------------------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen"                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reset        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_inc[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; squ_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saw_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen" ;
+---------------------+-------+----------+-----------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                             ;
+---------------------+-------+----------+-----------------------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                                        ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                                        ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                                        ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                                        ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                                        ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                                        ;
; releasetime         ; Input ; Info     ; Stuck at VCC                                        ;
+---------------------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen"              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; squ_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saw_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen" ;
+---------------------+-------+----------+-----------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                             ;
+---------------------+-------+----------+-----------------------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                                        ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                                        ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                                        ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                                        ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                                        ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                                        ;
; releasetime         ; Input ; Info     ; Stuck at VCC                                        ;
+---------------------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen"                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_inc[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; squ_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saw_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen" ;
+---------------------+-------+----------+-----------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                             ;
+---------------------+-------+----------+-----------------------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                                        ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                                        ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                                        ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                                        ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                                        ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                                        ;
; releasetime         ; Input ; Info     ; Stuck at VCC                                        ;
+---------------------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen"              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; squ_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saw_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen" ;
+---------------------+-------+----------+-----------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                             ;
+---------------------+-------+----------+-----------------------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                                        ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                                        ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                                        ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                                        ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                                        ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                                        ;
; releasetime         ; Input ; Info     ; Stuck at VCC                                        ;
+---------------------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen"                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reset        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_inc[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; squ_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saw_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen" ;
+---------------------+-------+----------+-----------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                             ;
+---------------------+-------+----------+-----------------------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                                        ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                                        ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                                        ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                                        ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                                        ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                                        ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                                        ;
; releasetime         ; Input ; Info     ; Stuck at VCC                                        ;
+---------------------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen"                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reset         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_inc[31] ; Input  ; Info     ; Stuck at GND                                                                        ;
; squ_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saw_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec_controller:audioCodecController|i2c_controller:controller"                                                ;
+------------------+-------+------------------+----------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity         ; Details                                                                                            ;
+------------------+-------+------------------+----------------------------------------------------------------------------------------------------+
; i2c_sdat         ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Input" but port on entity declared as "Bidir" ;
; i2c_data[21..20] ; Input ; Info             ; Stuck at VCC                                                                                       ;
; i2c_data[23..22] ; Input ; Info             ; Stuck at GND                                                                                       ;
; i2c_data[17..16] ; Input ; Info             ; Stuck at GND                                                                                       ;
; i2c_data[19]     ; Input ; Info             ; Stuck at GND                                                                                       ;
; i2c_data[18]     ; Input ; Info             ; Stuck at VCC                                                                                       ;
; i2c_data[14]     ; Input ; Info             ; Stuck at GND                                                                                       ;
; i2c_data[5]      ; Input ; Info             ; Stuck at GND                                                                                       ;
+------------------+-------+------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|uart_0_s1_arbitrator:the_uart_0_s1"                                                       ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_0_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_0_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|sysid:the_sysid" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                   ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                       ;
; clocken1 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                       ;
; q_a      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
; q_b      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                           ;
+-----------------+-------+----------+-------------------------------------------------------------------+
; f_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                      ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem"                                                                                      ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; altpll_0_c1_out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked_from_the_altpll_0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone_from_the_altpll_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txd_from_the_uart_0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:29     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar  3 15:54:23 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MidiSynth -c MidiSynth
Info: Found 2 design units, including 1 entities, in source file adsr.vhd
    Info: Found design unit 1: adsr-rtl
    Info: Found entity 1: adsr
Warning: Can't analyze file -- file uarttx.v is missing
Warning: Can't analyze file -- file uartrx.v is missing
Warning: Can't analyze file -- file MIDIHEX.V is missing
Warning: Can't analyze file -- file kcpsm3.v is missing
Warning: Can't analyze file -- file MIDItoHexTTY.v is missing
Info: Found 14 design units, including 7 entities, in source file uart_0.vhd
    Info: Found design unit 1: uart_0_log_module-europa
    Info: Found design unit 2: uart_0_tx-europa
    Info: Found design unit 3: uart_0_rx_stimulus_source_character_source_rom_module-europa
    Info: Found design unit 4: uart_0_rx_stimulus_source-europa
    Info: Found design unit 5: uart_0_rx-europa
    Info: Found design unit 6: uart_0_regs-europa
    Info: Found design unit 7: uart_0-europa
    Info: Found entity 1: uart_0_log_module
    Info: Found entity 2: uart_0_tx
    Info: Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_0_rx_stimulus_source
    Info: Found entity 5: uart_0_rx
    Info: Found entity 6: uart_0_regs
    Info: Found entity 7: uart_0
Info: Found 2 design units, including 1 entities, in source file sincos_lut.vhd
    Info: Found design unit 1: sincos_lut-rtl
    Info: Found entity 1: sincos_lut
Info: Found 2 design units, including 1 entities, in source file waveform_gen.vhd
    Info: Found design unit 1: waveform_gen-rtl
    Info: Found entity 1: waveform_gen
Info: Found 2 design units, including 1 entities, in source file i2c_controller.vhdl
    Info: Found design unit 1: i2c_controller-behavioral
    Info: Found entity 1: i2c_controller
Info: Found 2 design units, including 1 entities, in source file uC_timer.vhd
    Info: Found design unit 1: uC_timer-europa
    Info: Found entity 1: uC_timer
Info: Found 2 design units, including 1 entities, in source file sysid.vhd
    Info: Found design unit 1: sysid-europa
    Info: Found entity 1: sysid
Info: Found 30 design units, including 15 entities, in source file SOPC_File.vhd
    Info: Found design unit 1: altpll_0_pll_slave_arbitrator-europa
    Info: Found design unit 2: char_lcd_control_slave_arbitrator-europa
    Info: Found design unit 3: cpu_0_jtag_debug_module_arbitrator-europa
    Info: Found design unit 4: cpu_0_data_master_arbitrator-europa
    Info: Found design unit 5: cpu_0_instruction_master_arbitrator-europa
    Info: Found design unit 6: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 7: onchip_memory2_0_s1_arbitrator-europa
    Info: Found design unit 8: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa
    Info: Found design unit 9: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa
    Info: Found design unit 10: sdram_0_s1_arbitrator-europa
    Info: Found design unit 11: sysid_control_slave_arbitrator-europa
    Info: Found design unit 12: uC_timer_s1_arbitrator-europa
    Info: Found design unit 13: uart_0_s1_arbitrator-europa
    Info: Found design unit 14: SOPC_File_reset_clk_0_domain_synch_module-europa
    Info: Found design unit 15: SOPC_File-europa
    Info: Found entity 1: altpll_0_pll_slave_arbitrator
    Info: Found entity 2: char_lcd_control_slave_arbitrator
    Info: Found entity 3: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 4: cpu_0_data_master_arbitrator
    Info: Found entity 5: cpu_0_instruction_master_arbitrator
    Info: Found entity 6: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 7: onchip_memory2_0_s1_arbitrator
    Info: Found entity 8: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info: Found entity 9: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info: Found entity 10: sdram_0_s1_arbitrator
    Info: Found entity 11: sysid_control_slave_arbitrator
    Info: Found entity 12: uC_timer_s1_arbitrator
    Info: Found entity 13: uart_0_s1_arbitrator
    Info: Found entity 14: SOPC_File_reset_clk_0_domain_synch_module
    Info: Found entity 15: SOPC_File
Info: Found 4 design units, including 2 entities, in source file sdram_0.vhd
    Info: Found design unit 1: sdram_0_input_efifo_module-europa
    Info: Found design unit 2: sdram_0-europa
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Found 2 design units, including 1 entities, in source file onchip_memory2_0.vhd
    Info: Found design unit 1: onchip_memory2_0-europa
    Info: Found entity 1: onchip_memory2_0
Info: Found 14 design units, including 7 entities, in source file jtag_uart_0.vhd
    Info: Found design unit 1: jtag_uart_0_log_module-europa
    Info: Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_0_drom_module-europa
    Info: Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info: Found design unit 7: jtag_uart_0-europa
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Found 2 design units, including 1 entities, in source file delayCounter.vhd
    Info: Found design unit 1: delayCounter-delayCounterInside
    Info: Found entity 1: delayCounter
Info: Found 2 design units, including 1 entities, in source file DE1_Audio_AdcDac.vhd
    Info: Found design unit 1: DE1_Audio_AdcDac-topLevel
    Info: Found entity 1: DE1_Audio_AdcDac
Info: Found 2 design units, including 1 entities, in source file cpu_0_test_bench.vhd
    Info: Found design unit 1: cpu_0_test_bench-europa
    Info: Found entity 1: cpu_0_test_bench
Info: Found 2 design units, including 1 entities, in source file cpu_0_oci_test_bench.vhd
    Info: Found design unit 1: cpu_0_oci_test_bench-europa
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Found 2 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.vhd
    Info: Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Found 2 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.vhd
    Info: Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Found 2 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.vhd
    Info: Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Found 44 design units, including 22 entities, in source file cpu_0.vhd
    Info: Found design unit 1: cpu_0_register_bank_a_module-europa
    Info: Found design unit 2: cpu_0_register_bank_b_module-europa
    Info: Found design unit 3: cpu_0_nios2_oci_debug-europa
    Info: Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 5: cpu_0_nios2_ocimem-europa
    Info: Found design unit 6: cpu_0_nios2_avalon_reg-europa
    Info: Found design unit 7: cpu_0_nios2_oci_break-europa
    Info: Found design unit 8: cpu_0_nios2_oci_xbrk-europa
    Info: Found design unit 9: cpu_0_nios2_oci_dbrk-europa
    Info: Found design unit 10: cpu_0_nios2_oci_itrace-europa
    Info: Found design unit 11: cpu_0_nios2_oci_td_mode-europa
    Info: Found design unit 12: cpu_0_nios2_oci_dtrace-europa
    Info: Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa
    Info: Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa
    Info: Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa
    Info: Found design unit 16: cpu_0_nios2_oci_fifo-europa
    Info: Found design unit 17: cpu_0_nios2_oci_pib-europa
    Info: Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 19: cpu_0_nios2_oci_im-europa
    Info: Found design unit 20: cpu_0_nios2_performance_monitors-europa
    Info: Found design unit 21: cpu_0_nios2_oci-europa
    Info: Found design unit 22: cpu_0-europa
    Info: Found entity 1: cpu_0_register_bank_a_module
    Info: Found entity 2: cpu_0_register_bank_b_module
    Info: Found entity 3: cpu_0_nios2_oci_debug
    Info: Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 5: cpu_0_nios2_ocimem
    Info: Found entity 6: cpu_0_nios2_avalon_reg
    Info: Found entity 7: cpu_0_nios2_oci_break
    Info: Found entity 8: cpu_0_nios2_oci_xbrk
    Info: Found entity 9: cpu_0_nios2_oci_dbrk
    Info: Found entity 10: cpu_0_nios2_oci_itrace
    Info: Found entity 11: cpu_0_nios2_oci_td_mode
    Info: Found entity 12: cpu_0_nios2_oci_dtrace
    Info: Found entity 13: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 14: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 15: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 16: cpu_0_nios2_oci_fifo
    Info: Found entity 17: cpu_0_nios2_oci_pib
    Info: Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 19: cpu_0_nios2_oci_im
    Info: Found entity 20: cpu_0_nios2_performance_monitors
    Info: Found entity 21: cpu_0_nios2_oci
    Info: Found entity 22: cpu_0
Info: Found 2 design units, including 1 entities, in source file char_lcd.vhd
    Info: Found design unit 1: char_lcd-europa
    Info: Found entity 1: char_lcd
Info: Found 2 design units, including 1 entities, in source file audioPLL.vhd
    Info: Found design unit 1: audiopll-SYN
    Info: Found entity 1: audioPLL
Info: Found 2 design units, including 1 entities, in source file audio_codec_controller.vhd
    Info: Found design unit 1: audio_codec_controller-behavioral
    Info: Found entity 1: audio_codec_controller
Info: Found 2 design units, including 1 entities, in source file adc_dac_controller.vhd
    Info: Found design unit 1: adc_dac_controller-behavioral
    Info: Found entity 1: adc_dac_controller
Info: Found 6 design units, including 3 entities, in source file altpll_0.vhd
    Info: Found design unit 1: altpll_0_dffpipe_l2c-RTL
    Info: Found design unit 2: altpll_0_stdsync_sv6-RTL
    Info: Found design unit 3: altpll_0-RTL
    Info: Found entity 1: altpll_0_dffpipe_l2c
    Info: Found entity 2: altpll_0_stdsync_sv6
    Info: Found entity 3: altpll_0
Info: Elaborating entity "DE1_Audio_AdcDac" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE1_Audio_AdcDac.vhd(21): used implicit default value for signal "LCD_BLON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE1_Audio_AdcDac.vhd(135): object "temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE1_Audio_AdcDac.vhd(144): object "pll_c1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE1_Audio_AdcDac.vhd(145): object "pll_locked" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE1_Audio_AdcDac.vhd(146): object "pll_phase" assigned a value but never read
Info: Elaborating entity "SOPC_File" for hierarchy "SOPC_File:mainSystem"
Info: Elaborating entity "altpll_0_pll_slave_arbitrator" for hierarchy "SOPC_File:mainSystem|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(52): used implicit default value for signal "cpu_0_data_master_read_data_valid_altpll_0_pll_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "altpll_0" for hierarchy "SOPC_File:mainSystem|altpll_0:the_altpll_0"
Warning (10036): Verilog HDL or VHDL warning at altpll_0.vhd(216): object "wire_w_address_range3w" assigned a value but never read
Info: Elaborating entity "altpll_0_stdsync_sv6" for hierarchy "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2"
Info: Elaborating entity "altpll_0_dffpipe_l2c" for hierarchy "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3"
Info: Elaborating entity "altpll" for hierarchy "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1"
Info: Instantiated megafunction "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "-167"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "operation_mode" = "normal"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
Info: Elaborating entity "char_lcd_control_slave_arbitrator" for hierarchy "SOPC_File:mainSystem|char_lcd_control_slave_arbitrator:the_char_lcd_control_slave"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(290): used implicit default value for signal "cpu_0_data_master_read_data_valid_char_lcd_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "char_lcd" for hierarchy "SOPC_File:mainSystem|char_lcd:the_char_lcd"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(549): used implicit default value for signal "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(553): used implicit default value for signal "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "SOPC_File:mainSystem|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "SOPC_File:mainSystem|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0"
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4294): used implicit default value for signal "W_vinst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4345): used implicit default value for signal "test_ending" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vaf1.tdf
    Info: Found entity 1: altsyncram_vaf1
Info: Elaborating entity "altsyncram_vaf1" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0bf1.tdf
    Info: Found entity 1: altsyncram_0bf1
Info: Elaborating entity "altsyncram_0bf1" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info: Found entity 1: altsyncram_c572
Info: Elaborating entity "altsyncram_c572" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Warning: Entity "cpu_0_oci_test_bench" contains only dangling pins
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (10296): VHDL warning at cpu_0.vhd(2790): ignored assignment of value to null range
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Warning (10296): VHDL warning at cpu_0.vhd(2539): ignored assignment of value to null range
Warning (10296): VHDL warning at cpu_0.vhd(2615): ignored assignment of value to null range
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = ""
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "SOPC_File:mainSystem|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(1353): used implicit default value for signal "cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_0" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "onchip_memory2_0_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "onchip_memory2_0" for hierarchy "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0"
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_memory2_0.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "2048"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "11"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u3c1.tdf
    Info: Found entity 1: altsyncram_u3c1
Info: Elaborating entity "altsyncram_u3c1" for hierarchy "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated"
Warning: Width of data items in "onchip_memory2_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10
    Warning: Data at line (2) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (11) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_0" for hierarchy "SOPC_File:mainSystem|sdram_0:the_sdram_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "SOPC_File:mainSystem|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(3278): used implicit default value for signal "cpu_0_data_master_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sysid" for hierarchy "SOPC_File:mainSystem|sysid:the_sysid"
Info: Elaborating entity "uC_timer_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|uC_timer_s1_arbitrator:the_uC_timer_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(3506): used implicit default value for signal "cpu_0_data_master_read_data_valid_uC_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uC_timer" for hierarchy "SOPC_File:mainSystem|uC_timer:the_uC_timer"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart_0_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|uart_0_s1_arbitrator:the_uart_0_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(3746): used implicit default value for signal "cpu_0_data_master_read_data_valid_uart_0_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart_0" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0"
Info: Elaborating entity "uart_0_tx" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart_0_rx" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart_0_rx_stimulus_source" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source"
Info: Elaborating entity "uart_0_regs" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs"
Info: Elaborating entity "SOPC_File_reset_clk_0_domain_synch_module" for hierarchy "SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch"
Info: Elaborating entity "audio_codec_controller" for hierarchy "audio_codec_controller:audioCodecController"
Info: Elaborating entity "i2c_controller" for hierarchy "audio_codec_controller:audioCodecController|i2c_controller:controller"
Warning (10036): Verilog HDL or VHDL warning at i2c_controller.vhdl(32): object "ack1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at i2c_controller.vhdl(32): object "ack2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at i2c_controller.vhdl(32): object "ack3" assigned a value but never read
Warning (10492): VHDL Process Statement warning at i2c_controller.vhdl(59): signal "stop_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at i2c_controller.vhdl(63): signal "sd_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at i2c_controller.vhdl(64): signal "sd_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at i2c_controller.vhdl(65): signal "sclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at i2c_controller.vhdl(67): signal "sclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at i2c_controller.vhdl(70): signal "sclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at i2c_controller.vhdl(73): signal "sd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "delayCounter" for hierarchy "delayCounter:adcDacControllerStartDelay"
Info: Elaborating entity "audioPLL" for hierarchy "audioPLL:audioPllClockGen"
Info: Elaborating entity "altpll" for hierarchy "audioPLL:audioPllClockGen|altpll:altpll_component"
Info: Elaborated megafunction instantiation "audioPLL:audioPllClockGen|altpll:altpll_component"
Info: Instantiated megafunction "audioPLL:audioPllClockGen|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "3"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=audioPLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "adc_dac_controller" for hierarchy "adc_dac_controller:adcDacController"
Warning (10036): Verilog HDL or VHDL warning at adc_dac_controller.vhd(48): object "temp" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at adc_dac_controller.vhd(61): used explicit default value for signal "phase" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(241): signal "SH1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(245): signal "SH1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(245): signal "SH2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(245): signal "SH3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(249): signal "SH1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(249): signal "SH2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(253): signal "SH1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(253): signal "SH2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(253): signal "SH3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(253): signal "SH4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(253): signal "SH5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(253): signal "SH6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(257): signal "SH1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(257): signal "SH2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(257): signal "SH3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(257): signal "SH4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(257): signal "SH5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at adc_dac_controller.vhd(237): inferring latch(es) for signal or variable "waveFromGenerator", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "waveFromGenerator[0]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[1]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[2]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[3]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[4]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[5]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[6]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[7]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[8]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[9]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[10]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[11]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[12]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[13]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[14]" at adc_dac_controller.vhd(237)
Info (10041): Inferred latch for "waveFromGenerator[15]" at adc_dac_controller.vhd(237)
Info: Elaborating entity "waveform_gen" for hierarchy "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen"
Info: Elaborating entity "sincos_lut" for hierarchy "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut"
Info: Elaborating entity "adsr" for hierarchy "adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info: Inferred 6 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|Mux10~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to MidiSynth.DE1_Audio_AdcDac0.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|Mux10~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to MidiSynth.DE1_Audio_AdcDac1.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|Mux10~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to MidiSynth.DE1_Audio_AdcDac2.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|Mux10~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to MidiSynth.DE1_Audio_AdcDac3.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|Mux10~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to MidiSynth.DE1_Audio_AdcDac4.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|Mux10~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to MidiSynth.DE1_Audio_AdcDac5.rtl.mif
Info: Inferred 20 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_dac_controller:adcDacController|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_dac_controller:adcDacController|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_dac_controller:adcDacController|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_dac_controller:adcDacController|Div3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:\GenerateWave:1:adsrGen|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult9"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:\GenerateWave:2:adsrGen|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:\GenerateWave:4:adsrGen|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:\GenerateWave:5:adsrGen|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult8"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:\GenerateWave:3:adsrGen|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult7"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|Mult6"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:0:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "MidiSynth.DE1_Audio_AdcDac0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4k01.tdf
    Info: Found entity 1: altsyncram_4k01
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:1:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "MidiSynth.DE1_Audio_AdcDac1.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5k01.tdf
    Info: Found entity 1: altsyncram_5k01
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:2:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_2" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "MidiSynth.DE1_Audio_AdcDac2.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6k01.tdf
    Info: Found entity 1: altsyncram_6k01
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:3:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_3" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "MidiSynth.DE1_Audio_AdcDac3.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7k01.tdf
    Info: Found entity 1: altsyncram_7k01
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:4:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_4" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "MidiSynth.DE1_Audio_AdcDac4.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8k01.tdf
    Info: Found entity 1: altsyncram_8k01
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|waveform_gen:\GenerateWave:5:waveGen|sincos_lut:lut|altsyncram:Mux10_rtl_5" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "MidiSynth.DE1_Audio_AdcDac5.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9k01.tdf
    Info: Found entity 1: altsyncram_9k01
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_divide:Div0"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "9"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bso.tdf
    Info: Found entity 1: lpm_divide_bso
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info: Found entity 1: abs_divider_obg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info: Found entity 1: alt_u_div_s2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_kq9.tdf
    Info: Found entity 1: lpm_abs_kq9
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_divide:Div3"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jto.tdf
    Info: Found entity 1: lpm_divide_jto
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf
    Info: Found entity 1: abs_divider_0dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info: Found entity 1: alt_u_div_c5f
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_sr9.tdf
    Info: Found entity 1: lpm_abs_sr9
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|lpm_mult:Mult0"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|adsr:\GenerateWave:0:adsrGen|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "12"
    Info: Parameter "LPM_WIDTHP" = "24"
    Info: Parameter "LPM_WIDTHR" = "24"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_d8t.tdf
    Info: Found entity 1: mult_d8t
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_mult:Mult3" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf
    Info: Found entity 1: add_sub_05h
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf
    Info: Found entity 1: add_sub_ufh
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult2"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_mult:Mult9" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "6"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_u4h.tdf
    Info: Found entity 1: add_sub_u4h
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_sfh.tdf
    Info: Found entity 1: add_sub_sfh
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9|altshift:external_latency_ffs", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult9"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_v4h.tdf
    Info: Found entity 1: add_sub_v4h
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_tfh.tdf
    Info: Found entity 1: add_sub_tfh
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_mult:Mult5" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "5"
    Info: Parameter "LPM_WIDTHP" = "17"
    Info: Parameter "LPM_WIDTHR" = "17"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_m3h.tdf
    Info: Found entity 1: add_sub_m3h
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf
    Info: Found entity 1: add_sub_rfh
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult4"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_mult:Mult4" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|lpm_mult:Mult6"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|lpm_mult:Mult6" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Warning: Ignored assignment(s) for "CLOCK_27[0]" because "CLOCK_27" is not a bus or array
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "GPIO_1[0]" has no driver
    Warning: Bidir "GPIO_1[1]" has no driver
    Warning: Bidir "GPIO_1[2]" has no driver
    Warning: Bidir "GPIO_1[3]" has no driver
    Warning: Bidir "GPIO_1[4]" has no driver
    Warning: Bidir "GPIO_1[5]" has no driver
    Warning: Bidir "GPIO_1[6]" has no driver
    Warning: Bidir "GPIO_1[7]" has no driver
    Warning: Bidir "GPIO_1[8]" has no driver
    Warning: Bidir "GPIO_1[9]" has no driver
    Warning: Bidir "GPIO_1[10]" has no driver
    Warning: Bidir "GPIO_1[11]" has no driver
    Warning: Bidir "GPIO_1[12]" has no driver
    Warning: Bidir "GPIO_1[13]" has no driver
    Warning: Bidir "GPIO_1[14]" has no driver
    Warning: Bidir "GPIO_1[15]" has no driver
    Warning: Bidir "GPIO_1[16]" has no driver
    Warning: Bidir "GPIO_1[17]" has no driver
    Warning: Bidir "GPIO_1[18]" has no driver
    Warning: Bidir "GPIO_1[19]" has no driver
    Warning: Bidir "GPIO_1[20]" has no driver
    Warning: Bidir "GPIO_1[21]" has no driver
    Warning: Bidir "GPIO_1[22]" has no driver
    Warning: Bidir "GPIO_1[23]" has no driver
    Warning: Bidir "GPIO_1[24]" has no driver
    Warning: Bidir "GPIO_1[25]" has no driver
    Warning: Bidir "GPIO_1[26]" has no driver
    Warning: Bidir "GPIO_1[27]" has no driver
    Warning: Bidir "GPIO_1[28]" has no driver
    Warning: Bidir "GPIO_1[29]" has no driver
    Warning: Bidir "GPIO_1[31]" has no driver
    Warning: Bidir "GPIO_1[32]" has no driver
    Warning: Bidir "GPIO_1[33]" has no driver
    Warning: Bidir "GPIO_1[34]" has no driver
    Warning: Bidir "GPIO_1[35]" has no driver
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "GPIO_1[30]" has no driver
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Warning: Latch adc_dac_controller:adcDacController|waveFromGenerator[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|instrumentType[2]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[4] will power up to High
    Critical Warning (18010): Register audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[1] will power up to High
    Critical Warning (18010): Register audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[3] will power up to High
    Critical Warning (18010): Register audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[2] will power up to High
    Critical Warning (18010): Register audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[5] will power up to High
    Critical Warning (18010): Register audio_codec_controller:audioCodecController|i2c_controller:controller|sd_counter[31] will power up to Low
    Critical Warning (18010): Register adc_dac_controller:adcDacController|leftOutCounter[3] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|leftOutCounter[2] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|leftOutCounter[1] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|leftOutCounter[0] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|rightOutCounter[3] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|rightOutCounter[2] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|rightOutCounter[1] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|rightOutCounter[0] will power up to High
    Critical Warning (18010): Register delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] will power up to Low
    Critical Warning (18010): Register delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0] will power up to Low
Info: 64 registers lost all their fanouts during netlist optimizations. The first 64 are displayed below.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "adc_dac_controller:adcDacController|lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_17_result_int[2]~16"
    Info (17048): Logic cell "adc_dac_controller:adcDacController|lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_17_result_int[1]~18"
    Info (17048): Logic cell "adc_dac_controller:adcDacController|lpm_divide:Div1|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_18_result_int[2]~16"
    Info (17048): Logic cell "adc_dac_controller:adcDacController|lpm_divide:Div1|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_18_result_int[1]~18"
    Info (17048): Logic cell "adc_dac_controller:adcDacController|lpm_divide:Div2|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_16_result_int[1]~16"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1|pll"
    Info: Adding node "audioPLL:audioPllClockGen|altpll:altpll_component|pll"
Warning: Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info: Implemented 6657 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 61 output pins
    Info: Implemented 61 bidirectional pins
    Info: Implemented 6277 logic cells
    Info: Implemented 216 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 12 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 287 warnings
    Info: Peak virtual memory: 359 megabytes
    Info: Processing ended: Sat Mar  3 15:55:05 2012
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:39


