
Krai_Main_Oto_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000148a8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cb4  08014a58  08014a58  00024a58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801570c  0801570c  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  0801570c  0801570c  0002570c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015714  08015714  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08015714  08015714  00025714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801571c  0801571c  0002571c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08015720  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f8  2**0
                  CONTENTS
 10 .bss          0000cb64  200001f8  200001f8  000301f8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000cd5c  2000cd5c  000301f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY
 14 .debug_info   000296b9  00000000  00000000  0003026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004fbc  00000000  00000000  00059924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001db0  00000000  00000000  0005e8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001732  00000000  00000000  00060690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000ab66  00000000  00000000  00061dc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00023407  00000000  00000000  0006c928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f3b1b  00000000  00000000  0008fd2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00009624  00000000  00000000  0018384c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0018ce70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08014a40 	.word	0x08014a40

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001fc 	.word	0x200001fc
 80001ec:	08014a40 	.word	0x08014a40

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b970 	b.w	8000f60 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	460d      	mov	r5, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	460f      	mov	r7, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4694      	mov	ip, r2
 8000cac:	d965      	bls.n	8000d7a <__udivmoddi4+0xe2>
 8000cae:	fab2 f382 	clz	r3, r2
 8000cb2:	b143      	cbz	r3, 8000cc6 <__udivmoddi4+0x2e>
 8000cb4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cb8:	f1c3 0220 	rsb	r2, r3, #32
 8000cbc:	409f      	lsls	r7, r3
 8000cbe:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc2:	4317      	orrs	r7, r2
 8000cc4:	409c      	lsls	r4, r3
 8000cc6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cca:	fa1f f58c 	uxth.w	r5, ip
 8000cce:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cd2:	0c22      	lsrs	r2, r4, #16
 8000cd4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cd8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cdc:	fb01 f005 	mul.w	r0, r1, r5
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	d90a      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ce8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cec:	f080 811c 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	f240 8119 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	4462      	add	r2, ip
 8000cfa:	1a12      	subs	r2, r2, r0
 8000cfc:	b2a4      	uxth	r4, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0a:	fb00 f505 	mul.w	r5, r0, r5
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	d90a      	bls.n	8000d28 <__udivmoddi4+0x90>
 8000d12:	eb1c 0404 	adds.w	r4, ip, r4
 8000d16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1a:	f080 8107 	bcs.w	8000f2c <__udivmoddi4+0x294>
 8000d1e:	42a5      	cmp	r5, r4
 8000d20:	f240 8104 	bls.w	8000f2c <__udivmoddi4+0x294>
 8000d24:	4464      	add	r4, ip
 8000d26:	3802      	subs	r0, #2
 8000d28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2c:	1b64      	subs	r4, r4, r5
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11e      	cbz	r6, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40dc      	lsrs	r4, r3
 8000d34:	2300      	movs	r3, #0
 8000d36:	e9c6 4300 	strd	r4, r3, [r6]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0xbc>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80ed 	beq.w	8000f22 <__udivmoddi4+0x28a>
 8000d48:	2100      	movs	r1, #0
 8000d4a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	fab3 f183 	clz	r1, r3
 8000d58:	2900      	cmp	r1, #0
 8000d5a:	d149      	bne.n	8000df0 <__udivmoddi4+0x158>
 8000d5c:	42ab      	cmp	r3, r5
 8000d5e:	d302      	bcc.n	8000d66 <__udivmoddi4+0xce>
 8000d60:	4282      	cmp	r2, r0
 8000d62:	f200 80f8 	bhi.w	8000f56 <__udivmoddi4+0x2be>
 8000d66:	1a84      	subs	r4, r0, r2
 8000d68:	eb65 0203 	sbc.w	r2, r5, r3
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	4617      	mov	r7, r2
 8000d70:	2e00      	cmp	r6, #0
 8000d72:	d0e2      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	e9c6 4700 	strd	r4, r7, [r6]
 8000d78:	e7df      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d7a:	b902      	cbnz	r2, 8000d7e <__udivmoddi4+0xe6>
 8000d7c:	deff      	udf	#255	; 0xff
 8000d7e:	fab2 f382 	clz	r3, r2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f040 8090 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d88:	1a8a      	subs	r2, r1, r2
 8000d8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d8e:	fa1f fe8c 	uxth.w	lr, ip
 8000d92:	2101      	movs	r1, #1
 8000d94:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d98:	fb07 2015 	mls	r0, r7, r5, r2
 8000d9c:	0c22      	lsrs	r2, r4, #16
 8000d9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000da2:	fb0e f005 	mul.w	r0, lr, r5
 8000da6:	4290      	cmp	r0, r2
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000daa:	eb1c 0202 	adds.w	r2, ip, r2
 8000dae:	f105 38ff 	add.w	r8, r5, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4290      	cmp	r0, r2
 8000db6:	f200 80cb 	bhi.w	8000f50 <__udivmoddi4+0x2b8>
 8000dba:	4645      	mov	r5, r8
 8000dbc:	1a12      	subs	r2, r2, r0
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dc4:	fb07 2210 	mls	r2, r7, r0, r2
 8000dc8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dcc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd0:	45a6      	cmp	lr, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x14e>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x14c>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f200 80bb 	bhi.w	8000f5a <__udivmoddi4+0x2c2>
 8000de4:	4610      	mov	r0, r2
 8000de6:	eba4 040e 	sub.w	r4, r4, lr
 8000dea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dee:	e79f      	b.n	8000d30 <__udivmoddi4+0x98>
 8000df0:	f1c1 0720 	rsb	r7, r1, #32
 8000df4:	408b      	lsls	r3, r1
 8000df6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dfa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dfe:	fa05 f401 	lsl.w	r4, r5, r1
 8000e02:	fa20 f307 	lsr.w	r3, r0, r7
 8000e06:	40fd      	lsrs	r5, r7
 8000e08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e0c:	4323      	orrs	r3, r4
 8000e0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e12:	fa1f fe8c 	uxth.w	lr, ip
 8000e16:	fb09 5518 	mls	r5, r9, r8, r5
 8000e1a:	0c1c      	lsrs	r4, r3, #16
 8000e1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e20:	fb08 f50e 	mul.w	r5, r8, lr
 8000e24:	42a5      	cmp	r5, r4
 8000e26:	fa02 f201 	lsl.w	r2, r2, r1
 8000e2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1c 0404 	adds.w	r4, ip, r4
 8000e34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e38:	f080 8088 	bcs.w	8000f4c <__udivmoddi4+0x2b4>
 8000e3c:	42a5      	cmp	r5, r4
 8000e3e:	f240 8085 	bls.w	8000f4c <__udivmoddi4+0x2b4>
 8000e42:	f1a8 0802 	sub.w	r8, r8, #2
 8000e46:	4464      	add	r4, ip
 8000e48:	1b64      	subs	r4, r4, r5
 8000e4a:	b29d      	uxth	r5, r3
 8000e4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e50:	fb09 4413 	mls	r4, r9, r3, r4
 8000e54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e68:	d26c      	bcs.n	8000f44 <__udivmoddi4+0x2ac>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	d96a      	bls.n	8000f44 <__udivmoddi4+0x2ac>
 8000e6e:	3b02      	subs	r3, #2
 8000e70:	4464      	add	r4, ip
 8000e72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e76:	fba3 9502 	umull	r9, r5, r3, r2
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	42ac      	cmp	r4, r5
 8000e80:	46c8      	mov	r8, r9
 8000e82:	46ae      	mov	lr, r5
 8000e84:	d356      	bcc.n	8000f34 <__udivmoddi4+0x29c>
 8000e86:	d053      	beq.n	8000f30 <__udivmoddi4+0x298>
 8000e88:	b156      	cbz	r6, 8000ea0 <__udivmoddi4+0x208>
 8000e8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e92:	fa04 f707 	lsl.w	r7, r4, r7
 8000e96:	40ca      	lsrs	r2, r1
 8000e98:	40cc      	lsrs	r4, r1
 8000e9a:	4317      	orrs	r7, r2
 8000e9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea8:	f1c3 0120 	rsb	r1, r3, #32
 8000eac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000eb0:	fa20 f201 	lsr.w	r2, r0, r1
 8000eb4:	fa25 f101 	lsr.w	r1, r5, r1
 8000eb8:	409d      	lsls	r5, r3
 8000eba:	432a      	orrs	r2, r5
 8000ebc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec0:	fa1f fe8c 	uxth.w	lr, ip
 8000ec4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ec8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ed2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ed6:	428d      	cmp	r5, r1
 8000ed8:	fa04 f403 	lsl.w	r4, r4, r3
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x258>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ee6:	d22f      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000ee8:	428d      	cmp	r5, r1
 8000eea:	d92d      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000eec:	3802      	subs	r0, #2
 8000eee:	4461      	add	r1, ip
 8000ef0:	1b49      	subs	r1, r1, r5
 8000ef2:	b292      	uxth	r2, r2
 8000ef4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ef8:	fb07 1115 	mls	r1, r7, r5, r1
 8000efc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f00:	fb05 f10e 	mul.w	r1, r5, lr
 8000f04:	4291      	cmp	r1, r2
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x282>
 8000f08:	eb1c 0202 	adds.w	r2, ip, r2
 8000f0c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f10:	d216      	bcs.n	8000f40 <__udivmoddi4+0x2a8>
 8000f12:	4291      	cmp	r1, r2
 8000f14:	d914      	bls.n	8000f40 <__udivmoddi4+0x2a8>
 8000f16:	3d02      	subs	r5, #2
 8000f18:	4462      	add	r2, ip
 8000f1a:	1a52      	subs	r2, r2, r1
 8000f1c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f20:	e738      	b.n	8000d94 <__udivmoddi4+0xfc>
 8000f22:	4631      	mov	r1, r6
 8000f24:	4630      	mov	r0, r6
 8000f26:	e708      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000f28:	4639      	mov	r1, r7
 8000f2a:	e6e6      	b.n	8000cfa <__udivmoddi4+0x62>
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	e6fb      	b.n	8000d28 <__udivmoddi4+0x90>
 8000f30:	4548      	cmp	r0, r9
 8000f32:	d2a9      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f34:	ebb9 0802 	subs.w	r8, r9, r2
 8000f38:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	e7a3      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f40:	4645      	mov	r5, r8
 8000f42:	e7ea      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f44:	462b      	mov	r3, r5
 8000f46:	e794      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f48:	4640      	mov	r0, r8
 8000f4a:	e7d1      	b.n	8000ef0 <__udivmoddi4+0x258>
 8000f4c:	46d0      	mov	r8, sl
 8000f4e:	e77b      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f50:	3d02      	subs	r5, #2
 8000f52:	4462      	add	r2, ip
 8000f54:	e732      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f56:	4608      	mov	r0, r1
 8000f58:	e70a      	b.n	8000d70 <__udivmoddi4+0xd8>
 8000f5a:	4464      	add	r4, ip
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	e742      	b.n	8000de6 <__udivmoddi4+0x14e>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	4619      	mov	r1, r3
 8000f72:	2007      	movs	r0, #7
 8000f74:	f001 fc34 	bl	80027e0 <bno055_writeData>
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	203d      	movs	r0, #61	; 0x3d
 8000f90:	f001 fc26 	bl	80027e0 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d103      	bne.n	8000fa2 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8000f9a:	2013      	movs	r0, #19
 8000f9c:	f001 fc14 	bl	80027c8 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8000fa0:	e002      	b.n	8000fa8 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8000fa2:	2007      	movs	r0, #7
 8000fa4:	f001 fc10 	bl	80027c8 <bno055_delay>
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	f7ff ffe3 	bl	8000f80 <bno055_setOperationMode>
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8000fc2:	200c      	movs	r0, #12
 8000fc4:	f7ff ffdc 	bl	8000f80 <bno055_setOperationMode>
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8000fd0:	2120      	movs	r1, #32
 8000fd2:	203f      	movs	r0, #63	; 0x3f
 8000fd4:	f001 fc04 	bl	80027e0 <bno055_writeData>
  bno055_delay(700);
 8000fd8:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000fdc:	f001 fbf4 	bl	80027c8 <bno055_delay>
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
  bno055_reset();
 8000fea:	f7ff ffef 	bl	8000fcc <bno055_reset>

  uint8_t id = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8000ff2:	1dfb      	adds	r3, r7, #7
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f001 fcdd 	bl	80029b8 <bno055_readData>
  if (id != BNO055_ID) {
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	2ba0      	cmp	r3, #160	; 0xa0
 8001002:	d004      	beq.n	800100e <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	4619      	mov	r1, r3
 8001008:	4809      	ldr	r0, [pc, #36]	; (8001030 <bno055_setup+0x4c>)
 800100a:	f011 fb25 	bl	8012658 <iprintf>
  }
  bno055_setPage(0);
 800100e:	2000      	movs	r0, #0
 8001010:	f7ff ffa8 	bl	8000f64 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8001014:	2100      	movs	r1, #0
 8001016:	203f      	movs	r0, #63	; 0x3f
 8001018:	f001 fbe2 	bl	80027e0 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 800101c:	f7ff ffc8 	bl	8000fb0 <bno055_setOperationModeConfig>
  bno055_delay(10);
 8001020:	200a      	movs	r0, #10
 8001022:	f001 fbd1 	bl	80027c8 <bno055_delay>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	08014a58 	.word	0x08014a58

08001034 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8001034:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001038:	b09e      	sub	sp, #120	; 0x78
 800103a:	af00      	add	r7, sp, #0
 800103c:	4603      	mov	r3, r0
 800103e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 8001042:	2000      	movs	r0, #0
 8001044:	f7ff ff8e 	bl	8000f64 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 8001048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800104c:	2b20      	cmp	r3, #32
 800104e:	d108      	bne.n	8001062 <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8001050:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001054:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001058:	2208      	movs	r2, #8
 800105a:	4618      	mov	r0, r3
 800105c:	f001 fcac 	bl	80029b8 <bno055_readData>
 8001060:	e007      	b.n	8001072 <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 8001062:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001066:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800106a:	2206      	movs	r2, #6
 800106c:	4618      	mov	r0, r3
 800106e:	f001 fca3 	bl	80029b8 <bno055_readData>

  double scale = 1;
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	4b8b      	ldr	r3, [pc, #556]	; (80012a4 <bno055_getVector+0x270>)
 8001078:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 800107c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001080:	2b0e      	cmp	r3, #14
 8001082:	d109      	bne.n	8001098 <bno055_getVector+0x64>
    scale = magScale;
 8001084:	4b88      	ldr	r3, [pc, #544]	; (80012a8 <bno055_getVector+0x274>)
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa4b 	bl	8000524 <__aeabi_ui2d>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8001096:	e03e      	b.n	8001116 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8001098:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800109c:	2b08      	cmp	r3, #8
 800109e:	d007      	beq.n	80010b0 <bno055_getVector+0x7c>
 80010a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010a4:	2b28      	cmp	r3, #40	; 0x28
 80010a6:	d003      	beq.n	80010b0 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 80010a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010ac:	2b2e      	cmp	r3, #46	; 0x2e
 80010ae:	d109      	bne.n	80010c4 <bno055_getVector+0x90>
    scale = accelScale;
 80010b0:	4b7e      	ldr	r3, [pc, #504]	; (80012ac <bno055_getVector+0x278>)
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fa35 	bl	8000524 <__aeabi_ui2d>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80010c2:	e028      	b.n	8001116 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 80010c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010c8:	2b14      	cmp	r3, #20
 80010ca:	d109      	bne.n	80010e0 <bno055_getVector+0xac>
    scale = angularRateScale;
 80010cc:	4b78      	ldr	r3, [pc, #480]	; (80012b0 <bno055_getVector+0x27c>)
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fa27 	bl	8000524 <__aeabi_ui2d>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80010de:	e01a      	b.n	8001116 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 80010e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010e4:	2b1a      	cmp	r3, #26
 80010e6:	d109      	bne.n	80010fc <bno055_getVector+0xc8>
    scale = eulerScale;
 80010e8:	4b72      	ldr	r3, [pc, #456]	; (80012b4 <bno055_getVector+0x280>)
 80010ea:	881b      	ldrh	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fa19 	bl	8000524 <__aeabi_ui2d>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80010fa:	e00c      	b.n	8001116 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 80010fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001100:	2b20      	cmp	r3, #32
 8001102:	d108      	bne.n	8001116 <bno055_getVector+0xe2>
    scale = quaScale;
 8001104:	4b6c      	ldr	r3, [pc, #432]	; (80012b8 <bno055_getVector+0x284>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fa0b 	bl	8000524 <__aeabi_ui2d>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8001116:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800111a:	2220      	movs	r2, #32
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f011 fc00 	bl	8012924 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8001124:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001128:	2b20      	cmp	r3, #32
 800112a:	d150      	bne.n	80011ce <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 800112c:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21a      	sxth	r2, r3
 8001134:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001138:	b21b      	sxth	r3, r3
 800113a:	4313      	orrs	r3, r2
 800113c:	b21b      	sxth	r3, r3
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fa00 	bl	8000544 <__aeabi_i2d>
 8001144:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001148:	f7ff fb90 	bl	800086c <__aeabi_ddiv>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001154:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001158:	021b      	lsls	r3, r3, #8
 800115a:	b21a      	sxth	r2, r3
 800115c:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21b      	sxth	r3, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff f9ec 	bl	8000544 <__aeabi_i2d>
 800116c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001170:	f7ff fb7c 	bl	800086c <__aeabi_ddiv>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 800117c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001180:	021b      	lsls	r3, r3, #8
 8001182:	b21a      	sxth	r2, r3
 8001184:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21b      	sxth	r3, r3
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f9d8 	bl	8000544 <__aeabi_i2d>
 8001194:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001198:	f7ff fb68 	bl	800086c <__aeabi_ddiv>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 80011a4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	b21b      	sxth	r3, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f9c4 	bl	8000544 <__aeabi_i2d>
 80011bc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80011c0:	f7ff fb54 	bl	800086c <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80011cc:	e03b      	b.n	8001246 <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 80011ce:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80011da:	b21b      	sxth	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b21b      	sxth	r3, r3
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f9af 	bl	8000544 <__aeabi_i2d>
 80011e6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80011ea:	f7ff fb3f 	bl	800086c <__aeabi_ddiv>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 80011f6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21b      	sxth	r3, r3
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f99b 	bl	8000544 <__aeabi_i2d>
 800120e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001212:	f7ff fb2b 	bl	800086c <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 800121e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001222:	021b      	lsls	r3, r3, #8
 8001224:	b21a      	sxth	r2, r3
 8001226:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800122a:	b21b      	sxth	r3, r3
 800122c:	4313      	orrs	r3, r2
 800122e:	b21b      	sxth	r3, r3
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f987 	bl	8000544 <__aeabi_i2d>
 8001236:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800123a:	f7ff fb17 	bl	800086c <__aeabi_ddiv>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  return xyz;
 8001246:	f107 0450 	add.w	r4, r7, #80	; 0x50
 800124a:	f107 0528 	add.w	r5, r7, #40	; 0x28
 800124e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001250:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001252:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001256:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800125a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800125e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001262:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001266:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800126a:	ec49 8b14 	vmov	d4, r8, r9
 800126e:	ec45 4b15 	vmov	d5, r4, r5
 8001272:	ec41 0b16 	vmov	d6, r0, r1
 8001276:	ec43 2b17 	vmov	d7, r2, r3
}
 800127a:	eeb0 0a44 	vmov.f32	s0, s8
 800127e:	eef0 0a64 	vmov.f32	s1, s9
 8001282:	eeb0 1a45 	vmov.f32	s2, s10
 8001286:	eef0 1a65 	vmov.f32	s3, s11
 800128a:	eeb0 2a46 	vmov.f32	s4, s12
 800128e:	eef0 2a66 	vmov.f32	s5, s13
 8001292:	eeb0 3a47 	vmov.f32	s6, s14
 8001296:	eef0 3a67 	vmov.f32	s7, s15
 800129a:	3778      	adds	r7, #120	; 0x78
 800129c:	46bd      	mov	sp, r7
 800129e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012a2:	bf00      	nop
 80012a4:	3ff00000 	.word	0x3ff00000
 80012a8:	20000006 	.word	0x20000006
 80012ac:	20000000 	.word	0x20000000
 80012b0:	20000002 	.word	0x20000002
 80012b4:	20000004 	.word	0x20000004
 80012b8:	20000008 	.word	0x20000008

080012bc <bno055_getVectorEuler>:
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
bno055_vector_t bno055_getVectorEuler() {
 80012bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012c0:	b090      	sub	sp, #64	; 0x40
 80012c2:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 80012c4:	201a      	movs	r0, #26
 80012c6:	f7ff feb5 	bl	8001034 <bno055_getVector>
 80012ca:	eeb0 4a40 	vmov.f32	s8, s0
 80012ce:	eef0 4a60 	vmov.f32	s9, s1
 80012d2:	eeb0 5a41 	vmov.f32	s10, s2
 80012d6:	eef0 5a61 	vmov.f32	s11, s3
 80012da:	eeb0 6a42 	vmov.f32	s12, s4
 80012de:	eef0 6a62 	vmov.f32	s13, s5
 80012e2:	eeb0 7a43 	vmov.f32	s14, s6
 80012e6:	eef0 7a63 	vmov.f32	s15, s7
 80012ea:	ed87 4b08 	vstr	d4, [r7, #32]
 80012ee:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 80012f2:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 80012f6:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 80012fa:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80012fe:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001302:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001306:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800130a:	ec49 8b14 	vmov	d4, r8, r9
 800130e:	ec45 4b15 	vmov	d5, r4, r5
 8001312:	ec41 0b16 	vmov	d6, r0, r1
 8001316:	ec43 2b17 	vmov	d7, r2, r3
}
 800131a:	eeb0 0a44 	vmov.f32	s0, s8
 800131e:	eef0 0a64 	vmov.f32	s1, s9
 8001322:	eeb0 1a45 	vmov.f32	s2, s10
 8001326:	eef0 1a65 	vmov.f32	s3, s11
 800132a:	eeb0 2a46 	vmov.f32	s4, s12
 800132e:	eef0 2a66 	vmov.f32	s5, s13
 8001332:	eeb0 3a47 	vmov.f32	s6, s14
 8001336:	eef0 3a67 	vmov.f32	s7, s15
 800133a:	3740      	adds	r7, #64	; 0x40
 800133c:	46bd      	mov	sp, r7
 800133e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08001344 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c2;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af02      	add	r7, sp, #8
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	f023 030f 	bic.w	r3, r3, #15
 8001354:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	f043 030c 	orr.w	r3, r3, #12
 8001362:	b2db      	uxtb	r3, r3
 8001364:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	f043 0308 	orr.w	r3, r3, #8
 800136c:	b2db      	uxtb	r3, r3
 800136e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001370:	7bbb      	ldrb	r3, [r7, #14]
 8001372:	f043 030c 	orr.w	r3, r3, #12
 8001376:	b2db      	uxtb	r3, r3
 8001378:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800137a:	7bbb      	ldrb	r3, [r7, #14]
 800137c:	f043 0308 	orr.w	r3, r3, #8
 8001380:	b2db      	uxtb	r3, r3
 8001382:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001384:	f107 0208 	add.w	r2, r7, #8
 8001388:	2364      	movs	r3, #100	; 0x64
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2304      	movs	r3, #4
 800138e:	214e      	movs	r1, #78	; 0x4e
 8001390:	4803      	ldr	r0, [pc, #12]	; (80013a0 <lcd_send_cmd+0x5c>)
 8001392:	f007 ff29 	bl	80091e8 <HAL_I2C_Master_Transmit>
}
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	2000029c 	.word	0x2000029c

080013a4 <lcd_send_data>:

void lcd_send_data (char data)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af02      	add	r7, sp, #8
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	f023 030f 	bic.w	r3, r3, #15
 80013b4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	f043 030d 	orr.w	r3, r3, #13
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	f043 0309 	orr.w	r3, r3, #9
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80013d0:	7bbb      	ldrb	r3, [r7, #14]
 80013d2:	f043 030d 	orr.w	r3, r3, #13
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80013da:	7bbb      	ldrb	r3, [r7, #14]
 80013dc:	f043 0309 	orr.w	r3, r3, #9
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80013e4:	f107 0208 	add.w	r2, r7, #8
 80013e8:	2364      	movs	r3, #100	; 0x64
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2304      	movs	r3, #4
 80013ee:	214e      	movs	r1, #78	; 0x4e
 80013f0:	4803      	ldr	r0, [pc, #12]	; (8001400 <lcd_send_data+0x5c>)
 80013f2:	f007 fef9 	bl	80091e8 <HAL_I2C_Master_Transmit>
}
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	2000029c 	.word	0x2000029c

08001404 <lcd_clear>:

void lcd_clear (void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff ff9a 	bl	8001344 <lcd_send_cmd>
	for (int i=0; i<100; i++)
 8001410:	2300      	movs	r3, #0
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	e005      	b.n	8001422 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001416:	2020      	movs	r0, #32
 8001418:	f7ff ffc4 	bl	80013a4 <lcd_send_data>
	for (int i=0; i<100; i++)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3301      	adds	r3, #1
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2b63      	cmp	r3, #99	; 0x63
 8001426:	ddf6      	ble.n	8001416 <lcd_clear+0x12>
	}
}
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <lcd_init>:

void lcd_init (void)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	af00      	add	r7, sp, #0
	// 4 bit initialisation
//	HAL_Delay(50);  // wait for >40ms
	vTaskDelay(50);
 8001436:	2032      	movs	r0, #50	; 0x32
 8001438:	f00c fe84 	bl	800e144 <vTaskDelay>
	lcd_send_cmd (0x30);
 800143c:	2030      	movs	r0, #48	; 0x30
 800143e:	f7ff ff81 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(5);  // wait for >4.1ms
	vTaskDelay(5);
 8001442:	2005      	movs	r0, #5
 8001444:	f00c fe7e 	bl	800e144 <vTaskDelay>
	lcd_send_cmd (0x30);
 8001448:	2030      	movs	r0, #48	; 0x30
 800144a:	f7ff ff7b 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);  // wait for >100us
	vTaskDelay(1);
 800144e:	2001      	movs	r0, #1
 8001450:	f00c fe78 	bl	800e144 <vTaskDelay>
	lcd_send_cmd (0x30);
 8001454:	2030      	movs	r0, #48	; 0x30
 8001456:	f7ff ff75 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(10);
	vTaskDelay(10);
 800145a:	200a      	movs	r0, #10
 800145c:	f00c fe72 	bl	800e144 <vTaskDelay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001460:	2020      	movs	r0, #32
 8001462:	f7ff ff6f 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(10);
	vTaskDelay(10);
 8001466:	200a      	movs	r0, #10
 8001468:	f00c fe6c 	bl	800e144 <vTaskDelay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800146c:	2028      	movs	r0, #40	; 0x28
 800146e:	f7ff ff69 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);
	vTaskDelay(1);
 8001472:	2001      	movs	r0, #1
 8001474:	f00c fe66 	bl	800e144 <vTaskDelay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001478:	2008      	movs	r0, #8
 800147a:	f7ff ff63 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);
	vTaskDelay(1);
 800147e:	2001      	movs	r0, #1
 8001480:	f00c fe60 	bl	800e144 <vTaskDelay>
	lcd_send_cmd (0x01);  // clear display
 8001484:	2001      	movs	r0, #1
 8001486:	f7ff ff5d 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);
	vTaskDelay(1);
 800148a:	2001      	movs	r0, #1
 800148c:	f00c fe5a 	bl	800e144 <vTaskDelay>
//	HAL_Delay(1);
	vTaskDelay(1);
 8001490:	2001      	movs	r0, #1
 8001492:	f00c fe57 	bl	800e144 <vTaskDelay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001496:	2006      	movs	r0, #6
 8001498:	f7ff ff54 	bl	8001344 <lcd_send_cmd>
//	HAL_Delay(1);
	vTaskDelay(1);
 800149c:	2001      	movs	r0, #1
 800149e:	f00c fe51 	bl	800e144 <vTaskDelay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80014a2:	200c      	movs	r0, #12
 80014a4:	f7ff ff4e 	bl	8001344 <lcd_send_cmd>
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <lcd_send_string>:

void lcd_send_string (char *str)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80014b4:	e006      	b.n	80014c4 <lcd_send_string+0x18>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	1c5a      	adds	r2, r3, #1
 80014ba:	607a      	str	r2, [r7, #4]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff ff70 	bl	80013a4 <lcd_send_data>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1f4      	bne.n	80014b6 <lcd_send_string+0xa>
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
	...

080014d8 <Lcd_send_int>:

void Lcd_send_int(int number) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	char buffer[11];
	sprintf(buffer, "%d", number);
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	4906      	ldr	r1, [pc, #24]	; (8001500 <Lcd_send_int+0x28>)
 80014e8:	4618      	mov	r0, r3
 80014ea:	f011 f923 	bl	8012734 <siprintf>
	lcd_send_string(buffer);
 80014ee:	f107 030c 	add.w	r3, r7, #12
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff ffda 	bl	80014ac <lcd_send_string>
}
 80014f8:	bf00      	nop
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	08014a94 	.word	0x08014a94

08001504 <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	ed87 0b00 	vstr	d0, [r7]
 800150e:	683a      	ldr	r2, [r7, #0]
 8001510:	6879      	ldr	r1, [r7, #4]
 8001512:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8001516:	ec43 2b17 	vmov	d7, r2, r3
 800151a:	eeb0 0a47 	vmov.f32	s0, s14
 800151e:	eef0 0a67 	vmov.f32	s1, s15
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <_ZSt3absf>:

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	ed87 0a01 	vstr	s0, [r7, #4]
 8001536:	edd7 7a01 	vldr	s15, [r7, #4]
 800153a:	eef0 7ae7 	vabs.f32	s15, s15
 800153e:	eeb0 0a67 	vmov.f32	s0, s15
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	0000      	movs	r0, r0
	...

08001550 <ForwardKin>:
unsigned long prevTime;
double last_outDot[3];
float error_arrived; // Variable only kin.cpp


vector3Kin ForwardKin(float xStar, float yStar, float thStar){
 8001550:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001554:	b08e      	sub	sp, #56	; 0x38
 8001556:	af00      	add	r7, sp, #0
 8001558:	ed87 0a07 	vstr	s0, [r7, #28]
 800155c:	edc7 0a06 	vstr	s1, [r7, #24]
 8001560:	ed87 1a05 	vstr	s2, [r7, #20]
	vector3Kin calOut = {
 8001564:	f04f 0300 	mov.w	r3, #0
 8001568:	623b      	str	r3, [r7, #32]
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	627b      	str	r3, [r7, #36]	; 0x24
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	62bb      	str	r3, [r7, #40]	; 0x28
			.x = 0, .y = 0, .th = 0
	};

	outDot[0] = cos(d2r(yawVal)) * (cos(d2r(ENC_1)) * rpmExt[0] + cos(d2r(ENC_2)) * rpmExt[1] + cos(d2r(ENC_3)) * rpmExt[2]) +
 8001576:	4be4      	ldr	r3, [pc, #912]	; (8001908 <ForwardKin+0x3b8>)
 8001578:	f9b3 3000 	ldrsh.w	r3, [r3]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ffe1 	bl	8000544 <__aeabi_i2d>
 8001582:	a3d5      	add	r3, pc, #852	; (adr r3, 80018d8 <ForwardKin+0x388>)
 8001584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001588:	f7ff f846 	bl	8000618 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	ec43 2b17 	vmov	d7, r2, r3
 8001594:	eeb0 0a47 	vmov.f32	s0, s14
 8001598:	eef0 0a67 	vmov.f32	s1, s15
 800159c:	f00e fc24 	bl	800fde8 <cos>
 80015a0:	ec5b ab10 	vmov	sl, fp, d0
 80015a4:	4bd9      	ldr	r3, [pc, #868]	; (800190c <ForwardKin+0x3bc>)
 80015a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe ffca 	bl	8000544 <__aeabi_i2d>
 80015b0:	a3cb      	add	r3, pc, #812	; (adr r3, 80018e0 <ForwardKin+0x390>)
 80015b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b6:	f7ff f82f 	bl	8000618 <__aeabi_dmul>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	4690      	mov	r8, r2
 80015c0:	4699      	mov	r9, r3
 80015c2:	4bd2      	ldr	r3, [pc, #840]	; (800190c <ForwardKin+0x3bc>)
 80015c4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7fe ffbb 	bl	8000544 <__aeabi_i2d>
 80015ce:	a3c6      	add	r3, pc, #792	; (adr r3, 80018e8 <ForwardKin+0x398>)
 80015d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d4:	f7ff f820 	bl	8000618 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	4640      	mov	r0, r8
 80015de:	4649      	mov	r1, r9
 80015e0:	f7fe fe64 	bl	80002ac <__adddf3>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4690      	mov	r8, r2
 80015ea:	4699      	mov	r9, r3
 80015ec:	4bc7      	ldr	r3, [pc, #796]	; (800190c <ForwardKin+0x3bc>)
 80015ee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7fe ffa6 	bl	8000544 <__aeabi_i2d>
 80015f8:	a3bd      	add	r3, pc, #756	; (adr r3, 80018f0 <ForwardKin+0x3a0>)
 80015fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fe:	f7ff f80b 	bl	8000618 <__aeabi_dmul>
 8001602:	4602      	mov	r2, r0
 8001604:	460b      	mov	r3, r1
 8001606:	4640      	mov	r0, r8
 8001608:	4649      	mov	r1, r9
 800160a:	f7fe fe4f 	bl	80002ac <__adddf3>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	4650      	mov	r0, sl
 8001614:	4659      	mov	r1, fp
 8001616:	f7fe ffff 	bl	8000618 <__aeabi_dmul>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4690      	mov	r8, r2
 8001620:	4699      	mov	r9, r3
				-sin(d2r(yawVal)) * (sin(d2r(ENC_1)) * rpmExt[0] + sin(d2r(ENC_2)) * rpmExt[1] + sin(d2r(ENC_3)) * rpmExt[2]); // X
 8001622:	4bb9      	ldr	r3, [pc, #740]	; (8001908 <ForwardKin+0x3b8>)
 8001624:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe ff8b 	bl	8000544 <__aeabi_i2d>
 800162e:	a3aa      	add	r3, pc, #680	; (adr r3, 80018d8 <ForwardKin+0x388>)
 8001630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001634:	f7fe fff0 	bl	8000618 <__aeabi_dmul>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	ec43 2b17 	vmov	d7, r2, r3
 8001640:	eeb0 0a47 	vmov.f32	s0, s14
 8001644:	eef0 0a67 	vmov.f32	s1, s15
 8001648:	f00e fc22 	bl	800fe90 <sin>
 800164c:	ec53 2b10 	vmov	r2, r3, d0
 8001650:	4614      	mov	r4, r2
 8001652:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001656:	4bad      	ldr	r3, [pc, #692]	; (800190c <ForwardKin+0x3bc>)
 8001658:	f9b3 3000 	ldrsh.w	r3, [r3]
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe ff71 	bl	8000544 <__aeabi_i2d>
 8001662:	a3a1      	add	r3, pc, #644	; (adr r3, 80018e8 <ForwardKin+0x398>)
 8001664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001668:	f7fe ffd6 	bl	8000618 <__aeabi_dmul>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	4692      	mov	sl, r2
 8001672:	469b      	mov	fp, r3
 8001674:	4ba5      	ldr	r3, [pc, #660]	; (800190c <ForwardKin+0x3bc>)
 8001676:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff62 	bl	8000544 <__aeabi_i2d>
 8001680:	a39d      	add	r3, pc, #628	; (adr r3, 80018f8 <ForwardKin+0x3a8>)
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	f7fe ffc7 	bl	8000618 <__aeabi_dmul>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4650      	mov	r0, sl
 8001690:	4659      	mov	r1, fp
 8001692:	f7fe fe0b 	bl	80002ac <__adddf3>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4692      	mov	sl, r2
 800169c:	469b      	mov	fp, r3
 800169e:	4b9b      	ldr	r3, [pc, #620]	; (800190c <ForwardKin+0x3bc>)
 80016a0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7fe ff4d 	bl	8000544 <__aeabi_i2d>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	4650      	mov	r0, sl
 80016b0:	4659      	mov	r1, fp
 80016b2:	f7fe fdf9 	bl	80002a8 <__aeabi_dsub>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4620      	mov	r0, r4
 80016bc:	4629      	mov	r1, r5
 80016be:	f7fe ffab 	bl	8000618 <__aeabi_dmul>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
	outDot[0] = cos(d2r(yawVal)) * (cos(d2r(ENC_1)) * rpmExt[0] + cos(d2r(ENC_2)) * rpmExt[1] + cos(d2r(ENC_3)) * rpmExt[2]) +
 80016c6:	4640      	mov	r0, r8
 80016c8:	4649      	mov	r1, r9
 80016ca:	f7fe fdef 	bl	80002ac <__adddf3>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4610      	mov	r0, r2
 80016d4:	4619      	mov	r1, r3
 80016d6:	f7ff fa77 	bl	8000bc8 <__aeabi_d2f>
 80016da:	4603      	mov	r3, r0
 80016dc:	4a8c      	ldr	r2, [pc, #560]	; (8001910 <ForwardKin+0x3c0>)
 80016de:	6013      	str	r3, [r2, #0]
	outDot[1] = sin(d2r(yawVal)) * (cos(d2r(ENC_1)) * rpmExt[0] + cos(d2r(ENC_2)) * rpmExt[1] + cos(d2r(ENC_3)) * rpmExt[2]) +
 80016e0:	4b89      	ldr	r3, [pc, #548]	; (8001908 <ForwardKin+0x3b8>)
 80016e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe ff2c 	bl	8000544 <__aeabi_i2d>
 80016ec:	a37a      	add	r3, pc, #488	; (adr r3, 80018d8 <ForwardKin+0x388>)
 80016ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f2:	f7fe ff91 	bl	8000618 <__aeabi_dmul>
 80016f6:	4602      	mov	r2, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	ec43 2b17 	vmov	d7, r2, r3
 80016fe:	eeb0 0a47 	vmov.f32	s0, s14
 8001702:	eef0 0a67 	vmov.f32	s1, s15
 8001706:	f00e fbc3 	bl	800fe90 <sin>
 800170a:	ec59 8b10 	vmov	r8, r9, d0
 800170e:	4b7f      	ldr	r3, [pc, #508]	; (800190c <ForwardKin+0x3bc>)
 8001710:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff15 	bl	8000544 <__aeabi_i2d>
 800171a:	a371      	add	r3, pc, #452	; (adr r3, 80018e0 <ForwardKin+0x390>)
 800171c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001720:	f7fe ff7a 	bl	8000618 <__aeabi_dmul>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4614      	mov	r4, r2
 800172a:	461d      	mov	r5, r3
 800172c:	4b77      	ldr	r3, [pc, #476]	; (800190c <ForwardKin+0x3bc>)
 800172e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001732:	4618      	mov	r0, r3
 8001734:	f7fe ff06 	bl	8000544 <__aeabi_i2d>
 8001738:	a36b      	add	r3, pc, #428	; (adr r3, 80018e8 <ForwardKin+0x398>)
 800173a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173e:	f7fe ff6b 	bl	8000618 <__aeabi_dmul>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	4620      	mov	r0, r4
 8001748:	4629      	mov	r1, r5
 800174a:	f7fe fdaf 	bl	80002ac <__adddf3>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4614      	mov	r4, r2
 8001754:	461d      	mov	r5, r3
 8001756:	4b6d      	ldr	r3, [pc, #436]	; (800190c <ForwardKin+0x3bc>)
 8001758:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe fef1 	bl	8000544 <__aeabi_i2d>
 8001762:	a363      	add	r3, pc, #396	; (adr r3, 80018f0 <ForwardKin+0x3a0>)
 8001764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001768:	f7fe ff56 	bl	8000618 <__aeabi_dmul>
 800176c:	4602      	mov	r2, r0
 800176e:	460b      	mov	r3, r1
 8001770:	4620      	mov	r0, r4
 8001772:	4629      	mov	r1, r5
 8001774:	f7fe fd9a 	bl	80002ac <__adddf3>
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	4640      	mov	r0, r8
 800177e:	4649      	mov	r1, r9
 8001780:	f7fe ff4a 	bl	8000618 <__aeabi_dmul>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	4614      	mov	r4, r2
 800178a:	461d      	mov	r5, r3
				cos(d2r(yawVal)) * (sin(d2r(ENC_1)) * rpmExt[0] + sin(d2r(ENC_2)) * rpmExt[1] + sin(d2r(ENC_3)) * rpmExt[2]); // Y
 800178c:	4b5e      	ldr	r3, [pc, #376]	; (8001908 <ForwardKin+0x3b8>)
 800178e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fed6 	bl	8000544 <__aeabi_i2d>
 8001798:	a34f      	add	r3, pc, #316	; (adr r3, 80018d8 <ForwardKin+0x388>)
 800179a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179e:	f7fe ff3b 	bl	8000618 <__aeabi_dmul>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	ec43 2b17 	vmov	d7, r2, r3
 80017aa:	eeb0 0a47 	vmov.f32	s0, s14
 80017ae:	eef0 0a67 	vmov.f32	s1, s15
 80017b2:	f00e fb19 	bl	800fde8 <cos>
 80017b6:	ec5b ab10 	vmov	sl, fp, d0
 80017ba:	4b54      	ldr	r3, [pc, #336]	; (800190c <ForwardKin+0x3bc>)
 80017bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe febf 	bl	8000544 <__aeabi_i2d>
 80017c6:	a348      	add	r3, pc, #288	; (adr r3, 80018e8 <ForwardKin+0x398>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	f7fe ff24 	bl	8000618 <__aeabi_dmul>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4690      	mov	r8, r2
 80017d6:	4699      	mov	r9, r3
 80017d8:	4b4c      	ldr	r3, [pc, #304]	; (800190c <ForwardKin+0x3bc>)
 80017da:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017de:	4618      	mov	r0, r3
 80017e0:	f7fe feb0 	bl	8000544 <__aeabi_i2d>
 80017e4:	a344      	add	r3, pc, #272	; (adr r3, 80018f8 <ForwardKin+0x3a8>)
 80017e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ea:	f7fe ff15 	bl	8000618 <__aeabi_dmul>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4640      	mov	r0, r8
 80017f4:	4649      	mov	r1, r9
 80017f6:	f7fe fd59 	bl	80002ac <__adddf3>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4690      	mov	r8, r2
 8001800:	4699      	mov	r9, r3
 8001802:	4b42      	ldr	r3, [pc, #264]	; (800190c <ForwardKin+0x3bc>)
 8001804:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe fe9b 	bl	8000544 <__aeabi_i2d>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4640      	mov	r0, r8
 8001814:	4649      	mov	r1, r9
 8001816:	f7fe fd47 	bl	80002a8 <__aeabi_dsub>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4650      	mov	r0, sl
 8001820:	4659      	mov	r1, fp
 8001822:	f7fe fef9 	bl	8000618 <__aeabi_dmul>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
	outDot[1] = sin(d2r(yawVal)) * (cos(d2r(ENC_1)) * rpmExt[0] + cos(d2r(ENC_2)) * rpmExt[1] + cos(d2r(ENC_3)) * rpmExt[2]) +
 800182a:	4620      	mov	r0, r4
 800182c:	4629      	mov	r1, r5
 800182e:	f7fe fd3d 	bl	80002ac <__adddf3>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4610      	mov	r0, r2
 8001838:	4619      	mov	r1, r3
 800183a:	f7ff f9c5 	bl	8000bc8 <__aeabi_d2f>
 800183e:	4603      	mov	r3, r0
 8001840:	4a33      	ldr	r2, [pc, #204]	; (8001910 <ForwardKin+0x3c0>)
 8001842:	6053      	str	r3, [r2, #4]
	outDot[2] = lengthAlpha * rpmExt[0] + lengthAlpha * rpmExt[1] + lengthAlpha * rpmExt[2]; // TH
 8001844:	4b31      	ldr	r3, [pc, #196]	; (800190c <ForwardKin+0x3bc>)
 8001846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe fe7a 	bl	8000544 <__aeabi_i2d>
 8001850:	a32b      	add	r3, pc, #172	; (adr r3, 8001900 <ForwardKin+0x3b0>)
 8001852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001856:	f7fe fedf 	bl	8000618 <__aeabi_dmul>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4614      	mov	r4, r2
 8001860:	461d      	mov	r5, r3
 8001862:	4b2a      	ldr	r3, [pc, #168]	; (800190c <ForwardKin+0x3bc>)
 8001864:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001868:	4618      	mov	r0, r3
 800186a:	f7fe fe6b 	bl	8000544 <__aeabi_i2d>
 800186e:	a324      	add	r3, pc, #144	; (adr r3, 8001900 <ForwardKin+0x3b0>)
 8001870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001874:	f7fe fed0 	bl	8000618 <__aeabi_dmul>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4620      	mov	r0, r4
 800187e:	4629      	mov	r1, r5
 8001880:	f7fe fd14 	bl	80002ac <__adddf3>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	4614      	mov	r4, r2
 800188a:	461d      	mov	r5, r3
 800188c:	4b1f      	ldr	r3, [pc, #124]	; (800190c <ForwardKin+0x3bc>)
 800188e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe56 	bl	8000544 <__aeabi_i2d>
 8001898:	a319      	add	r3, pc, #100	; (adr r3, 8001900 <ForwardKin+0x3b0>)
 800189a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800189e:	f7fe febb 	bl	8000618 <__aeabi_dmul>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4620      	mov	r0, r4
 80018a8:	4629      	mov	r1, r5
 80018aa:	f7fe fcff 	bl	80002ac <__adddf3>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4610      	mov	r0, r2
 80018b4:	4619      	mov	r1, r3
 80018b6:	f7ff f987 	bl	8000bc8 <__aeabi_d2f>
 80018ba:	4603      	mov	r3, r0
 80018bc:	4a14      	ldr	r2, [pc, #80]	; (8001910 <ForwardKin+0x3c0>)
 80018be:	6093      	str	r3, [r2, #8]

	nowTime = HAL_GetTick();
 80018c0:	f006 fc44 	bl	800814c <HAL_GetTick>
 80018c4:	4603      	mov	r3, r0
 80018c6:	4a13      	ldr	r2, [pc, #76]	; (8001914 <ForwardKin+0x3c4>)
 80018c8:	6013      	str	r3, [r2, #0]
	if(nowTime - prevTime >= 100){
 80018ca:	4b12      	ldr	r3, [pc, #72]	; (8001914 <ForwardKin+0x3c4>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	4b12      	ldr	r3, [pc, #72]	; (8001918 <ForwardKin+0x3c8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	e022      	b.n	800191c <ForwardKin+0x3cc>
 80018d6:	bf00      	nop
 80018d8:	a2529d39 	.word	0xa2529d39
 80018dc:	3f91df46 	.word	0x3f91df46
 80018e0:	667f3bcc 	.word	0x667f3bcc
 80018e4:	bfe6a09e 	.word	0xbfe6a09e
 80018e8:	667f3bcd 	.word	0x667f3bcd
 80018ec:	3fe6a09e 	.word	0x3fe6a09e
 80018f0:	33145c07 	.word	0x33145c07
 80018f4:	3c91a626 	.word	0x3c91a626
 80018f8:	667f3bcc 	.word	0x667f3bcc
 80018fc:	3fe6a09e 	.word	0x3fe6a09e
 8001900:	70a3d70a 	.word	0x70a3d70a
 8001904:	3fc70a3d 	.word	0x3fc70a3d
 8001908:	20000214 	.word	0x20000214
 800190c:	20000218 	.word	0x20000218
 8001910:	20000220 	.word	0x20000220
 8001914:	20000238 	.word	0x20000238
 8001918:	2000023c 	.word	0x2000023c
 800191c:	2b63      	cmp	r3, #99	; 0x63
 800191e:	d959      	bls.n	80019d4 <ForwardKin+0x484>
		Aksen[0] = Aksen[0] + outDot[0] * 100 * scale1; // X
 8001920:	4b4b      	ldr	r3, [pc, #300]	; (8001a50 <ForwardKin+0x500>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fe1f 	bl	8000568 <__aeabi_f2d>
 800192a:	4604      	mov	r4, r0
 800192c:	460d      	mov	r5, r1
 800192e:	4b49      	ldr	r3, [pc, #292]	; (8001a54 <ForwardKin+0x504>)
 8001930:	edd3 7a00 	vldr	s15, [r3]
 8001934:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8001a58 <ForwardKin+0x508>
 8001938:	ee67 7a87 	vmul.f32	s15, s15, s14
 800193c:	ee17 0a90 	vmov	r0, s15
 8001940:	f7fe fe12 	bl	8000568 <__aeabi_f2d>
 8001944:	a33e      	add	r3, pc, #248	; (adr r3, 8001a40 <ForwardKin+0x4f0>)
 8001946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194a:	f7fe fe65 	bl	8000618 <__aeabi_dmul>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4620      	mov	r0, r4
 8001954:	4629      	mov	r1, r5
 8001956:	f7fe fca9 	bl	80002ac <__adddf3>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	4610      	mov	r0, r2
 8001960:	4619      	mov	r1, r3
 8001962:	f7ff f931 	bl	8000bc8 <__aeabi_d2f>
 8001966:	4603      	mov	r3, r0
 8001968:	4a39      	ldr	r2, [pc, #228]	; (8001a50 <ForwardKin+0x500>)
 800196a:	6013      	str	r3, [r2, #0]
		Aksen[1] = Aksen[1] + outDot[1] * 100 * scale2; // Y
 800196c:	4b38      	ldr	r3, [pc, #224]	; (8001a50 <ForwardKin+0x500>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	4618      	mov	r0, r3
 8001972:	f7fe fdf9 	bl	8000568 <__aeabi_f2d>
 8001976:	4604      	mov	r4, r0
 8001978:	460d      	mov	r5, r1
 800197a:	4b36      	ldr	r3, [pc, #216]	; (8001a54 <ForwardKin+0x504>)
 800197c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001980:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001a58 <ForwardKin+0x508>
 8001984:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001988:	ee17 0a90 	vmov	r0, s15
 800198c:	f7fe fdec 	bl	8000568 <__aeabi_f2d>
 8001990:	a32d      	add	r3, pc, #180	; (adr r3, 8001a48 <ForwardKin+0x4f8>)
 8001992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001996:	f7fe fe3f 	bl	8000618 <__aeabi_dmul>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4620      	mov	r0, r4
 80019a0:	4629      	mov	r1, r5
 80019a2:	f7fe fc83 	bl	80002ac <__adddf3>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4610      	mov	r0, r2
 80019ac:	4619      	mov	r1, r3
 80019ae:	f7ff f90b 	bl	8000bc8 <__aeabi_d2f>
 80019b2:	4603      	mov	r3, r0
 80019b4:	4a26      	ldr	r2, [pc, #152]	; (8001a50 <ForwardKin+0x500>)
 80019b6:	6053      	str	r3, [r2, #4]
	//	Aksen[2] = (Aksen[2] + outDot[2] * 100) * scale3; // theta
		Aksen[2] = yawVal; // theta diambil dari heading imu
 80019b8:	4b28      	ldr	r3, [pc, #160]	; (8001a5c <ForwardKin+0x50c>)
 80019ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019be:	ee07 3a90 	vmov	s15, r3
 80019c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019c6:	4b22      	ldr	r3, [pc, #136]	; (8001a50 <ForwardKin+0x500>)
 80019c8:	edc3 7a02 	vstr	s15, [r3, #8]

		prevTime = nowTime;
 80019cc:	4b24      	ldr	r3, [pc, #144]	; (8001a60 <ForwardKin+0x510>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a24      	ldr	r2, [pc, #144]	; (8001a64 <ForwardKin+0x514>)
 80019d2:	6013      	str	r3, [r2, #0]
	}

	calOut.x = xStar - Aksen[0];
 80019d4:	4b1e      	ldr	r3, [pc, #120]	; (8001a50 <ForwardKin+0x500>)
 80019d6:	edd3 7a00 	vldr	s15, [r3]
 80019da:	ed97 7a07 	vldr	s14, [r7, #28]
 80019de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019e2:	edc7 7a08 	vstr	s15, [r7, #32]
	calOut.y = yStar - Aksen[1];
 80019e6:	4b1a      	ldr	r3, [pc, #104]	; (8001a50 <ForwardKin+0x500>)
 80019e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80019ec:	ed97 7a06 	vldr	s14, [r7, #24]
 80019f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	calOut.th = thStar - Aksen[2];
 80019f8:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <ForwardKin+0x500>)
 80019fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80019fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a06:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	return calOut;
 8001a0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a0e:	f107 0220 	add.w	r2, r7, #32
 8001a12:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a14:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a1e:	ee06 1a90 	vmov	s13, r1
 8001a22:	ee07 2a10 	vmov	s14, r2
 8001a26:	ee07 3a90 	vmov	s15, r3
}
 8001a2a:	eeb0 0a66 	vmov.f32	s0, s13
 8001a2e:	eef0 0a47 	vmov.f32	s1, s14
 8001a32:	eeb0 1a67 	vmov.f32	s2, s15
 8001a36:	3738      	adds	r7, #56	; 0x38
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a3e:	bf00      	nop
 8001a40:	88dfb80c 	.word	0x88dfb80c
 8001a44:	3ecc2f8b 	.word	0x3ecc2f8b
 8001a48:	416f8bff 	.word	0x416f8bff
 8001a4c:	3eba5719 	.word	0x3eba5719
 8001a50:	2000022c 	.word	0x2000022c
 8001a54:	20000220 	.word	0x20000220
 8001a58:	42c80000 	.word	0x42c80000
 8001a5c:	20000214 	.word	0x20000214
 8001a60:	20000238 	.word	0x20000238
 8001a64:	2000023c 	.word	0x2000023c

08001a68 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 8001a68:	b5b0      	push	{r4, r5, r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a72:	6038      	str	r0, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7fe fd77 	bl	8000568 <__aeabi_f2d>
 8001a7a:	4604      	mov	r4, r0
 8001a7c:	460d      	mov	r5, r1
 8001a7e:	6838      	ldr	r0, [r7, #0]
 8001a80:	f7fe fd60 	bl	8000544 <__aeabi_i2d>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	ec43 2b11 	vmov	d1, r2, r3
 8001a8c:	ec45 4b10 	vmov	d0, r4, r5
 8001a90:	f00e f90c 	bl	800fcac <pow>
 8001a94:	eeb0 7a40 	vmov.f32	s14, s0
 8001a98:	eef0 7a60 	vmov.f32	s15, s1
    }
 8001a9c:	eeb0 0a47 	vmov.f32	s0, s14
 8001aa0:	eef0 0a67 	vmov.f32	s1, s15
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bdb0      	pop	{r4, r5, r7, pc}

08001aaa <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b084      	sub	sp, #16
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	ed87 0b02 	vstr	d0, [r7, #8]
 8001ab4:	6078      	str	r0, [r7, #4]
      return pow(__type(__x), __type(__y));
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7fe fd44 	bl	8000544 <__aeabi_i2d>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	ec43 2b11 	vmov	d1, r2, r3
 8001ac4:	ed97 0b02 	vldr	d0, [r7, #8]
 8001ac8:	f00e f8f0 	bl	800fcac <pow>
 8001acc:	eeb0 7a40 	vmov.f32	s14, s0
 8001ad0:	eef0 7a60 	vmov.f32	s15, s1
    }
 8001ad4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ad8:	eef0 0a67 	vmov.f32	s1, s15
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	0000      	movs	r0, r0
 8001ae4:	0000      	movs	r0, r0
	...

08001ae8 <InverseKin>:

MotorKin InverseKin(vector3Kin *calOut){
 8001ae8:	b5b0      	push	{r4, r5, r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
	MotorKin mtr = {
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	461a      	mov	r2, r3
 8001af6:	2300      	movs	r3, #0
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	6053      	str	r3, [r2, #4]
 8001afc:	6093      	str	r3, [r2, #8]
 8001afe:	60d3      	str	r3, [r2, #12]
			.w1=0, .w2=0, .w3=0, .w4=0
	};

	errorPub = error_arrived = sqrt(pow(abs(calOut->x), 2) + pow(abs(calOut->y), 2) + pow(abs(d2r(calOut->th)), 2));
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	edd3 7a00 	vldr	s15, [r3]
 8001b06:	eeb0 0a67 	vmov.f32	s0, s15
 8001b0a:	f7ff fd0f 	bl	800152c <_ZSt3absf>
 8001b0e:	eef0 7a40 	vmov.f32	s15, s0
 8001b12:	2002      	movs	r0, #2
 8001b14:	eeb0 0a67 	vmov.f32	s0, s15
 8001b18:	f7ff ffa6 	bl	8001a68 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001b1c:	ec55 4b10 	vmov	r4, r5, d0
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b26:	eeb0 0a67 	vmov.f32	s0, s15
 8001b2a:	f7ff fcff 	bl	800152c <_ZSt3absf>
 8001b2e:	eef0 7a40 	vmov.f32	s15, s0
 8001b32:	2002      	movs	r0, #2
 8001b34:	eeb0 0a67 	vmov.f32	s0, s15
 8001b38:	f7ff ff96 	bl	8001a68 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001b3c:	ec53 2b10 	vmov	r2, r3, d0
 8001b40:	4620      	mov	r0, r4
 8001b42:	4629      	mov	r1, r5
 8001b44:	f7fe fbb2 	bl	80002ac <__adddf3>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	4614      	mov	r4, r2
 8001b4e:	461d      	mov	r5, r3
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe fd07 	bl	8000568 <__aeabi_f2d>
 8001b5a:	a339      	add	r3, pc, #228	; (adr r3, 8001c40 <InverseKin+0x158>)
 8001b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b60:	f7fe fd5a 	bl	8000618 <__aeabi_dmul>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	ec43 2b17 	vmov	d7, r2, r3
 8001b6c:	eeb0 0a47 	vmov.f32	s0, s14
 8001b70:	eef0 0a67 	vmov.f32	s1, s15
 8001b74:	f7ff fcc6 	bl	8001504 <_ZSt3absd>
 8001b78:	eeb0 7a40 	vmov.f32	s14, s0
 8001b7c:	eef0 7a60 	vmov.f32	s15, s1
 8001b80:	2002      	movs	r0, #2
 8001b82:	eeb0 0a47 	vmov.f32	s0, s14
 8001b86:	eef0 0a67 	vmov.f32	s1, s15
 8001b8a:	f7ff ff8e 	bl	8001aaa <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001b8e:	ec53 2b10 	vmov	r2, r3, d0
 8001b92:	4620      	mov	r0, r4
 8001b94:	4629      	mov	r1, r5
 8001b96:	f7fe fb89 	bl	80002ac <__adddf3>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	ec43 2b17 	vmov	d7, r2, r3
 8001ba2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ba6:	eef0 0a67 	vmov.f32	s1, s15
 8001baa:	f00e f8ef 	bl	800fd8c <sqrt>
 8001bae:	ec53 2b10 	vmov	r2, r3, d0
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7ff f807 	bl	8000bc8 <__aeabi_d2f>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	4a1e      	ldr	r2, [pc, #120]	; (8001c38 <InverseKin+0x150>)
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b1d      	ldr	r3, [pc, #116]	; (8001c38 <InverseKin+0x150>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a1d      	ldr	r2, [pc, #116]	; (8001c3c <InverseKin+0x154>)
 8001bc6:	6013      	str	r3, [r2, #0]

	if(error_arrived < 0.2)
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <InverseKin+0x150>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7fe fccb 	bl	8000568 <__aeabi_f2d>
 8001bd2:	a317      	add	r3, pc, #92	; (adr r3, 8001c30 <InverseKin+0x148>)
 8001bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd8:	f7fe ff90 	bl	8000afc <__aeabi_dcmplt>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00c      	beq.n	8001bfc <InverseKin+0x114>
	{
		calOut->x = 0;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	f04f 0200 	mov.w	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
		calOut->y = 0;
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	f04f 0200 	mov.w	r2, #0
 8001bf0:	605a      	str	r2, [r3, #4]
		calOut->th = 0; // klo pake ini jgn lupa tambahin yg theta juga di normnya
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
	else
	{
		kinMotor_V4(&mtr, calOut->x, calOut->y, calOut->th);
	}

	return mtr;
 8001bfa:	e011      	b.n	8001c20 <InverseKin+0x138>
		kinMotor_V4(&mtr, calOut->x, calOut->y, calOut->th);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	edd3 7a00 	vldr	s15, [r3]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c0e:	eeb0 1a66 	vmov.f32	s2, s13
 8001c12:	eef0 0a47 	vmov.f32	s1, s14
 8001c16:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f000 f814 	bl	8001c48 <kinMotor_V4>
	return mtr;
 8001c20:	bf00      	nop
}
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bdb0      	pop	{r4, r5, r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	f3af 8000 	nop.w
 8001c30:	9999999a 	.word	0x9999999a
 8001c34:	3fc99999 	.word	0x3fc99999
 8001c38:	20000240 	.word	0x20000240
 8001c3c:	20005750 	.word	0x20005750
 8001c40:	a2529d39 	.word	0xa2529d39
 8001c44:	3f91df46 	.word	0x3f91df46

08001c48 <kinMotor_V4>:

void kinMotor_V4(MotorKin *mtrKin, float Ex, float Ey, float Eth)
{
 8001c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c4c:	b08c      	sub	sp, #48	; 0x30
 8001c4e:	af02      	add	r7, sp, #8
 8001c50:	6278      	str	r0, [r7, #36]	; 0x24
 8001c52:	ed87 0a08 	vstr	s0, [r7, #32]
 8001c56:	edc7 0a07 	vstr	s1, [r7, #28]
 8001c5a:	ed87 1a06 	vstr	s2, [r7, #24]
	mtrKin->w1 = (lambdaX * cos(d2r(135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001c5e:	4be8      	ldr	r3, [pc, #928]	; (8002000 <kinMotor_V4+0x3b8>)
 8001c60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fc6d 	bl	8000544 <__aeabi_i2d>
 8001c6a:	a3dd      	add	r3, pc, #884	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c70:	f7fe fcd2 	bl	8000618 <__aeabi_dmul>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	ec43 2b17 	vmov	d7, r2, r3
 8001c7c:	eeb0 0a47 	vmov.f32	s0, s14
 8001c80:	eef0 0a67 	vmov.f32	s1, s15
 8001c84:	f00e f8b0 	bl	800fde8 <cos>
 8001c88:	ec55 4b10 	vmov	r4, r5, d0
 8001c8c:	6a38      	ldr	r0, [r7, #32]
 8001c8e:	f7fe fc6b 	bl	8000568 <__aeabi_f2d>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4620      	mov	r0, r4
 8001c98:	4629      	mov	r1, r5
 8001c9a:	f7fe fcbd 	bl	8000618 <__aeabi_dmul>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4614      	mov	r4, r2
 8001ca4:	461d      	mov	r5, r3
 8001ca6:	4bd6      	ldr	r3, [pc, #856]	; (8002000 <kinMotor_V4+0x3b8>)
 8001ca8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fc49 	bl	8000544 <__aeabi_i2d>
 8001cb2:	a3cb      	add	r3, pc, #812	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb8:	f7fe fcae 	bl	8000618 <__aeabi_dmul>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	ec43 2b17 	vmov	d7, r2, r3
 8001cc4:	eeb0 0a47 	vmov.f32	s0, s14
 8001cc8:	eef0 0a67 	vmov.f32	s1, s15
 8001ccc:	f00e f8e0 	bl	800fe90 <sin>
 8001cd0:	ec5b ab10 	vmov	sl, fp, d0
 8001cd4:	69f8      	ldr	r0, [r7, #28]
 8001cd6:	f7fe fc47 	bl	8000568 <__aeabi_f2d>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4650      	mov	r0, sl
 8001ce0:	4659      	mov	r1, fp
 8001ce2:	f7fe fc99 	bl	8000618 <__aeabi_dmul>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4620      	mov	r0, r4
 8001cec:	4629      	mov	r1, r5
 8001cee:	f7fe fadd 	bl	80002ac <__adddf3>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	a3bb      	add	r3, pc, #748	; (adr r3, 8001fe8 <kinMotor_V4+0x3a0>)
 8001cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d00:	f7fe fc8a 	bl	8000618 <__aeabi_dmul>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4692      	mov	sl, r2
 8001d0a:	469b      	mov	fp, r3
				 (lambdaY * sin(d2r(135)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001d0c:	4bbc      	ldr	r3, [pc, #752]	; (8002000 <kinMotor_V4+0x3b8>)
 8001d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fc16 	bl	8000544 <__aeabi_i2d>
 8001d18:	a3b1      	add	r3, pc, #708	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1e:	f7fe fc7b 	bl	8000618 <__aeabi_dmul>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	ec43 2b17 	vmov	d7, r2, r3
 8001d2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001d2e:	eef0 0a67 	vmov.f32	s1, s15
 8001d32:	f00e f8ad 	bl	800fe90 <sin>
 8001d36:	ec53 2b10 	vmov	r2, r3, d0
 8001d3a:	4690      	mov	r8, r2
 8001d3c:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001d40:	6a38      	ldr	r0, [r7, #32]
 8001d42:	f7fe fc11 	bl	8000568 <__aeabi_f2d>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	4640      	mov	r0, r8
 8001d4c:	4649      	mov	r1, r9
 8001d4e:	f7fe fc63 	bl	8000618 <__aeabi_dmul>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	4614      	mov	r4, r2
 8001d58:	461d      	mov	r5, r3
 8001d5a:	4ba9      	ldr	r3, [pc, #676]	; (8002000 <kinMotor_V4+0x3b8>)
 8001d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7fe fbef 	bl	8000544 <__aeabi_i2d>
 8001d66:	a39e      	add	r3, pc, #632	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6c:	f7fe fc54 	bl	8000618 <__aeabi_dmul>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	ec43 2b17 	vmov	d7, r2, r3
 8001d78:	eeb0 0a47 	vmov.f32	s0, s14
 8001d7c:	eef0 0a67 	vmov.f32	s1, s15
 8001d80:	f00e f832 	bl	800fde8 <cos>
 8001d84:	ec59 8b10 	vmov	r8, r9, d0
 8001d88:	69f8      	ldr	r0, [r7, #28]
 8001d8a:	f7fe fbed 	bl	8000568 <__aeabi_f2d>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	4640      	mov	r0, r8
 8001d94:	4649      	mov	r1, r9
 8001d96:	f7fe fc3f 	bl	8000618 <__aeabi_dmul>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4620      	mov	r0, r4
 8001da0:	4629      	mov	r1, r5
 8001da2:	f7fe fa83 	bl	80002ac <__adddf3>
 8001da6:	4602      	mov	r2, r0
 8001da8:	460b      	mov	r3, r1
 8001daa:	4610      	mov	r0, r2
 8001dac:	4619      	mov	r1, r3
 8001dae:	a390      	add	r3, pc, #576	; (adr r3, 8001ff0 <kinMotor_V4+0x3a8>)
 8001db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db4:	f7fe fc30 	bl	8000618 <__aeabi_dmul>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
	mtrKin->w1 = (lambdaX * cos(d2r(135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001dbc:	4650      	mov	r0, sl
 8001dbe:	4659      	mov	r1, fp
 8001dc0:	f7fe fa74 	bl	80002ac <__adddf3>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4614      	mov	r4, r2
 8001dca:	461d      	mov	r5, r3
				 (lambdaTH * alphaLengthMotor * Eth);
 8001dcc:	69b8      	ldr	r0, [r7, #24]
 8001dce:	f7fe fbcb 	bl	8000568 <__aeabi_f2d>
 8001dd2:	f04f 0200 	mov.w	r2, #0
 8001dd6:	4b8b      	ldr	r3, [pc, #556]	; (8002004 <kinMotor_V4+0x3bc>)
 8001dd8:	f7fe fc1e 	bl	8000618 <__aeabi_dmul>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	460b      	mov	r3, r1
				 (lambdaY * sin(d2r(135)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001de0:	4620      	mov	r0, r4
 8001de2:	4629      	mov	r1, r5
 8001de4:	f7fe fa62 	bl	80002ac <__adddf3>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
	mtrKin->w1 = (lambdaX * cos(d2r(135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001dec:	4610      	mov	r0, r2
 8001dee:	4619      	mov	r1, r3
 8001df0:	f7fe fec2 	bl	8000b78 <__aeabi_d2iz>
 8001df4:	4602      	mov	r2, r0
 8001df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df8:	601a      	str	r2, [r3, #0]
	mtrKin->w2 = (lambdaX * cos(d2r(-135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001dfa:	4b81      	ldr	r3, [pc, #516]	; (8002000 <kinMotor_V4+0x3b8>)
 8001dfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fb9f 	bl	8000544 <__aeabi_i2d>
 8001e06:	a376      	add	r3, pc, #472	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0c:	f7fe fc04 	bl	8000618 <__aeabi_dmul>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	ec43 2b17 	vmov	d7, r2, r3
 8001e18:	eeb0 0a47 	vmov.f32	s0, s14
 8001e1c:	eef0 0a67 	vmov.f32	s1, s15
 8001e20:	f00d ffe2 	bl	800fde8 <cos>
 8001e24:	ec55 4b10 	vmov	r4, r5, d0
 8001e28:	6a38      	ldr	r0, [r7, #32]
 8001e2a:	f7fe fb9d 	bl	8000568 <__aeabi_f2d>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	460b      	mov	r3, r1
 8001e32:	4620      	mov	r0, r4
 8001e34:	4629      	mov	r1, r5
 8001e36:	f7fe fbef 	bl	8000618 <__aeabi_dmul>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4614      	mov	r4, r2
 8001e40:	461d      	mov	r5, r3
 8001e42:	4b6f      	ldr	r3, [pc, #444]	; (8002000 <kinMotor_V4+0x3b8>)
 8001e44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7fe fb7b 	bl	8000544 <__aeabi_i2d>
 8001e4e:	a364      	add	r3, pc, #400	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e54:	f7fe fbe0 	bl	8000618 <__aeabi_dmul>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	ec43 2b17 	vmov	d7, r2, r3
 8001e60:	eeb0 0a47 	vmov.f32	s0, s14
 8001e64:	eef0 0a67 	vmov.f32	s1, s15
 8001e68:	f00e f812 	bl	800fe90 <sin>
 8001e6c:	ec59 8b10 	vmov	r8, r9, d0
 8001e70:	69f8      	ldr	r0, [r7, #28]
 8001e72:	f7fe fb79 	bl	8000568 <__aeabi_f2d>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4640      	mov	r0, r8
 8001e7c:	4649      	mov	r1, r9
 8001e7e:	f7fe fbcb 	bl	8000618 <__aeabi_dmul>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	4620      	mov	r0, r4
 8001e88:	4629      	mov	r1, r5
 8001e8a:	f7fe fa0f 	bl	80002ac <__adddf3>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4610      	mov	r0, r2
 8001e94:	4619      	mov	r1, r3
 8001e96:	a354      	add	r3, pc, #336	; (adr r3, 8001fe8 <kinMotor_V4+0x3a0>)
 8001e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9c:	f7fe fbbc 	bl	8000618 <__aeabi_dmul>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4692      	mov	sl, r2
 8001ea6:	469b      	mov	fp, r3
				 (lambdaY * sin(d2r(-135)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001ea8:	4b55      	ldr	r3, [pc, #340]	; (8002000 <kinMotor_V4+0x3b8>)
 8001eaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7fe fb48 	bl	8000544 <__aeabi_i2d>
 8001eb4:	a34a      	add	r3, pc, #296	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eba:	f7fe fbad 	bl	8000618 <__aeabi_dmul>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	ec43 2b17 	vmov	d7, r2, r3
 8001ec6:	eeb0 0a47 	vmov.f32	s0, s14
 8001eca:	eef0 0a67 	vmov.f32	s1, s15
 8001ece:	f00d ffdf 	bl	800fe90 <sin>
 8001ed2:	ec53 2b10 	vmov	r2, r3, d0
 8001ed6:	613a      	str	r2, [r7, #16]
 8001ed8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001edc:	617b      	str	r3, [r7, #20]
 8001ede:	6a38      	ldr	r0, [r7, #32]
 8001ee0:	f7fe fb42 	bl	8000568 <__aeabi_f2d>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001eec:	f7fe fb94 	bl	8000618 <__aeabi_dmul>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4614      	mov	r4, r2
 8001ef6:	461d      	mov	r5, r3
 8001ef8:	4b41      	ldr	r3, [pc, #260]	; (8002000 <kinMotor_V4+0x3b8>)
 8001efa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fb20 	bl	8000544 <__aeabi_i2d>
 8001f04:	a336      	add	r3, pc, #216	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0a:	f7fe fb85 	bl	8000618 <__aeabi_dmul>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	ec43 2b17 	vmov	d7, r2, r3
 8001f16:	eeb0 0a47 	vmov.f32	s0, s14
 8001f1a:	eef0 0a67 	vmov.f32	s1, s15
 8001f1e:	f00d ff63 	bl	800fde8 <cos>
 8001f22:	ec59 8b10 	vmov	r8, r9, d0
 8001f26:	69f8      	ldr	r0, [r7, #28]
 8001f28:	f7fe fb1e 	bl	8000568 <__aeabi_f2d>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	460b      	mov	r3, r1
 8001f30:	4640      	mov	r0, r8
 8001f32:	4649      	mov	r1, r9
 8001f34:	f7fe fb70 	bl	8000618 <__aeabi_dmul>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4620      	mov	r0, r4
 8001f3e:	4629      	mov	r1, r5
 8001f40:	f7fe f9b4 	bl	80002ac <__adddf3>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4610      	mov	r0, r2
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	a32a      	add	r3, pc, #168	; (adr r3, 8001ff8 <kinMotor_V4+0x3b0>)
 8001f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f52:	f7fe fb61 	bl	8000618 <__aeabi_dmul>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
	mtrKin->w2 = (lambdaX * cos(d2r(-135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001f5a:	4650      	mov	r0, sl
 8001f5c:	4659      	mov	r1, fp
 8001f5e:	f7fe f9a5 	bl	80002ac <__adddf3>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	4614      	mov	r4, r2
 8001f68:	461d      	mov	r5, r3
				 (lambdaTH * alphaLengthMotor * Eth);
 8001f6a:	69b8      	ldr	r0, [r7, #24]
 8001f6c:	f7fe fafc 	bl	8000568 <__aeabi_f2d>
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	4b23      	ldr	r3, [pc, #140]	; (8002004 <kinMotor_V4+0x3bc>)
 8001f76:	f7fe fb4f 	bl	8000618 <__aeabi_dmul>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
				 (lambdaY * sin(d2r(-135)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8001f7e:	4620      	mov	r0, r4
 8001f80:	4629      	mov	r1, r5
 8001f82:	f7fe f993 	bl	80002ac <__adddf3>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
	mtrKin->w2 = (lambdaX * cos(d2r(-135)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f7fe fdf3 	bl	8000b78 <__aeabi_d2iz>
 8001f92:	4602      	mov	r2, r0
 8001f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f96:	605a      	str	r2, [r3, #4]
	mtrKin->w3 = (lambdaX * cos(d2r(-45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <kinMotor_V4+0x3b8>)
 8001f9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe fad0 	bl	8000544 <__aeabi_i2d>
 8001fa4:	a30e      	add	r3, pc, #56	; (adr r3, 8001fe0 <kinMotor_V4+0x398>)
 8001fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001faa:	f7fe fb35 	bl	8000618 <__aeabi_dmul>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	ec43 2b17 	vmov	d7, r2, r3
 8001fb6:	eeb0 0a47 	vmov.f32	s0, s14
 8001fba:	eef0 0a67 	vmov.f32	s1, s15
 8001fbe:	f00d ff13 	bl	800fde8 <cos>
 8001fc2:	ec55 4b10 	vmov	r4, r5, d0
 8001fc6:	6a38      	ldr	r0, [r7, #32]
 8001fc8:	f7fe face 	bl	8000568 <__aeabi_f2d>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	f7fe fb20 	bl	8000618 <__aeabi_dmul>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	e014      	b.n	8002008 <kinMotor_V4+0x3c0>
 8001fde:	bf00      	nop
 8001fe0:	a2529d39 	.word	0xa2529d39
 8001fe4:	3f91df46 	.word	0x3f91df46
 8001fe8:	3815d38e 	.word	0x3815d38e
 8001fec:	c083e32b 	.word	0xc083e32b
 8001ff0:	3815d38f 	.word	0x3815d38f
 8001ff4:	4083e32b 	.word	0x4083e32b
 8001ff8:	3815d38f 	.word	0x3815d38f
 8001ffc:	c083e32b 	.word	0xc083e32b
 8002000:	20000214 	.word	0x20000214
 8002004:	402a0000 	.word	0x402a0000
 8002008:	4614      	mov	r4, r2
 800200a:	461d      	mov	r5, r3
 800200c:	4bce      	ldr	r3, [pc, #824]	; (8002348 <kinMotor_V4+0x700>)
 800200e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe fa96 	bl	8000544 <__aeabi_i2d>
 8002018:	a3c3      	add	r3, pc, #780	; (adr r3, 8002328 <kinMotor_V4+0x6e0>)
 800201a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201e:	f7fe fafb 	bl	8000618 <__aeabi_dmul>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	ec43 2b17 	vmov	d7, r2, r3
 800202a:	eeb0 0a47 	vmov.f32	s0, s14
 800202e:	eef0 0a67 	vmov.f32	s1, s15
 8002032:	f00d ff2d 	bl	800fe90 <sin>
 8002036:	ec59 8b10 	vmov	r8, r9, d0
 800203a:	69f8      	ldr	r0, [r7, #28]
 800203c:	f7fe fa94 	bl	8000568 <__aeabi_f2d>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4640      	mov	r0, r8
 8002046:	4649      	mov	r1, r9
 8002048:	f7fe fae6 	bl	8000618 <__aeabi_dmul>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4620      	mov	r0, r4
 8002052:	4629      	mov	r1, r5
 8002054:	f7fe f92a 	bl	80002ac <__adddf3>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4610      	mov	r0, r2
 800205e:	4619      	mov	r1, r3
 8002060:	a3b3      	add	r3, pc, #716	; (adr r3, 8002330 <kinMotor_V4+0x6e8>)
 8002062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002066:	f7fe fad7 	bl	8000618 <__aeabi_dmul>
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	4614      	mov	r4, r2
 8002070:	461d      	mov	r5, r3
			     (lambdaY * sin(d2r(-45)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8002072:	4bb5      	ldr	r3, [pc, #724]	; (8002348 <kinMotor_V4+0x700>)
 8002074:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002078:	4618      	mov	r0, r3
 800207a:	f7fe fa63 	bl	8000544 <__aeabi_i2d>
 800207e:	a3aa      	add	r3, pc, #680	; (adr r3, 8002328 <kinMotor_V4+0x6e0>)
 8002080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002084:	f7fe fac8 	bl	8000618 <__aeabi_dmul>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	ec43 2b17 	vmov	d7, r2, r3
 8002090:	eeb0 0a47 	vmov.f32	s0, s14
 8002094:	eef0 0a67 	vmov.f32	s1, s15
 8002098:	f00d fefa 	bl	800fe90 <sin>
 800209c:	ec53 2b10 	vmov	r2, r3, d0
 80020a0:	60ba      	str	r2, [r7, #8]
 80020a2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	6a38      	ldr	r0, [r7, #32]
 80020aa:	f7fe fa5d 	bl	8000568 <__aeabi_f2d>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80020b6:	f7fe faaf 	bl	8000618 <__aeabi_dmul>
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4690      	mov	r8, r2
 80020c0:	4699      	mov	r9, r3
 80020c2:	4ba1      	ldr	r3, [pc, #644]	; (8002348 <kinMotor_V4+0x700>)
 80020c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7fe fa3b 	bl	8000544 <__aeabi_i2d>
 80020ce:	a396      	add	r3, pc, #600	; (adr r3, 8002328 <kinMotor_V4+0x6e0>)
 80020d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d4:	f7fe faa0 	bl	8000618 <__aeabi_dmul>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	ec43 2b17 	vmov	d7, r2, r3
 80020e0:	eeb0 0a47 	vmov.f32	s0, s14
 80020e4:	eef0 0a67 	vmov.f32	s1, s15
 80020e8:	f00d fe7e 	bl	800fde8 <cos>
 80020ec:	ec5b ab10 	vmov	sl, fp, d0
 80020f0:	69f8      	ldr	r0, [r7, #28]
 80020f2:	f7fe fa39 	bl	8000568 <__aeabi_f2d>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	4650      	mov	r0, sl
 80020fc:	4659      	mov	r1, fp
 80020fe:	f7fe fa8b 	bl	8000618 <__aeabi_dmul>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	4640      	mov	r0, r8
 8002108:	4649      	mov	r1, r9
 800210a:	f7fe f8cf 	bl	80002ac <__adddf3>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	4610      	mov	r0, r2
 8002114:	4619      	mov	r1, r3
 8002116:	a388      	add	r3, pc, #544	; (adr r3, 8002338 <kinMotor_V4+0x6f0>)
 8002118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211c:	f7fe fa7c 	bl	8000618 <__aeabi_dmul>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
	mtrKin->w3 = (lambdaX * cos(d2r(-45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8002124:	4620      	mov	r0, r4
 8002126:	4629      	mov	r1, r5
 8002128:	f7fe f8c0 	bl	80002ac <__adddf3>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4614      	mov	r4, r2
 8002132:	461d      	mov	r5, r3
				 (lambdaTH * alphaLengthMotor * Eth);
 8002134:	69b8      	ldr	r0, [r7, #24]
 8002136:	f7fe fa17 	bl	8000568 <__aeabi_f2d>
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	4b83      	ldr	r3, [pc, #524]	; (800234c <kinMotor_V4+0x704>)
 8002140:	f7fe fa6a 	bl	8000618 <__aeabi_dmul>
 8002144:	4602      	mov	r2, r0
 8002146:	460b      	mov	r3, r1
			     (lambdaY * sin(d2r(-45)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8002148:	4620      	mov	r0, r4
 800214a:	4629      	mov	r1, r5
 800214c:	f7fe f8ae 	bl	80002ac <__adddf3>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
	mtrKin->w3 = (lambdaX * cos(d2r(-45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8002154:	4610      	mov	r0, r2
 8002156:	4619      	mov	r1, r3
 8002158:	f7fe fd0e 	bl	8000b78 <__aeabi_d2iz>
 800215c:	4602      	mov	r2, r0
 800215e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002160:	609a      	str	r2, [r3, #8]
	mtrKin->w4 = (lambdaX * cos(d2r(45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 8002162:	4b79      	ldr	r3, [pc, #484]	; (8002348 <kinMotor_V4+0x700>)
 8002164:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002168:	4618      	mov	r0, r3
 800216a:	f7fe f9eb 	bl	8000544 <__aeabi_i2d>
 800216e:	a36e      	add	r3, pc, #440	; (adr r3, 8002328 <kinMotor_V4+0x6e0>)
 8002170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002174:	f7fe fa50 	bl	8000618 <__aeabi_dmul>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	ec43 2b17 	vmov	d7, r2, r3
 8002180:	eeb0 0a47 	vmov.f32	s0, s14
 8002184:	eef0 0a67 	vmov.f32	s1, s15
 8002188:	f00d fe2e 	bl	800fde8 <cos>
 800218c:	ec55 4b10 	vmov	r4, r5, d0
 8002190:	6a38      	ldr	r0, [r7, #32]
 8002192:	f7fe f9e9 	bl	8000568 <__aeabi_f2d>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4620      	mov	r0, r4
 800219c:	4629      	mov	r1, r5
 800219e:	f7fe fa3b 	bl	8000618 <__aeabi_dmul>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	4614      	mov	r4, r2
 80021a8:	461d      	mov	r5, r3
 80021aa:	4b67      	ldr	r3, [pc, #412]	; (8002348 <kinMotor_V4+0x700>)
 80021ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7fe f9c7 	bl	8000544 <__aeabi_i2d>
 80021b6:	a35c      	add	r3, pc, #368	; (adr r3, 8002328 <kinMotor_V4+0x6e0>)
 80021b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021bc:	f7fe fa2c 	bl	8000618 <__aeabi_dmul>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	ec43 2b17 	vmov	d7, r2, r3
 80021c8:	eeb0 0a47 	vmov.f32	s0, s14
 80021cc:	eef0 0a67 	vmov.f32	s1, s15
 80021d0:	f00d fe5e 	bl	800fe90 <sin>
 80021d4:	ec59 8b10 	vmov	r8, r9, d0
 80021d8:	69f8      	ldr	r0, [r7, #28]
 80021da:	f7fe f9c5 	bl	8000568 <__aeabi_f2d>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4640      	mov	r0, r8
 80021e4:	4649      	mov	r1, r9
 80021e6:	f7fe fa17 	bl	8000618 <__aeabi_dmul>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4620      	mov	r0, r4
 80021f0:	4629      	mov	r1, r5
 80021f2:	f7fe f85b 	bl	80002ac <__adddf3>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4610      	mov	r0, r2
 80021fc:	4619      	mov	r1, r3
 80021fe:	a34c      	add	r3, pc, #304	; (adr r3, 8002330 <kinMotor_V4+0x6e8>)
 8002200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002204:	f7fe fa08 	bl	8000618 <__aeabi_dmul>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4614      	mov	r4, r2
 800220e:	461d      	mov	r5, r3
			     (lambdaY * sin(d2r(45)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 8002210:	4b4d      	ldr	r3, [pc, #308]	; (8002348 <kinMotor_V4+0x700>)
 8002212:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe f994 	bl	8000544 <__aeabi_i2d>
 800221c:	a342      	add	r3, pc, #264	; (adr r3, 8002328 <kinMotor_V4+0x6e0>)
 800221e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002222:	f7fe f9f9 	bl	8000618 <__aeabi_dmul>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	ec43 2b17 	vmov	d7, r2, r3
 800222e:	eeb0 0a47 	vmov.f32	s0, s14
 8002232:	eef0 0a67 	vmov.f32	s1, s15
 8002236:	f00d fe2b 	bl	800fe90 <sin>
 800223a:	ec53 2b10 	vmov	r2, r3, d0
 800223e:	603a      	str	r2, [r7, #0]
 8002240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002244:	607b      	str	r3, [r7, #4]
 8002246:	6a38      	ldr	r0, [r7, #32]
 8002248:	f7fe f98e 	bl	8000568 <__aeabi_f2d>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002254:	f7fe f9e0 	bl	8000618 <__aeabi_dmul>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4690      	mov	r8, r2
 800225e:	4699      	mov	r9, r3
 8002260:	4b39      	ldr	r3, [pc, #228]	; (8002348 <kinMotor_V4+0x700>)
 8002262:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe f96c 	bl	8000544 <__aeabi_i2d>
 800226c:	a32e      	add	r3, pc, #184	; (adr r3, 8002328 <kinMotor_V4+0x6e0>)
 800226e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002272:	f7fe f9d1 	bl	8000618 <__aeabi_dmul>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	ec43 2b17 	vmov	d7, r2, r3
 800227e:	eeb0 0a47 	vmov.f32	s0, s14
 8002282:	eef0 0a67 	vmov.f32	s1, s15
 8002286:	f00d fdaf 	bl	800fde8 <cos>
 800228a:	ec5b ab10 	vmov	sl, fp, d0
 800228e:	69f8      	ldr	r0, [r7, #28]
 8002290:	f7fe f96a 	bl	8000568 <__aeabi_f2d>
 8002294:	4602      	mov	r2, r0
 8002296:	460b      	mov	r3, r1
 8002298:	4650      	mov	r0, sl
 800229a:	4659      	mov	r1, fp
 800229c:	f7fe f9bc 	bl	8000618 <__aeabi_dmul>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4640      	mov	r0, r8
 80022a6:	4649      	mov	r1, r9
 80022a8:	f7fe f800 	bl	80002ac <__adddf3>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4610      	mov	r0, r2
 80022b2:	4619      	mov	r1, r3
 80022b4:	a322      	add	r3, pc, #136	; (adr r3, 8002340 <kinMotor_V4+0x6f8>)
 80022b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ba:	f7fe f9ad 	bl	8000618 <__aeabi_dmul>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
	mtrKin->w4 = (lambdaX * cos(d2r(45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 80022c2:	4620      	mov	r0, r4
 80022c4:	4629      	mov	r1, r5
 80022c6:	f7fd fff1 	bl	80002ac <__adddf3>
 80022ca:	4602      	mov	r2, r0
 80022cc:	460b      	mov	r3, r1
 80022ce:	4614      	mov	r4, r2
 80022d0:	461d      	mov	r5, r3
			     (lambdaTH * alphaLengthMotor * Eth);
 80022d2:	69b8      	ldr	r0, [r7, #24]
 80022d4:	f7fe f948 	bl	8000568 <__aeabi_f2d>
 80022d8:	f04f 0200 	mov.w	r2, #0
 80022dc:	4b1b      	ldr	r3, [pc, #108]	; (800234c <kinMotor_V4+0x704>)
 80022de:	f7fe f99b 	bl	8000618 <__aeabi_dmul>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
			     (lambdaY * sin(d2r(45)) * (-sin(d2r(yawVal)) * Ex + cos(d2r(yawVal)) * Ey)) +
 80022e6:	4620      	mov	r0, r4
 80022e8:	4629      	mov	r1, r5
 80022ea:	f7fd ffdf 	bl	80002ac <__adddf3>
 80022ee:	4602      	mov	r2, r0
 80022f0:	460b      	mov	r3, r1
	mtrKin->w4 = (lambdaX * cos(d2r(45)) * (cos(d2r(yawVal)) * Ex + sin(d2r(yawVal)) * Ey)) +
 80022f2:	4610      	mov	r0, r2
 80022f4:	4619      	mov	r1, r3
 80022f6:	f7fe fc3f 	bl	8000b78 <__aeabi_d2iz>
 80022fa:	4602      	mov	r2, r0
 80022fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fe:	60da      	str	r2, [r3, #12]

	if(mtrKin->w1 > 0) mtrKin->w1 = map(mtrKin->w1, 0, 1000, Min_Cutoff_Mtr2, Max_Cutoff_Mtr2);
 8002300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	dd23      	ble.n	8002350 <kinMotor_V4+0x708>
 8002308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230a:	6818      	ldr	r0, [r3, #0]
 800230c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002310:	9300      	str	r3, [sp, #0]
 8002312:	23aa      	movs	r3, #170	; 0xaa
 8002314:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002318:	2100      	movs	r1, #0
 800231a:	f000 fa29 	bl	8002770 <map>
 800231e:	4602      	mov	r2, r0
 8002320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	e025      	b.n	8002372 <kinMotor_V4+0x72a>
 8002326:	bf00      	nop
 8002328:	a2529d39 	.word	0xa2529d39
 800232c:	3f91df46 	.word	0x3f91df46
 8002330:	3815d38f 	.word	0x3815d38f
 8002334:	4083e32b 	.word	0x4083e32b
 8002338:	3815d38e 	.word	0x3815d38e
 800233c:	c083e32b 	.word	0xc083e32b
 8002340:	3815d38e 	.word	0x3815d38e
 8002344:	4083e32b 	.word	0x4083e32b
 8002348:	20000214 	.word	0x20000214
 800234c:	402a0000 	.word	0x402a0000
	else if(mtrKin->w1 < 0) mtrKin->w1 = map(mtrKin->w1, 0, -1000, -Min_Cutoff_Mtr2, -Max_Cutoff_Mtr2);
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	da0c      	bge.n	8002372 <kinMotor_V4+0x72a>
 8002358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	4b61      	ldr	r3, [pc, #388]	; (80024e4 <kinMotor_V4+0x89c>)
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	f06f 03a9 	mvn.w	r3, #169	; 0xa9
 8002364:	4a60      	ldr	r2, [pc, #384]	; (80024e8 <kinMotor_V4+0x8a0>)
 8002366:	2100      	movs	r1, #0
 8002368:	f000 fa02 	bl	8002770 <map>
 800236c:	4602      	mov	r2, r0
 800236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002370:	601a      	str	r2, [r3, #0]
	if(mtrKin->w2 > 0) mtrKin->w2 = map(mtrKin->w2, 0, 1000, Min_Cutoff_Mtr2, Max_Cutoff_Mtr2);
 8002372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	2b00      	cmp	r3, #0
 8002378:	dd0e      	ble.n	8002398 <kinMotor_V4+0x750>
 800237a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237c:	6858      	ldr	r0, [r3, #4]
 800237e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	23aa      	movs	r3, #170	; 0xaa
 8002386:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800238a:	2100      	movs	r1, #0
 800238c:	f000 f9f0 	bl	8002770 <map>
 8002390:	4602      	mov	r2, r0
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	e010      	b.n	80023ba <kinMotor_V4+0x772>
	else if(mtrKin->w2 < 0) mtrKin->w2 = map(mtrKin->w2, 0, -1000, -Min_Cutoff_Mtr2, -Max_Cutoff_Mtr2);
 8002398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b00      	cmp	r3, #0
 800239e:	da0c      	bge.n	80023ba <kinMotor_V4+0x772>
 80023a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a2:	6858      	ldr	r0, [r3, #4]
 80023a4:	4b4f      	ldr	r3, [pc, #316]	; (80024e4 <kinMotor_V4+0x89c>)
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	f06f 03a9 	mvn.w	r3, #169	; 0xa9
 80023ac:	4a4e      	ldr	r2, [pc, #312]	; (80024e8 <kinMotor_V4+0x8a0>)
 80023ae:	2100      	movs	r1, #0
 80023b0:	f000 f9de 	bl	8002770 <map>
 80023b4:	4602      	mov	r2, r0
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	605a      	str	r2, [r3, #4]
	if(mtrKin->w3 > 0) mtrKin->w3 = map(mtrKin->w3, 0, 1000, Min_Cutoff_Mtr2, Max_Cutoff_Mtr2);
 80023ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	dd0e      	ble.n	80023e0 <kinMotor_V4+0x798>
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	6898      	ldr	r0, [r3, #8]
 80023c6:	f44f 7316 	mov.w	r3, #600	; 0x258
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	23aa      	movs	r3, #170	; 0xaa
 80023ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80023d2:	2100      	movs	r1, #0
 80023d4:	f000 f9cc 	bl	8002770 <map>
 80023d8:	4602      	mov	r2, r0
 80023da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023dc:	609a      	str	r2, [r3, #8]
 80023de:	e010      	b.n	8002402 <kinMotor_V4+0x7ba>
	else if(mtrKin->w3 < 0) mtrKin->w3 = map(mtrKin->w3, 0, -1000, -Min_Cutoff_Mtr2, -Max_Cutoff_Mtr2);
 80023e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	da0c      	bge.n	8002402 <kinMotor_V4+0x7ba>
 80023e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ea:	6898      	ldr	r0, [r3, #8]
 80023ec:	4b3d      	ldr	r3, [pc, #244]	; (80024e4 <kinMotor_V4+0x89c>)
 80023ee:	9300      	str	r3, [sp, #0]
 80023f0:	f06f 03a9 	mvn.w	r3, #169	; 0xa9
 80023f4:	4a3c      	ldr	r2, [pc, #240]	; (80024e8 <kinMotor_V4+0x8a0>)
 80023f6:	2100      	movs	r1, #0
 80023f8:	f000 f9ba 	bl	8002770 <map>
 80023fc:	4602      	mov	r2, r0
 80023fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002400:	609a      	str	r2, [r3, #8]
	if(mtrKin->w4 > 0) mtrKin->w4 = map(mtrKin->w4, 0, 1000, Min_Cutoff_Mtr2, Max_Cutoff_Mtr2);
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	dd0e      	ble.n	8002428 <kinMotor_V4+0x7e0>
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	68d8      	ldr	r0, [r3, #12]
 800240e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	23aa      	movs	r3, #170	; 0xaa
 8002416:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800241a:	2100      	movs	r1, #0
 800241c:	f000 f9a8 	bl	8002770 <map>
 8002420:	4602      	mov	r2, r0
 8002422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	e010      	b.n	800244a <kinMotor_V4+0x802>
	else if(mtrKin->w4 < 0) mtrKin->w4 = map(mtrKin->w4, 0, -1000, -Min_Cutoff_Mtr2, -Max_Cutoff_Mtr2);
 8002428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	2b00      	cmp	r3, #0
 800242e:	da0c      	bge.n	800244a <kinMotor_V4+0x802>
 8002430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002432:	68d8      	ldr	r0, [r3, #12]
 8002434:	4b2b      	ldr	r3, [pc, #172]	; (80024e4 <kinMotor_V4+0x89c>)
 8002436:	9300      	str	r3, [sp, #0]
 8002438:	f06f 03a9 	mvn.w	r3, #169	; 0xa9
 800243c:	4a2a      	ldr	r2, [pc, #168]	; (80024e8 <kinMotor_V4+0x8a0>)
 800243e:	2100      	movs	r1, #0
 8002440:	f000 f996 	bl	8002770 <map>
 8002444:	4602      	mov	r2, r0
 8002446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002448:	60da      	str	r2, [r3, #12]

	if(mtrKin->w1 > Max_Cutoff_Mtr) mtrKin->w1 = Max_Cutoff_Mtr;
 800244a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002452:	dd04      	ble.n	800245e <kinMotor_V4+0x816>
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	f44f 7216 	mov.w	r2, #600	; 0x258
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	e007      	b.n	800246e <kinMotor_V4+0x826>
	else if(mtrKin->w1 < Min_Cutoff_Mtr) mtrKin->w1 = Min_Cutoff_Mtr;
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f513 7f16 	cmn.w	r3, #600	; 0x258
 8002466:	da02      	bge.n	800246e <kinMotor_V4+0x826>
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	4a1e      	ldr	r2, [pc, #120]	; (80024e4 <kinMotor_V4+0x89c>)
 800246c:	601a      	str	r2, [r3, #0]

	if(mtrKin->w2 > Max_Cutoff_Mtr) mtrKin->w2 = Max_Cutoff_Mtr;
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002476:	dd04      	ble.n	8002482 <kinMotor_V4+0x83a>
 8002478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800247e:	605a      	str	r2, [r3, #4]
 8002480:	e007      	b.n	8002492 <kinMotor_V4+0x84a>
	else if(mtrKin->w2 < Min_Cutoff_Mtr) mtrKin->w2 = Min_Cutoff_Mtr;
 8002482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f513 7f16 	cmn.w	r3, #600	; 0x258
 800248a:	da02      	bge.n	8002492 <kinMotor_V4+0x84a>
 800248c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248e:	4a15      	ldr	r2, [pc, #84]	; (80024e4 <kinMotor_V4+0x89c>)
 8002490:	605a      	str	r2, [r3, #4]

	if(mtrKin->w3 > Max_Cutoff_Mtr) mtrKin->w3 = Max_Cutoff_Mtr;
 8002492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800249a:	dd04      	ble.n	80024a6 <kinMotor_V4+0x85e>
 800249c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249e:	f44f 7216 	mov.w	r2, #600	; 0x258
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	e007      	b.n	80024b6 <kinMotor_V4+0x86e>
	else if(mtrKin->w3 < Min_Cutoff_Mtr) mtrKin->w3 = Min_Cutoff_Mtr;
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f513 7f16 	cmn.w	r3, #600	; 0x258
 80024ae:	da02      	bge.n	80024b6 <kinMotor_V4+0x86e>
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	4a0c      	ldr	r2, [pc, #48]	; (80024e4 <kinMotor_V4+0x89c>)
 80024b4:	609a      	str	r2, [r3, #8]

	if(mtrKin->w4 > Max_Cutoff_Mtr) mtrKin->w4 = Max_Cutoff_Mtr;
 80024b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80024be:	dd04      	ble.n	80024ca <kinMotor_V4+0x882>
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80024c6:	60da      	str	r2, [r3, #12]
	else if(mtrKin->w4 < Min_Cutoff_Mtr) mtrKin->w4 = Min_Cutoff_Mtr;

}
 80024c8:	e007      	b.n	80024da <kinMotor_V4+0x892>
	else if(mtrKin->w4 < Min_Cutoff_Mtr) mtrKin->w4 = Min_Cutoff_Mtr;
 80024ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f513 7f16 	cmn.w	r3, #600	; 0x258
 80024d2:	da02      	bge.n	80024da <kinMotor_V4+0x892>
 80024d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d6:	4a03      	ldr	r2, [pc, #12]	; (80024e4 <kinMotor_V4+0x89c>)
 80024d8:	60da      	str	r2, [r3, #12]
}
 80024da:	bf00      	nop
 80024dc:	3728      	adds	r7, #40	; 0x28
 80024de:	46bd      	mov	sp, r7
 80024e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024e4:	fffffda8 	.word	0xfffffda8
 80024e8:	fffffc18 	.word	0xfffffc18
 80024ec:	00000000 	.word	0x00000000

080024f0 <kinMotor>:

	if(mtrKin->w4 > Max_Cutoff_Mtr) mtrKin->w4 = Max_Cutoff_Mtr;
	else if(mtrKin->w4 < Min_Cutoff_Mtr) mtrKin->w4 = Min_Cutoff_Mtr;
}

void kinMotor(MotorKin *mtrKin, float x, float y, float th) {
 80024f0:	b5b0      	push	{r4, r5, r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	ed87 0a02 	vstr	s0, [r7, #8]
 80024fc:	edc7 0a01 	vstr	s1, [r7, #4]
 8002500:	ed87 1a00 	vstr	s2, [r7]
	mtrKin->w1 = (lambdaInv_X * cos(d2r(135)) * x) +
 8002504:	68b8      	ldr	r0, [r7, #8]
 8002506:	f7fe f82f 	bl	8000568 <__aeabi_f2d>
 800250a:	a38f      	add	r3, pc, #572	; (adr r3, 8002748 <kinMotor+0x258>)
 800250c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002510:	f7fe f882 	bl	8000618 <__aeabi_dmul>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4614      	mov	r4, r2
 800251a:	461d      	mov	r5, r3
				 (lambdaInv_Y * sin(d2r(135)) * y) +
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7fe f823 	bl	8000568 <__aeabi_f2d>
 8002522:	a38d      	add	r3, pc, #564	; (adr r3, 8002758 <kinMotor+0x268>)
 8002524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002528:	f7fe f876 	bl	8000618 <__aeabi_dmul>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
	mtrKin->w1 = (lambdaInv_X * cos(d2r(135)) * x) +
 8002530:	4620      	mov	r0, r4
 8002532:	4629      	mov	r1, r5
 8002534:	f7fd feba 	bl	80002ac <__adddf3>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4614      	mov	r4, r2
 800253e:	461d      	mov	r5, r3
				 (lambdaInv_TH * lengthAlpha * th);
 8002540:	6838      	ldr	r0, [r7, #0]
 8002542:	f7fe f811 	bl	8000568 <__aeabi_f2d>
 8002546:	f04f 0200 	mov.w	r2, #0
 800254a:	4b87      	ldr	r3, [pc, #540]	; (8002768 <kinMotor+0x278>)
 800254c:	f7fe f864 	bl	8000618 <__aeabi_dmul>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
				 (lambdaInv_Y * sin(d2r(135)) * y) +
 8002554:	4620      	mov	r0, r4
 8002556:	4629      	mov	r1, r5
 8002558:	f7fd fea8 	bl	80002ac <__adddf3>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
	mtrKin->w1 = (lambdaInv_X * cos(d2r(135)) * x) +
 8002560:	4610      	mov	r0, r2
 8002562:	4619      	mov	r1, r3
 8002564:	f7fe fb08 	bl	8000b78 <__aeabi_d2iz>
 8002568:	4602      	mov	r2, r0
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	601a      	str	r2, [r3, #0]
	mtrKin->w2 = (lambdaInv_X * cos(d2r(-135)) * x) +
 800256e:	68b8      	ldr	r0, [r7, #8]
 8002570:	f7fd fffa 	bl	8000568 <__aeabi_f2d>
 8002574:	a374      	add	r3, pc, #464	; (adr r3, 8002748 <kinMotor+0x258>)
 8002576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257a:	f7fe f84d 	bl	8000618 <__aeabi_dmul>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	4614      	mov	r4, r2
 8002584:	461d      	mov	r5, r3
				 (lambdaInv_Y * sin(d2r(-135)) * y) +
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7fd ffee 	bl	8000568 <__aeabi_f2d>
 800258c:	a370      	add	r3, pc, #448	; (adr r3, 8002750 <kinMotor+0x260>)
 800258e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002592:	f7fe f841 	bl	8000618 <__aeabi_dmul>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
	mtrKin->w2 = (lambdaInv_X * cos(d2r(-135)) * x) +
 800259a:	4620      	mov	r0, r4
 800259c:	4629      	mov	r1, r5
 800259e:	f7fd fe85 	bl	80002ac <__adddf3>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	4614      	mov	r4, r2
 80025a8:	461d      	mov	r5, r3
				 (lambdaInv_TH * lengthAlpha * th);
 80025aa:	6838      	ldr	r0, [r7, #0]
 80025ac:	f7fd ffdc 	bl	8000568 <__aeabi_f2d>
 80025b0:	f04f 0200 	mov.w	r2, #0
 80025b4:	4b6c      	ldr	r3, [pc, #432]	; (8002768 <kinMotor+0x278>)
 80025b6:	f7fe f82f 	bl	8000618 <__aeabi_dmul>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
				 (lambdaInv_Y * sin(d2r(-135)) * y) +
 80025be:	4620      	mov	r0, r4
 80025c0:	4629      	mov	r1, r5
 80025c2:	f7fd fe73 	bl	80002ac <__adddf3>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
	mtrKin->w2 = (lambdaInv_X * cos(d2r(-135)) * x) +
 80025ca:	4610      	mov	r0, r2
 80025cc:	4619      	mov	r1, r3
 80025ce:	f7fe fad3 	bl	8000b78 <__aeabi_d2iz>
 80025d2:	4602      	mov	r2, r0
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	605a      	str	r2, [r3, #4]
	mtrKin->w3 = (lambdaInv_X * cos(d2r(-45)) * x) +
 80025d8:	68b8      	ldr	r0, [r7, #8]
 80025da:	f7fd ffc5 	bl	8000568 <__aeabi_f2d>
 80025de:	a35e      	add	r3, pc, #376	; (adr r3, 8002758 <kinMotor+0x268>)
 80025e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e4:	f7fe f818 	bl	8000618 <__aeabi_dmul>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4614      	mov	r4, r2
 80025ee:	461d      	mov	r5, r3
			     (lambdaInv_Y * sin(d2r(-45)) * y) +
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f7fd ffb9 	bl	8000568 <__aeabi_f2d>
 80025f6:	a354      	add	r3, pc, #336	; (adr r3, 8002748 <kinMotor+0x258>)
 80025f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fc:	f7fe f80c 	bl	8000618 <__aeabi_dmul>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
	mtrKin->w3 = (lambdaInv_X * cos(d2r(-45)) * x) +
 8002604:	4620      	mov	r0, r4
 8002606:	4629      	mov	r1, r5
 8002608:	f7fd fe50 	bl	80002ac <__adddf3>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4614      	mov	r4, r2
 8002612:	461d      	mov	r5, r3
				 (lambdaInv_TH * lengthAlpha * th);
 8002614:	6838      	ldr	r0, [r7, #0]
 8002616:	f7fd ffa7 	bl	8000568 <__aeabi_f2d>
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	4b52      	ldr	r3, [pc, #328]	; (8002768 <kinMotor+0x278>)
 8002620:	f7fd fffa 	bl	8000618 <__aeabi_dmul>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
			     (lambdaInv_Y * sin(d2r(-45)) * y) +
 8002628:	4620      	mov	r0, r4
 800262a:	4629      	mov	r1, r5
 800262c:	f7fd fe3e 	bl	80002ac <__adddf3>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
	mtrKin->w3 = (lambdaInv_X * cos(d2r(-45)) * x) +
 8002634:	4610      	mov	r0, r2
 8002636:	4619      	mov	r1, r3
 8002638:	f7fe fa9e 	bl	8000b78 <__aeabi_d2iz>
 800263c:	4602      	mov	r2, r0
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	609a      	str	r2, [r3, #8]
	mtrKin->w4 = (lambdaInv_X * cos(d2r(45)) * x) +
 8002642:	68b8      	ldr	r0, [r7, #8]
 8002644:	f7fd ff90 	bl	8000568 <__aeabi_f2d>
 8002648:	a343      	add	r3, pc, #268	; (adr r3, 8002758 <kinMotor+0x268>)
 800264a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800264e:	f7fd ffe3 	bl	8000618 <__aeabi_dmul>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4614      	mov	r4, r2
 8002658:	461d      	mov	r5, r3
				 (lambdaInv_Y * sin(d2r(45)) * y) +
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7fd ff84 	bl	8000568 <__aeabi_f2d>
 8002660:	a33f      	add	r3, pc, #252	; (adr r3, 8002760 <kinMotor+0x270>)
 8002662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002666:	f7fd ffd7 	bl	8000618 <__aeabi_dmul>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
	mtrKin->w4 = (lambdaInv_X * cos(d2r(45)) * x) +
 800266e:	4620      	mov	r0, r4
 8002670:	4629      	mov	r1, r5
 8002672:	f7fd fe1b 	bl	80002ac <__adddf3>
 8002676:	4602      	mov	r2, r0
 8002678:	460b      	mov	r3, r1
 800267a:	4614      	mov	r4, r2
 800267c:	461d      	mov	r5, r3
				 (lambdaInv_TH * lengthAlpha * th);
 800267e:	6838      	ldr	r0, [r7, #0]
 8002680:	f7fd ff72 	bl	8000568 <__aeabi_f2d>
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	4b37      	ldr	r3, [pc, #220]	; (8002768 <kinMotor+0x278>)
 800268a:	f7fd ffc5 	bl	8000618 <__aeabi_dmul>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
				 (lambdaInv_Y * sin(d2r(45)) * y) +
 8002692:	4620      	mov	r0, r4
 8002694:	4629      	mov	r1, r5
 8002696:	f7fd fe09 	bl	80002ac <__adddf3>
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
	mtrKin->w4 = (lambdaInv_X * cos(d2r(45)) * x) +
 800269e:	4610      	mov	r0, r2
 80026a0:	4619      	mov	r1, r3
 80026a2:	f7fe fa69 	bl	8000b78 <__aeabi_d2iz>
 80026a6:	4602      	mov	r2, r0
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	60da      	str	r2, [r3, #12]

	if(mtrKin->w1 > Max_Cutoff_Mtr_Inv) mtrKin->w1 = Max_Cutoff_Mtr_Inv;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80026b4:	dd04      	ble.n	80026c0 <kinMotor+0x1d0>
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	e007      	b.n	80026d0 <kinMotor+0x1e0>
	else if(mtrKin->w1 < Min_Cutoff_Mtr_Inv) mtrKin->w1 = Min_Cutoff_Mtr_Inv;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 80026c8:	da02      	bge.n	80026d0 <kinMotor+0x1e0>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4a27      	ldr	r2, [pc, #156]	; (800276c <kinMotor+0x27c>)
 80026ce:	601a      	str	r2, [r3, #0]

	if(mtrKin->w2 > Max_Cutoff_Mtr_Inv) mtrKin->w2 = Max_Cutoff_Mtr_Inv;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80026d8:	dd04      	ble.n	80026e4 <kinMotor+0x1f4>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	e007      	b.n	80026f4 <kinMotor+0x204>
	else if(mtrKin->w2 < Min_Cutoff_Mtr_Inv) mtrKin->w2 = Min_Cutoff_Mtr_Inv;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 80026ec:	da02      	bge.n	80026f4 <kinMotor+0x204>
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4a1e      	ldr	r2, [pc, #120]	; (800276c <kinMotor+0x27c>)
 80026f2:	605a      	str	r2, [r3, #4]

	if(mtrKin->w3 > Max_Cutoff_Mtr_Inv) mtrKin->w3 = Max_Cutoff_Mtr_Inv;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80026fc:	dd04      	ble.n	8002708 <kinMotor+0x218>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002704:	609a      	str	r2, [r3, #8]
 8002706:	e007      	b.n	8002718 <kinMotor+0x228>
	else if(mtrKin->w3 < Min_Cutoff_Mtr_Inv) mtrKin->w3 = Min_Cutoff_Mtr_Inv;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 8002710:	da02      	bge.n	8002718 <kinMotor+0x228>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4a15      	ldr	r2, [pc, #84]	; (800276c <kinMotor+0x27c>)
 8002716:	609a      	str	r2, [r3, #8]

	if(mtrKin->w4 > Max_Cutoff_Mtr_Inv) mtrKin->w4 = Max_Cutoff_Mtr_Inv;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002720:	dd04      	ble.n	800272c <kinMotor+0x23c>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002728:	60da      	str	r2, [r3, #12]
	else if(mtrKin->w4 < Min_Cutoff_Mtr_Inv) mtrKin->w4 = Min_Cutoff_Mtr_Inv;
}
 800272a:	e007      	b.n	800273c <kinMotor+0x24c>
	else if(mtrKin->w4 < Min_Cutoff_Mtr_Inv) mtrKin->w4 = Min_Cutoff_Mtr_Inv;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 8002734:	da02      	bge.n	800273c <kinMotor+0x24c>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4a0c      	ldr	r2, [pc, #48]	; (800276c <kinMotor+0x27c>)
 800273a:	60da      	str	r2, [r3, #12]
}
 800273c:	bf00      	nop
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bdb0      	pop	{r4, r5, r7, pc}
 8002744:	f3af 8000 	nop.w
 8002748:	b0184065 	.word	0xb0184065
 800274c:	c08618da 	.word	0xc08618da
 8002750:	b0184066 	.word	0xb0184066
 8002754:	c08618da 	.word	0xc08618da
 8002758:	b0184066 	.word	0xb0184066
 800275c:	408618da 	.word	0x408618da
 8002760:	b0184065 	.word	0xb0184065
 8002764:	408618da 	.word	0x408618da
 8002768:	40568000 	.word	0x40568000
 800276c:	fffffe70 	.word	0xfffffe70

08002770 <map>:

long map(long x, long in_min, long in_max, long out_min, long out_max) {
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
 800277c:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	69b9      	ldr	r1, [r7, #24]
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	1a8a      	subs	r2, r1, r2
 800278a:	fb03 f202 	mul.w	r2, r3, r2
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	1acb      	subs	r3, r1, r3
 8002794:	fb92 f2f3 	sdiv	r2, r2, r3
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	4413      	add	r3, r2
}
 800279c:	4618      	mov	r0, r3
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 80027b0:	4a04      	ldr	r2, [pc, #16]	; (80027c4 <bno055_assignI2C+0x1c>)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6013      	str	r3, [r2, #0]
}
 80027b6:	bf00      	nop
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	20000244 	.word	0x20000244

080027c8 <bno055_delay>:

void bno055_delay(int time) {
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f00a fc50 	bl	800d078 <osDelay>
#else
  HAL_Delay(time);
#endif
}
 80027d8:	bf00      	nop
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b088      	sub	sp, #32
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	4603      	mov	r3, r0
 80027e8:	460a      	mov	r2, r1
 80027ea:	71fb      	strb	r3, [r7, #7]
 80027ec:	4613      	mov	r3, r2
 80027ee:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	733b      	strb	r3, [r7, #12]
 80027f4:	79bb      	ldrb	r3, [r7, #6]
 80027f6:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 80027f8:	4b5a      	ldr	r3, [pc, #360]	; (8002964 <bno055_writeData+0x184>)
 80027fa:	6818      	ldr	r0, [r3, #0]
 80027fc:	f107 020c 	add.w	r2, r7, #12
 8002800:	230a      	movs	r3, #10
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	2302      	movs	r3, #2
 8002806:	2150      	movs	r1, #80	; 0x50
 8002808:	f006 fcee 	bl	80091e8 <HAL_I2C_Master_Transmit>
 800280c:	4603      	mov	r3, r0
 800280e:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 8002810:	7dfb      	ldrb	r3, [r7, #23]
 8002812:	2b00      	cmp	r3, #0
 8002814:	f000 80a0 	beq.w	8002958 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 8002818:	7dfb      	ldrb	r3, [r7, #23]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d103      	bne.n	8002826 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 800281e:	4852      	ldr	r0, [pc, #328]	; (8002968 <bno055_writeData+0x188>)
 8002820:	f00f ff80 	bl	8012724 <puts>
 8002824:	e012      	b.n	800284c <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 8002826:	7dfb      	ldrb	r3, [r7, #23]
 8002828:	2b03      	cmp	r3, #3
 800282a:	d103      	bne.n	8002834 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 800282c:	484f      	ldr	r0, [pc, #316]	; (800296c <bno055_writeData+0x18c>)
 800282e:	f00f ff79 	bl	8012724 <puts>
 8002832:	e00b      	b.n	800284c <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8002834:	7dfb      	ldrb	r3, [r7, #23]
 8002836:	2b02      	cmp	r3, #2
 8002838:	d103      	bne.n	8002842 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 800283a:	484d      	ldr	r0, [pc, #308]	; (8002970 <bno055_writeData+0x190>)
 800283c:	f00f ff72 	bl	8012724 <puts>
 8002840:	e004      	b.n	800284c <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8002842:	7dfb      	ldrb	r3, [r7, #23]
 8002844:	4619      	mov	r1, r3
 8002846:	484b      	ldr	r0, [pc, #300]	; (8002974 <bno055_writeData+0x194>)
 8002848:	f00f ff06 	bl	8012658 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 800284c:	4b45      	ldr	r3, [pc, #276]	; (8002964 <bno055_writeData+0x184>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4618      	mov	r0, r3
 8002852:	f007 f807 	bl	8009864 <HAL_I2C_GetError>
 8002856:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d07e      	beq.n	800295c <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d103      	bne.n	800286c <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8002864:	4844      	ldr	r0, [pc, #272]	; (8002978 <bno055_writeData+0x198>)
 8002866:	f00f ff5d 	bl	8012724 <puts>
 800286a:	e021      	b.n	80028b0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d103      	bne.n	800287a <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8002872:	4842      	ldr	r0, [pc, #264]	; (800297c <bno055_writeData+0x19c>)
 8002874:	f00f ff56 	bl	8012724 <puts>
 8002878:	e01a      	b.n	80028b0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	2b04      	cmp	r3, #4
 800287e:	d103      	bne.n	8002888 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8002880:	483f      	ldr	r0, [pc, #252]	; (8002980 <bno055_writeData+0x1a0>)
 8002882:	f00f ff4f 	bl	8012724 <puts>
 8002886:	e013      	b.n	80028b0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	2b08      	cmp	r3, #8
 800288c:	d103      	bne.n	8002896 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 800288e:	483d      	ldr	r0, [pc, #244]	; (8002984 <bno055_writeData+0x1a4>)
 8002890:	f00f ff48 	bl	8012724 <puts>
 8002894:	e00c      	b.n	80028b0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	2b10      	cmp	r3, #16
 800289a:	d103      	bne.n	80028a4 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 800289c:	483a      	ldr	r0, [pc, #232]	; (8002988 <bno055_writeData+0x1a8>)
 800289e:	f00f ff41 	bl	8012724 <puts>
 80028a2:	e005      	b.n	80028b0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	2b20      	cmp	r3, #32
 80028a8:	d102      	bne.n	80028b0 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 80028aa:	4838      	ldr	r0, [pc, #224]	; (800298c <bno055_writeData+0x1ac>)
 80028ac:	f00f ff3a 	bl	8012724 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 80028b0:	4b2c      	ldr	r3, [pc, #176]	; (8002964 <bno055_writeData+0x184>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f006 ffc7 	bl	8009848 <HAL_I2C_GetState>
 80028ba:	4603      	mov	r3, r0
 80028bc:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 80028be:	7bfb      	ldrb	r3, [r7, #15]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d103      	bne.n	80028cc <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 80028c4:	4832      	ldr	r0, [pc, #200]	; (8002990 <bno055_writeData+0x1b0>)
 80028c6:	f00f ff2d 	bl	8012724 <puts>
 80028ca:	e048      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 80028cc:	7bfb      	ldrb	r3, [r7, #15]
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	d103      	bne.n	80028da <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 80028d2:	482f      	ldr	r0, [pc, #188]	; (8002990 <bno055_writeData+0x1b0>)
 80028d4:	f00f ff26 	bl	8012724 <puts>
 80028d8:	e041      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 80028da:	7bfb      	ldrb	r3, [r7, #15]
 80028dc:	2b24      	cmp	r3, #36	; 0x24
 80028de:	d103      	bne.n	80028e8 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 80028e0:	482c      	ldr	r0, [pc, #176]	; (8002994 <bno055_writeData+0x1b4>)
 80028e2:	f00f ff1f 	bl	8012724 <puts>
 80028e6:	e03a      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 80028e8:	7bfb      	ldrb	r3, [r7, #15]
 80028ea:	2b21      	cmp	r3, #33	; 0x21
 80028ec:	d103      	bne.n	80028f6 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 80028ee:	482a      	ldr	r0, [pc, #168]	; (8002998 <bno055_writeData+0x1b8>)
 80028f0:	f00f ff18 	bl	8012724 <puts>
 80028f4:	e033      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 80028f6:	7bfb      	ldrb	r3, [r7, #15]
 80028f8:	2b22      	cmp	r3, #34	; 0x22
 80028fa:	d103      	bne.n	8002904 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 80028fc:	4827      	ldr	r0, [pc, #156]	; (800299c <bno055_writeData+0x1bc>)
 80028fe:	f00f ff11 	bl	8012724 <puts>
 8002902:	e02c      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	2b28      	cmp	r3, #40	; 0x28
 8002908:	d103      	bne.n	8002912 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 800290a:	4825      	ldr	r0, [pc, #148]	; (80029a0 <bno055_writeData+0x1c0>)
 800290c:	f00f ff0a 	bl	8012724 <puts>
 8002910:	e025      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8002912:	7bfb      	ldrb	r3, [r7, #15]
 8002914:	2b29      	cmp	r3, #41	; 0x29
 8002916:	d103      	bne.n	8002920 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 8002918:	4822      	ldr	r0, [pc, #136]	; (80029a4 <bno055_writeData+0x1c4>)
 800291a:	f00f ff03 	bl	8012724 <puts>
 800291e:	e01e      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8002920:	7bfb      	ldrb	r3, [r7, #15]
 8002922:	2b2a      	cmp	r3, #42	; 0x2a
 8002924:	d103      	bne.n	800292e <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 8002926:	4820      	ldr	r0, [pc, #128]	; (80029a8 <bno055_writeData+0x1c8>)
 8002928:	f00f fefc 	bl	8012724 <puts>
 800292c:	e017      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 800292e:	7bfb      	ldrb	r3, [r7, #15]
 8002930:	2b60      	cmp	r3, #96	; 0x60
 8002932:	d103      	bne.n	800293c <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8002934:	481d      	ldr	r0, [pc, #116]	; (80029ac <bno055_writeData+0x1cc>)
 8002936:	f00f fef5 	bl	8012724 <puts>
 800293a:	e010      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 800293c:	7bfb      	ldrb	r3, [r7, #15]
 800293e:	2ba0      	cmp	r3, #160	; 0xa0
 8002940:	d103      	bne.n	800294a <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8002942:	481b      	ldr	r0, [pc, #108]	; (80029b0 <bno055_writeData+0x1d0>)
 8002944:	f00f feee 	bl	8012724 <puts>
 8002948:	e009      	b.n	800295e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 800294a:	7bfb      	ldrb	r3, [r7, #15]
 800294c:	2be0      	cmp	r3, #224	; 0xe0
 800294e:	d106      	bne.n	800295e <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8002950:	4818      	ldr	r0, [pc, #96]	; (80029b4 <bno055_writeData+0x1d4>)
 8002952:	f00f fee7 	bl	8012724 <puts>
 8002956:	e002      	b.n	800295e <bno055_writeData+0x17e>
    return;
 8002958:	bf00      	nop
 800295a:	e000      	b.n	800295e <bno055_writeData+0x17e>
    return;
 800295c:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	20000244 	.word	0x20000244
 8002968:	08014a98 	.word	0x08014a98
 800296c:	08014abc 	.word	0x08014abc
 8002970:	08014ae4 	.word	0x08014ae4
 8002974:	08014b08 	.word	0x08014b08
 8002978:	08014b20 	.word	0x08014b20
 800297c:	08014b34 	.word	0x08014b34
 8002980:	08014b48 	.word	0x08014b48
 8002984:	08014b5c 	.word	0x08014b5c
 8002988:	08014b70 	.word	0x08014b70
 800298c:	08014b84 	.word	0x08014b84
 8002990:	08014b9c 	.word	0x08014b9c
 8002994:	08014bb4 	.word	0x08014bb4
 8002998:	08014bc8 	.word	0x08014bc8
 800299c:	08014be0 	.word	0x08014be0
 80029a0:	08014bf8 	.word	0x08014bf8
 80029a4:	08014c10 	.word	0x08014c10
 80029a8:	08014c30 	.word	0x08014c30
 80029ac:	08014c50 	.word	0x08014c50
 80029b0:	08014c68 	.word	0x08014c68
 80029b4:	08014c80 	.word	0x08014c80

080029b8 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af02      	add	r7, sp, #8
 80029be:	4603      	mov	r3, r0
 80029c0:	6039      	str	r1, [r7, #0]
 80029c2:	71fb      	strb	r3, [r7, #7]
 80029c4:	4613      	mov	r3, r2
 80029c6:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 80029c8:	4b0b      	ldr	r3, [pc, #44]	; (80029f8 <bno055_readData+0x40>)
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	1dfa      	adds	r2, r7, #7
 80029ce:	2364      	movs	r3, #100	; 0x64
 80029d0:	9300      	str	r3, [sp, #0]
 80029d2:	2301      	movs	r3, #1
 80029d4:	2150      	movs	r1, #80	; 0x50
 80029d6:	f006 fc07 	bl	80091e8 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 80029da:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <bno055_readData+0x40>)
 80029dc:	6818      	ldr	r0, [r3, #0]
 80029de:	79bb      	ldrb	r3, [r7, #6]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	2264      	movs	r2, #100	; 0x64
 80029e4:	9200      	str	r2, [sp, #0]
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	2150      	movs	r1, #80	; 0x50
 80029ea:	f006 fcfb 	bl	80093e4 <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000244 	.word	0x20000244

080029fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a00:	f005 fb6e 	bl	80080e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a04:	f000 f862 	bl	8002acc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a08:	f000 fb2c 	bl	8003064 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a0c:	f000 faf2 	bl	8002ff4 <MX_DMA_Init>
  MX_I2C1_Init();
 8002a10:	f000 f8c6 	bl	8002ba0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8002a14:	f000 fac4 	bl	8002fa0 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8002a18:	f000 f942 	bl	8002ca0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002a1c:	f000 fa04 	bl	8002e28 <MX_TIM3_Init>
  MX_TIM13_Init();
 8002a20:	f000 fa9a 	bl	8002f58 <MX_TIM13_Init>
  MX_I2C2_Init();
 8002a24:	f000 f8fc 	bl	8002c20 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim13);
 8002a28:	4818      	ldr	r0, [pc, #96]	; (8002a8c <main+0x90>)
 8002a2a:	f008 f803 	bl	800aa34 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002a2e:	f00a fa47 	bl	800cec0 <osKernelInitialize>
	/* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of myTimer01 */
  myTimer01Handle = osTimerNew(Callback01, osTimerPeriodic, NULL, &myTimer01_attributes);
 8002a32:	4b17      	ldr	r3, [pc, #92]	; (8002a90 <main+0x94>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	2101      	movs	r1, #1
 8002a38:	4816      	ldr	r0, [pc, #88]	; (8002a94 <main+0x98>)
 8002a3a:	f00a fb4d 	bl	800d0d8 <osTimerNew>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	4a15      	ldr	r2, [pc, #84]	; (8002a98 <main+0x9c>)
 8002a42:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of KinematicTask */
  KinematicTaskHandle = osThreadNew(DefaultTask, NULL, &KinematicTask_attributes);
 8002a44:	4a15      	ldr	r2, [pc, #84]	; (8002a9c <main+0xa0>)
 8002a46:	2100      	movs	r1, #0
 8002a48:	4815      	ldr	r0, [pc, #84]	; (8002aa0 <main+0xa4>)
 8002a4a:	f00a fa83 	bl	800cf54 <osThreadNew>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4a14      	ldr	r2, [pc, #80]	; (8002aa4 <main+0xa8>)
 8002a52:	6013      	str	r3, [r2, #0]

  /* creation of RosTask */
  RosTaskHandle = osThreadNew(commTask, NULL, &RosTask_attributes);
 8002a54:	4a14      	ldr	r2, [pc, #80]	; (8002aa8 <main+0xac>)
 8002a56:	2100      	movs	r1, #0
 8002a58:	4814      	ldr	r0, [pc, #80]	; (8002aac <main+0xb0>)
 8002a5a:	f00a fa7b 	bl	800cf54 <osThreadNew>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	4a13      	ldr	r2, [pc, #76]	; (8002ab0 <main+0xb4>)
 8002a62:	6013      	str	r3, [r2, #0]

  /* creation of ImuTask */
  ImuTaskHandle = osThreadNew(ImuTask_Function, NULL, &ImuTask_attributes);
 8002a64:	4a13      	ldr	r2, [pc, #76]	; (8002ab4 <main+0xb8>)
 8002a66:	2100      	movs	r1, #0
 8002a68:	4813      	ldr	r0, [pc, #76]	; (8002ab8 <main+0xbc>)
 8002a6a:	f00a fa73 	bl	800cf54 <osThreadNew>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	4a12      	ldr	r2, [pc, #72]	; (8002abc <main+0xc0>)
 8002a72:	6013      	str	r3, [r2, #0]

  /* creation of GUI_LCD_Task */
  GUI_LCD_TaskHandle = osThreadNew(GUI_Task, NULL, &GUI_LCD_Task_attributes);
 8002a74:	4a12      	ldr	r2, [pc, #72]	; (8002ac0 <main+0xc4>)
 8002a76:	2100      	movs	r1, #0
 8002a78:	4812      	ldr	r0, [pc, #72]	; (8002ac4 <main+0xc8>)
 8002a7a:	f00a fa6b 	bl	800cf54 <osThreadNew>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	4a11      	ldr	r2, [pc, #68]	; (8002ac8 <main+0xcc>)
 8002a82:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002a84:	f00a fa40 	bl	800cf08 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8002a88:	e7fe      	b.n	8002a88 <main+0x8c>
 8002a8a:	bf00      	nop
 8002a8c:	20000440 	.word	0x20000440
 8002a90:	08014ffc 	.word	0x08014ffc
 8002a94:	08003c1d 	.word	0x08003c1d
 8002a98:	200056f0 	.word	0x200056f0
 8002a9c:	08014f6c 	.word	0x08014f6c
 8002aa0:	080038d1 	.word	0x080038d1
 8002aa4:	20000590 	.word	0x20000590
 8002aa8:	08014f90 	.word	0x08014f90
 8002aac:	080039cd 	.word	0x080039cd
 8002ab0:	2000463c 	.word	0x2000463c
 8002ab4:	08014fb4 	.word	0x08014fb4
 8002ab8:	080039e5 	.word	0x080039e5
 8002abc:	200056e8 	.word	0x200056e8
 8002ac0:	08014fd8 	.word	0x08014fd8
 8002ac4:	08003a81 	.word	0x08003a81
 8002ac8:	200056ec 	.word	0x200056ec

08002acc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b094      	sub	sp, #80	; 0x50
 8002ad0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ad2:	f107 0320 	add.w	r3, r7, #32
 8002ad6:	2230      	movs	r2, #48	; 0x30
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4618      	mov	r0, r3
 8002adc:	f00f ff22 	bl	8012924 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ae0:	f107 030c 	add.w	r3, r7, #12
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	60da      	str	r2, [r3, #12]
 8002aee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002af0:	2300      	movs	r3, #0
 8002af2:	60bb      	str	r3, [r7, #8]
 8002af4:	4b28      	ldr	r3, [pc, #160]	; (8002b98 <SystemClock_Config+0xcc>)
 8002af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af8:	4a27      	ldr	r2, [pc, #156]	; (8002b98 <SystemClock_Config+0xcc>)
 8002afa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002afe:	6413      	str	r3, [r2, #64]	; 0x40
 8002b00:	4b25      	ldr	r3, [pc, #148]	; (8002b98 <SystemClock_Config+0xcc>)
 8002b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	607b      	str	r3, [r7, #4]
 8002b10:	4b22      	ldr	r3, [pc, #136]	; (8002b9c <SystemClock_Config+0xd0>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a21      	ldr	r2, [pc, #132]	; (8002b9c <SystemClock_Config+0xd0>)
 8002b16:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b1a:	6013      	str	r3, [r2, #0]
 8002b1c:	4b1f      	ldr	r3, [pc, #124]	; (8002b9c <SystemClock_Config+0xd0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b24:	607b      	str	r3, [r7, #4]
 8002b26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b30:	2310      	movs	r3, #16
 8002b32:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b34:	2302      	movs	r3, #2
 8002b36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002b3c:	2308      	movs	r3, #8
 8002b3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002b40:	23a8      	movs	r3, #168	; 0xa8
 8002b42:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b44:	2302      	movs	r3, #2
 8002b46:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b48:	2304      	movs	r3, #4
 8002b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b4c:	f107 0320 	add.w	r3, r7, #32
 8002b50:	4618      	mov	r0, r3
 8002b52:	f007 fa95 	bl	800a080 <HAL_RCC_OscConfig>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002b5c:	f001 f8a8 	bl	8003cb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b60:	230f      	movs	r3, #15
 8002b62:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b64:	2302      	movs	r3, #2
 8002b66:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b6c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002b70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b78:	f107 030c 	add.w	r3, r7, #12
 8002b7c:	2105      	movs	r1, #5
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f007 fcf6 	bl	800a570 <HAL_RCC_ClockConfig>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002b8a:	f001 f891 	bl	8003cb0 <Error_Handler>
  }
}
 8002b8e:	bf00      	nop
 8002b90:	3750      	adds	r7, #80	; 0x50
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	40023800 	.word	0x40023800
 8002b9c:	40007000 	.word	0x40007000

08002ba0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ba4:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002ba6:	4a1c      	ldr	r2, [pc, #112]	; (8002c18 <MX_I2C1_Init+0x78>)
 8002ba8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002baa:	4b1a      	ldr	r3, [pc, #104]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bac:	4a1b      	ldr	r2, [pc, #108]	; (8002c1c <MX_I2C1_Init+0x7c>)
 8002bae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002bb0:	4b18      	ldr	r3, [pc, #96]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002bb6:	4b17      	ldr	r3, [pc, #92]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002bbc:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bc4:	4b13      	ldr	r3, [pc, #76]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002bca:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bd0:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002bd6:	4b0f      	ldr	r3, [pc, #60]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002bdc:	480d      	ldr	r0, [pc, #52]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bde:	f006 f9bf 	bl	8008f60 <HAL_I2C_Init>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002be8:	f001 f862 	bl	8003cb0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bec:	2100      	movs	r1, #0
 8002bee:	4809      	ldr	r0, [pc, #36]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002bf0:	f007 f9ca 	bl	8009f88 <HAL_I2CEx_ConfigAnalogFilter>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002bfa:	f001 f859 	bl	8003cb0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4804      	ldr	r0, [pc, #16]	; (8002c14 <MX_I2C1_Init+0x74>)
 8002c02:	f007 f9fd 	bl	800a000 <HAL_I2CEx_ConfigDigitalFilter>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002c0c:	f001 f850 	bl	8003cb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c10:	bf00      	nop
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000248 	.word	0x20000248
 8002c18:	40005400 	.word	0x40005400
 8002c1c:	000186a0 	.word	0x000186a0

08002c20 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002c24:	4b1b      	ldr	r3, [pc, #108]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c26:	4a1c      	ldr	r2, [pc, #112]	; (8002c98 <MX_I2C2_Init+0x78>)
 8002c28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002c2a:	4b1a      	ldr	r3, [pc, #104]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c2c:	4a1b      	ldr	r2, [pc, #108]	; (8002c9c <MX_I2C2_Init+0x7c>)
 8002c2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c30:	4b18      	ldr	r3, [pc, #96]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002c36:	4b17      	ldr	r3, [pc, #92]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c3c:	4b15      	ldr	r3, [pc, #84]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c42:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c44:	4b13      	ldr	r3, [pc, #76]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002c4a:	4b12      	ldr	r3, [pc, #72]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c50:	4b10      	ldr	r3, [pc, #64]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c56:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002c5c:	480d      	ldr	r0, [pc, #52]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c5e:	f006 f97f 	bl	8008f60 <HAL_I2C_Init>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002c68:	f001 f822 	bl	8003cb0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	4809      	ldr	r0, [pc, #36]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c70:	f007 f98a 	bl	8009f88 <HAL_I2CEx_ConfigAnalogFilter>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8002c7a:	f001 f819 	bl	8003cb0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4804      	ldr	r0, [pc, #16]	; (8002c94 <MX_I2C2_Init+0x74>)
 8002c82:	f007 f9bd 	bl	800a000 <HAL_I2CEx_ConfigDigitalFilter>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8002c8c:	f001 f810 	bl	8003cb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002c90:	bf00      	nop
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	2000029c 	.word	0x2000029c
 8002c98:	40005800 	.word	0x40005800
 8002c9c:	000186a0 	.word	0x000186a0

08002ca0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b096      	sub	sp, #88	; 0x58
 8002ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ca6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	605a      	str	r2, [r3, #4]
 8002cb0:	609a      	str	r2, [r3, #8]
 8002cb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	60da      	str	r2, [r3, #12]
 8002ccc:	611a      	str	r2, [r3, #16]
 8002cce:	615a      	str	r2, [r3, #20]
 8002cd0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cd2:	1d3b      	adds	r3, r7, #4
 8002cd4:	2220      	movs	r2, #32
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f00f fe23 	bl	8012924 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002cde:	4b50      	ldr	r3, [pc, #320]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002ce0:	4a50      	ldr	r2, [pc, #320]	; (8002e24 <MX_TIM1_Init+0x184>)
 8002ce2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7-1;
 8002ce4:	4b4e      	ldr	r3, [pc, #312]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002ce6:	2206      	movs	r2, #6
 8002ce8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cea:	4b4d      	ldr	r3, [pc, #308]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002cf0:	4b4b      	ldr	r3, [pc, #300]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002cf2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cf6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cf8:	4b49      	ldr	r3, [pc, #292]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002cfe:	4b48      	ldr	r3, [pc, #288]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d04:	4b46      	ldr	r3, [pc, #280]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002d06:	2280      	movs	r2, #128	; 0x80
 8002d08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d0a:	4845      	ldr	r0, [pc, #276]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002d0c:	f007 fe42 	bl	800a994 <HAL_TIM_Base_Init>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002d16:	f000 ffcb 	bl	8003cb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d1e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d20:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002d24:	4619      	mov	r1, r3
 8002d26:	483e      	ldr	r0, [pc, #248]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002d28:	f008 f9c8 	bl	800b0bc <HAL_TIM_ConfigClockSource>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002d32:	f000 ffbd 	bl	8003cb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d36:	483a      	ldr	r0, [pc, #232]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002d38:	f007 feec 	bl	800ab14 <HAL_TIM_PWM_Init>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002d42:	f000 ffb5 	bl	8003cb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d46:	2300      	movs	r3, #0
 8002d48:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d4e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d52:	4619      	mov	r1, r3
 8002d54:	4832      	ldr	r0, [pc, #200]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002d56:	f008 fdbd 	bl	800b8d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002d60:	f000 ffa6 	bl	8003cb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d64:	2360      	movs	r3, #96	; 0x60
 8002d66:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d70:	2300      	movs	r3, #0
 8002d72:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d74:	2300      	movs	r3, #0
 8002d76:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d84:	2200      	movs	r2, #0
 8002d86:	4619      	mov	r1, r3
 8002d88:	4825      	ldr	r0, [pc, #148]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002d8a:	f008 f8d5 	bl	800af38 <HAL_TIM_PWM_ConfigChannel>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002d94:	f000 ff8c 	bl	8003cb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d9c:	2204      	movs	r2, #4
 8002d9e:	4619      	mov	r1, r3
 8002da0:	481f      	ldr	r0, [pc, #124]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002da2:	f008 f8c9 	bl	800af38 <HAL_TIM_PWM_ConfigChannel>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002dac:	f000 ff80 	bl	8003cb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002db0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002db4:	2208      	movs	r2, #8
 8002db6:	4619      	mov	r1, r3
 8002db8:	4819      	ldr	r0, [pc, #100]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002dba:	f008 f8bd 	bl	800af38 <HAL_TIM_PWM_ConfigChannel>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002dc4:	f000 ff74 	bl	8003cb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002dc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dcc:	220c      	movs	r2, #12
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4813      	ldr	r0, [pc, #76]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002dd2:	f008 f8b1 	bl	800af38 <HAL_TIM_PWM_ConfigChannel>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002ddc:	f000 ff68 	bl	8003cb0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002de0:	2300      	movs	r3, #0
 8002de2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002de4:	2300      	movs	r3, #0
 8002de6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002de8:	2300      	movs	r3, #0
 8002dea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002df0:	2300      	movs	r3, #0
 8002df2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002df4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002df8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002dfe:	1d3b      	adds	r3, r7, #4
 8002e00:	4619      	mov	r1, r3
 8002e02:	4807      	ldr	r0, [pc, #28]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002e04:	f008 fde2 	bl	800b9cc <HAL_TIMEx_ConfigBreakDeadTime>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002e0e:	f000 ff4f 	bl	8003cb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002e12:	4803      	ldr	r0, [pc, #12]	; (8002e20 <MX_TIM1_Init+0x180>)
 8002e14:	f004 fde2 	bl	80079dc <HAL_TIM_MspPostInit>

}
 8002e18:	bf00      	nop
 8002e1a:	3758      	adds	r7, #88	; 0x58
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	200003b0 	.word	0x200003b0
 8002e24:	40010000 	.word	0x40010000

08002e28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b08e      	sub	sp, #56	; 0x38
 8002e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e32:	2200      	movs	r2, #0
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	605a      	str	r2, [r3, #4]
 8002e38:	609a      	str	r2, [r3, #8]
 8002e3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e3c:	f107 0320 	add.w	r3, r7, #32
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e46:	1d3b      	adds	r3, r7, #4
 8002e48:	2200      	movs	r2, #0
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	605a      	str	r2, [r3, #4]
 8002e4e:	609a      	str	r2, [r3, #8]
 8002e50:	60da      	str	r2, [r3, #12]
 8002e52:	611a      	str	r2, [r3, #16]
 8002e54:	615a      	str	r2, [r3, #20]
 8002e56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e58:	4b3d      	ldr	r3, [pc, #244]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002e5a:	4a3e      	ldr	r2, [pc, #248]	; (8002f54 <MX_TIM3_Init+0x12c>)
 8002e5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 8002e5e:	4b3c      	ldr	r3, [pc, #240]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002e60:	2203      	movs	r2, #3
 8002e62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e64:	4b3a      	ldr	r3, [pc, #232]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002e6a:	4b39      	ldr	r3, [pc, #228]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002e6c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e72:	4b37      	ldr	r3, [pc, #220]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e78:	4b35      	ldr	r3, [pc, #212]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002e7a:	2280      	movs	r2, #128	; 0x80
 8002e7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e7e:	4834      	ldr	r0, [pc, #208]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002e80:	f007 fd88 	bl	800a994 <HAL_TIM_Base_Init>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002e8a:	f000 ff11 	bl	8003cb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e92:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e98:	4619      	mov	r1, r3
 8002e9a:	482d      	ldr	r0, [pc, #180]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002e9c:	f008 f90e 	bl	800b0bc <HAL_TIM_ConfigClockSource>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002ea6:	f000 ff03 	bl	8003cb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002eaa:	4829      	ldr	r0, [pc, #164]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002eac:	f007 fe32 	bl	800ab14 <HAL_TIM_PWM_Init>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002eb6:	f000 fefb 	bl	8003cb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ec2:	f107 0320 	add.w	r3, r7, #32
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4821      	ldr	r0, [pc, #132]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002eca:	f008 fd03 	bl	800b8d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002ed4:	f000 feec 	bl	8003cb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ed8:	2360      	movs	r3, #96	; 0x60
 8002eda:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002edc:	2300      	movs	r3, #0
 8002ede:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ee8:	1d3b      	adds	r3, r7, #4
 8002eea:	2200      	movs	r2, #0
 8002eec:	4619      	mov	r1, r3
 8002eee:	4818      	ldr	r0, [pc, #96]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002ef0:	f008 f822 	bl	800af38 <HAL_TIM_PWM_ConfigChannel>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002efa:	f000 fed9 	bl	8003cb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002efe:	1d3b      	adds	r3, r7, #4
 8002f00:	2204      	movs	r2, #4
 8002f02:	4619      	mov	r1, r3
 8002f04:	4812      	ldr	r0, [pc, #72]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002f06:	f008 f817 	bl	800af38 <HAL_TIM_PWM_ConfigChannel>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002f10:	f000 fece 	bl	8003cb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f14:	1d3b      	adds	r3, r7, #4
 8002f16:	2208      	movs	r2, #8
 8002f18:	4619      	mov	r1, r3
 8002f1a:	480d      	ldr	r0, [pc, #52]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002f1c:	f008 f80c 	bl	800af38 <HAL_TIM_PWM_ConfigChannel>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002f26:	f000 fec3 	bl	8003cb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002f2a:	1d3b      	adds	r3, r7, #4
 8002f2c:	220c      	movs	r2, #12
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4807      	ldr	r0, [pc, #28]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002f32:	f008 f801 	bl	800af38 <HAL_TIM_PWM_ConfigChannel>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002f3c:	f000 feb8 	bl	8003cb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f40:	4803      	ldr	r0, [pc, #12]	; (8002f50 <MX_TIM3_Init+0x128>)
 8002f42:	f004 fd4b 	bl	80079dc <HAL_TIM_MspPostInit>

}
 8002f46:	bf00      	nop
 8002f48:	3738      	adds	r7, #56	; 0x38
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	200003f8 	.word	0x200003f8
 8002f54:	40000400 	.word	0x40000400

08002f58 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002f5c:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <MX_TIM13_Init+0x40>)
 8002f5e:	4a0f      	ldr	r2, [pc, #60]	; (8002f9c <MX_TIM13_Init+0x44>)
 8002f60:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 167;
 8002f62:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <MX_TIM13_Init+0x40>)
 8002f64:	22a7      	movs	r2, #167	; 0xa7
 8002f66:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f68:	4b0b      	ldr	r3, [pc, #44]	; (8002f98 <MX_TIM13_Init+0x40>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 49999;
 8002f6e:	4b0a      	ldr	r3, [pc, #40]	; (8002f98 <MX_TIM13_Init+0x40>)
 8002f70:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002f74:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f76:	4b08      	ldr	r3, [pc, #32]	; (8002f98 <MX_TIM13_Init+0x40>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f7c:	4b06      	ldr	r3, [pc, #24]	; (8002f98 <MX_TIM13_Init+0x40>)
 8002f7e:	2280      	movs	r2, #128	; 0x80
 8002f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002f82:	4805      	ldr	r0, [pc, #20]	; (8002f98 <MX_TIM13_Init+0x40>)
 8002f84:	f007 fd06 	bl	800a994 <HAL_TIM_Base_Init>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8002f8e:	f000 fe8f 	bl	8003cb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20000440 	.word	0x20000440
 8002f9c:	40001c00 	.word	0x40001c00

08002fa0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002fa4:	4b11      	ldr	r3, [pc, #68]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fa6:	4a12      	ldr	r2, [pc, #72]	; (8002ff0 <MX_USART3_UART_Init+0x50>)
 8002fa8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002faa:	4b10      	ldr	r3, [pc, #64]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fb0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002fb2:	4b0e      	ldr	r3, [pc, #56]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002fbe:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002fc4:	4b09      	ldr	r3, [pc, #36]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fc6:	220c      	movs	r2, #12
 8002fc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fca:	4b08      	ldr	r3, [pc, #32]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fd0:	4b06      	ldr	r3, [pc, #24]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002fd6:	4805      	ldr	r0, [pc, #20]	; (8002fec <MX_USART3_UART_Init+0x4c>)
 8002fd8:	f008 fd5e 	bl	800ba98 <HAL_UART_Init>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002fe2:	f000 fe65 	bl	8003cb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002fe6:	bf00      	nop
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000488 	.word	0x20000488
 8002ff0:	40004800 	.word	0x40004800

08002ff4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	607b      	str	r3, [r7, #4]
 8002ffe:	4b18      	ldr	r3, [pc, #96]	; (8003060 <MX_DMA_Init+0x6c>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	4a17      	ldr	r2, [pc, #92]	; (8003060 <MX_DMA_Init+0x6c>)
 8003004:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003008:	6313      	str	r3, [r2, #48]	; 0x30
 800300a:	4b15      	ldr	r3, [pc, #84]	; (8003060 <MX_DMA_Init+0x6c>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8003016:	2200      	movs	r2, #0
 8003018:	2105      	movs	r1, #5
 800301a:	200b      	movs	r0, #11
 800301c:	f005 f97e 	bl	800831c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003020:	200b      	movs	r0, #11
 8003022:	f005 f997 	bl	8008354 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8003026:	2200      	movs	r2, #0
 8003028:	2105      	movs	r1, #5
 800302a:	200c      	movs	r0, #12
 800302c:	f005 f976 	bl	800831c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003030:	200c      	movs	r0, #12
 8003032:	f005 f98f 	bl	8008354 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8003036:	2200      	movs	r2, #0
 8003038:	2105      	movs	r1, #5
 800303a:	200e      	movs	r0, #14
 800303c:	f005 f96e 	bl	800831c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003040:	200e      	movs	r0, #14
 8003042:	f005 f987 	bl	8008354 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	2105      	movs	r1, #5
 800304a:	2011      	movs	r0, #17
 800304c:	f005 f966 	bl	800831c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003050:	2011      	movs	r0, #17
 8003052:	f005 f97f 	bl	8008354 <HAL_NVIC_EnableIRQ>

}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	40023800 	.word	0x40023800

08003064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b08e      	sub	sp, #56	; 0x38
 8003068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800306a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	605a      	str	r2, [r3, #4]
 8003074:	609a      	str	r2, [r3, #8]
 8003076:	60da      	str	r2, [r3, #12]
 8003078:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	623b      	str	r3, [r7, #32]
 800307e:	4b6d      	ldr	r3, [pc, #436]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	4a6c      	ldr	r2, [pc, #432]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003084:	f043 0304 	orr.w	r3, r3, #4
 8003088:	6313      	str	r3, [r2, #48]	; 0x30
 800308a:	4b6a      	ldr	r3, [pc, #424]	; (8003234 <MX_GPIO_Init+0x1d0>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308e:	f003 0304 	and.w	r3, r3, #4
 8003092:	623b      	str	r3, [r7, #32]
 8003094:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003096:	2300      	movs	r3, #0
 8003098:	61fb      	str	r3, [r7, #28]
 800309a:	4b66      	ldr	r3, [pc, #408]	; (8003234 <MX_GPIO_Init+0x1d0>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	4a65      	ldr	r2, [pc, #404]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030a0:	f043 0320 	orr.w	r3, r3, #32
 80030a4:	6313      	str	r3, [r2, #48]	; 0x30
 80030a6:	4b63      	ldr	r3, [pc, #396]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	f003 0320 	and.w	r3, r3, #32
 80030ae:	61fb      	str	r3, [r7, #28]
 80030b0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	61bb      	str	r3, [r7, #24]
 80030b6:	4b5f      	ldr	r3, [pc, #380]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ba:	4a5e      	ldr	r2, [pc, #376]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030c0:	6313      	str	r3, [r2, #48]	; 0x30
 80030c2:	4b5c      	ldr	r3, [pc, #368]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ca:	61bb      	str	r3, [r7, #24]
 80030cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ce:	2300      	movs	r3, #0
 80030d0:	617b      	str	r3, [r7, #20]
 80030d2:	4b58      	ldr	r3, [pc, #352]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	4a57      	ldr	r2, [pc, #348]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030d8:	f043 0301 	orr.w	r3, r3, #1
 80030dc:	6313      	str	r3, [r2, #48]	; 0x30
 80030de:	4b55      	ldr	r3, [pc, #340]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	613b      	str	r3, [r7, #16]
 80030ee:	4b51      	ldr	r3, [pc, #324]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	4a50      	ldr	r2, [pc, #320]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030f4:	f043 0302 	orr.w	r3, r3, #2
 80030f8:	6313      	str	r3, [r2, #48]	; 0x30
 80030fa:	4b4e      	ldr	r3, [pc, #312]	; (8003234 <MX_GPIO_Init+0x1d0>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	613b      	str	r3, [r7, #16]
 8003104:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	4b4a      	ldr	r3, [pc, #296]	; (8003234 <MX_GPIO_Init+0x1d0>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	4a49      	ldr	r2, [pc, #292]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003114:	6313      	str	r3, [r2, #48]	; 0x30
 8003116:	4b47      	ldr	r3, [pc, #284]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
 8003126:	4b43      	ldr	r3, [pc, #268]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	4a42      	ldr	r2, [pc, #264]	; (8003234 <MX_GPIO_Init+0x1d0>)
 800312c:	f043 0310 	orr.w	r3, r3, #16
 8003130:	6313      	str	r3, [r2, #48]	; 0x30
 8003132:	4b40      	ldr	r3, [pc, #256]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	f003 0310 	and.w	r3, r3, #16
 800313a:	60bb      	str	r3, [r7, #8]
 800313c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	607b      	str	r3, [r7, #4]
 8003142:	4b3c      	ldr	r3, [pc, #240]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	4a3b      	ldr	r2, [pc, #236]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003148:	f043 0308 	orr.w	r3, r3, #8
 800314c:	6313      	str	r3, [r2, #48]	; 0x30
 800314e:	4b39      	ldr	r3, [pc, #228]	; (8003234 <MX_GPIO_Init+0x1d0>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	607b      	str	r3, [r7, #4]
 8003158:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ENB2_Pin|ENB3_Pin|ENB4_Pin, GPIO_PIN_RESET);
 800315a:	2200      	movs	r2, #0
 800315c:	f241 4102 	movw	r1, #5122	; 0x1402
 8003160:	4835      	ldr	r0, [pc, #212]	; (8003238 <MX_GPIO_Init+0x1d4>)
 8003162:	f005 fecb 	bl	8008efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_RED_GPIO_Port, LD_RED_Pin, GPIO_PIN_RESET);
 8003166:	2200      	movs	r2, #0
 8003168:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800316c:	4833      	ldr	r0, [pc, #204]	; (800323c <MX_GPIO_Init+0x1d8>)
 800316e:	f005 fec5 	bl	8008efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENB1_GPIO_Port, ENB1_Pin, GPIO_PIN_RESET);
 8003172:	2200      	movs	r2, #0
 8003174:	2101      	movs	r1, #1
 8003176:	4832      	ldr	r0, [pc, #200]	; (8003240 <MX_GPIO_Init+0x1dc>)
 8003178:	f005 fec0 	bl	8008efc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENC_EXT3_B_Pin ENC_EXT1_A_Pin ENC_EXT2_A_Pin ENC_EXT3_A_Pin
                           ENC_EXT2_B_Pin */
  GPIO_InitStruct.Pin = ENC_EXT3_B_Pin|ENC_EXT1_A_Pin|ENC_EXT2_A_Pin|ENC_EXT3_A_Pin
 800317c:	f64b 0308 	movw	r3, #47112	; 0xb808
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
                          |ENC_EXT2_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003182:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003186:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003188:	2301      	movs	r3, #1
 800318a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800318c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003190:	4619      	mov	r1, r3
 8003192:	482c      	ldr	r0, [pc, #176]	; (8003244 <MX_GPIO_Init+0x1e0>)
 8003194:	f005 fcee 	bl	8008b74 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENB2_Pin ENB3_Pin ENB4_Pin */
  GPIO_InitStruct.Pin = ENB2_Pin|ENB3_Pin|ENB4_Pin;
 8003198:	f241 4302 	movw	r3, #5122	; 0x1402
 800319c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800319e:	2301      	movs	r3, #1
 80031a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a6:	2300      	movs	r3, #0
 80031a8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80031aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031ae:	4619      	mov	r1, r3
 80031b0:	4821      	ldr	r0, [pc, #132]	; (8003238 <MX_GPIO_Init+0x1d4>)
 80031b2:	f005 fcdf 	bl	8008b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_RED_Pin */
  GPIO_InitStruct.Pin = LD_RED_Pin;
 80031b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031bc:	2301      	movs	r3, #1
 80031be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c0:	2300      	movs	r3, #0
 80031c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c4:	2300      	movs	r3, #0
 80031c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_RED_GPIO_Port, &GPIO_InitStruct);
 80031c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031cc:	4619      	mov	r1, r3
 80031ce:	481b      	ldr	r0, [pc, #108]	; (800323c <MX_GPIO_Init+0x1d8>)
 80031d0:	f005 fcd0 	bl	8008b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENB1_Pin */
  GPIO_InitStruct.Pin = ENB1_Pin;
 80031d4:	2301      	movs	r3, #1
 80031d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d8:	2301      	movs	r3, #1
 80031da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031dc:	2300      	movs	r3, #0
 80031de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031e0:	2300      	movs	r3, #0
 80031e2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ENB1_GPIO_Port, &GPIO_InitStruct);
 80031e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031e8:	4619      	mov	r1, r3
 80031ea:	4815      	ldr	r0, [pc, #84]	; (8003240 <MX_GPIO_Init+0x1dc>)
 80031ec:	f005 fcc2 	bl	8008b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_EXT1_B_Pin */
  GPIO_InitStruct.Pin = ENC_EXT1_B_Pin;
 80031f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031f6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80031fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031fc:	2301      	movs	r3, #1
 80031fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ENC_EXT1_B_GPIO_Port, &GPIO_InitStruct);
 8003200:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003204:	4619      	mov	r1, r3
 8003206:	480c      	ldr	r0, [pc, #48]	; (8003238 <MX_GPIO_Init+0x1d4>)
 8003208:	f005 fcb4 	bl	8008b74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800320c:	2200      	movs	r2, #0
 800320e:	2105      	movs	r1, #5
 8003210:	2009      	movs	r0, #9
 8003212:	f005 f883 	bl	800831c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003216:	2009      	movs	r0, #9
 8003218:	f005 f89c 	bl	8008354 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800321c:	2200      	movs	r2, #0
 800321e:	2105      	movs	r1, #5
 8003220:	2028      	movs	r0, #40	; 0x28
 8003222:	f005 f87b 	bl	800831c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003226:	2028      	movs	r0, #40	; 0x28
 8003228:	f005 f894 	bl	8008354 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800322c:	bf00      	nop
 800322e:	3738      	adds	r7, #56	; 0x38
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40023800 	.word	0x40023800
 8003238:	40021800 	.word	0x40021800
 800323c:	40020400 	.word	0x40020400
 8003240:	40020c00 	.word	0x40020c00
 8003244:	40021400 	.word	0x40021400

08003248 <imuCallback>:

/* USER CODE BEGIN 4 */

int imuCallback(int degree) {
 8003248:	b480      	push	{r7}
 800324a:	b085      	sub	sp, #20
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
	int theta = 0;
 8003250:	2300      	movs	r3, #0
 8003252:	60fb      	str	r3, [r7, #12]
	int z = degree;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	60bb      	str	r3, [r7, #8]
	if (z > 180)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2bb4      	cmp	r3, #180	; 0xb4
 800325c:	dd03      	ble.n	8003266 <imuCallback+0x1e>
		z -= 360;
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003264:	60bb      	str	r3, [r7, #8]
	if (yawRef > 180)
 8003266:	4b13      	ldr	r3, [pc, #76]	; (80032b4 <imuCallback+0x6c>)
 8003268:	f9b3 3000 	ldrsh.w	r3, [r3]
 800326c:	2bb4      	cmp	r3, #180	; 0xb4
 800326e:	dd02      	ble.n	8003276 <imuCallback+0x2e>
		yawRef -= yawRef;
 8003270:	4b10      	ldr	r3, [pc, #64]	; (80032b4 <imuCallback+0x6c>)
 8003272:	2200      	movs	r2, #0
 8003274:	801a      	strh	r2, [r3, #0]
	theta = -z + yawRef;
 8003276:	4b0f      	ldr	r3, [pc, #60]	; (80032b4 <imuCallback+0x6c>)
 8003278:	f9b3 3000 	ldrsh.w	r3, [r3]
 800327c:	461a      	mov	r2, r3
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	60fb      	str	r3, [r7, #12]
	if (theta < -180)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 800328a:	da04      	bge.n	8003296 <imuCallback+0x4e>
		theta += 360;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	e006      	b.n	80032a4 <imuCallback+0x5c>
	else if (theta > 180)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2bb4      	cmp	r3, #180	; 0xb4
 800329a:	dd03      	ble.n	80032a4 <imuCallback+0x5c>
		theta -= 360;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80032a2:	60fb      	str	r3, [r7, #12]

	return theta;
 80032a4:	68fb      	ldr	r3, [r7, #12]
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3714      	adds	r7, #20
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	200056f4 	.word	0x200056f4

080032b8 <initializeMotor>:

void initializeMotor() {
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80032bc:	2100      	movs	r1, #0
 80032be:	481b      	ldr	r0, [pc, #108]	; (800332c <initializeMotor+0x74>)
 80032c0:	f007 fc82 	bl	800abc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80032c4:	2104      	movs	r1, #4
 80032c6:	4819      	ldr	r0, [pc, #100]	; (800332c <initializeMotor+0x74>)
 80032c8:	f007 fc7e 	bl	800abc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80032cc:	2108      	movs	r1, #8
 80032ce:	4817      	ldr	r0, [pc, #92]	; (800332c <initializeMotor+0x74>)
 80032d0:	f007 fc7a 	bl	800abc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80032d4:	210c      	movs	r1, #12
 80032d6:	4815      	ldr	r0, [pc, #84]	; (800332c <initializeMotor+0x74>)
 80032d8:	f007 fc76 	bl	800abc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80032dc:	2100      	movs	r1, #0
 80032de:	4814      	ldr	r0, [pc, #80]	; (8003330 <initializeMotor+0x78>)
 80032e0:	f007 fc72 	bl	800abc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80032e4:	2104      	movs	r1, #4
 80032e6:	4812      	ldr	r0, [pc, #72]	; (8003330 <initializeMotor+0x78>)
 80032e8:	f007 fc6e 	bl	800abc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80032ec:	2108      	movs	r1, #8
 80032ee:	4810      	ldr	r0, [pc, #64]	; (8003330 <initializeMotor+0x78>)
 80032f0:	f007 fc6a 	bl	800abc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80032f4:	210c      	movs	r1, #12
 80032f6:	480e      	ldr	r0, [pc, #56]	; (8003330 <initializeMotor+0x78>)
 80032f8:	f007 fc66 	bl	800abc8 <HAL_TIM_PWM_Start>

	HAL_GPIO_WritePin(ENB1_GPIO_Port, ENB1_Pin, GPIO_PIN_SET);
 80032fc:	2201      	movs	r2, #1
 80032fe:	2101      	movs	r1, #1
 8003300:	480c      	ldr	r0, [pc, #48]	; (8003334 <initializeMotor+0x7c>)
 8003302:	f005 fdfb 	bl	8008efc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENB2_GPIO_Port, ENB2_Pin, GPIO_PIN_SET);
 8003306:	2201      	movs	r2, #1
 8003308:	2102      	movs	r1, #2
 800330a:	480b      	ldr	r0, [pc, #44]	; (8003338 <initializeMotor+0x80>)
 800330c:	f005 fdf6 	bl	8008efc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENB3_GPIO_Port, ENB3_Pin, GPIO_PIN_SET);
 8003310:	2201      	movs	r2, #1
 8003312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003316:	4808      	ldr	r0, [pc, #32]	; (8003338 <initializeMotor+0x80>)
 8003318:	f005 fdf0 	bl	8008efc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENB4_GPIO_Port, ENB4_Pin, GPIO_PIN_SET);
 800331c:	2201      	movs	r2, #1
 800331e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003322:	4805      	ldr	r0, [pc, #20]	; (8003338 <initializeMotor+0x80>)
 8003324:	f005 fdea 	bl	8008efc <HAL_GPIO_WritePin>
}
 8003328:	bf00      	nop
 800332a:	bd80      	pop	{r7, pc}
 800332c:	200003b0 	.word	0x200003b0
 8003330:	200003f8 	.word	0x200003f8
 8003334:	40020c00 	.word	0x40020c00
 8003338:	40021800 	.word	0x40021800

0800333c <setPwm>:

void setPwm(uint8_t Motor, int pwm) {
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	4603      	mov	r3, r0
 8003344:	6039      	str	r1, [r7, #0]
 8003346:	71fb      	strb	r3, [r7, #7]
	switch (Motor) {
 8003348:	79fb      	ldrb	r3, [r7, #7]
 800334a:	2b03      	cmp	r3, #3
 800334c:	f200 8088 	bhi.w	8003460 <setPwm+0x124>
 8003350:	a201      	add	r2, pc, #4	; (adr r2, 8003358 <setPwm+0x1c>)
 8003352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003356:	bf00      	nop
 8003358:	08003369 	.word	0x08003369
 800335c:	080033a7 	.word	0x080033a7
 8003360:	080033e5 	.word	0x080033e5
 8003364:	08003423 	.word	0x08003423
	case 0: // LEFT FRONT
		if (pwm > 0) {
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	dd06      	ble.n	800337c <setPwm+0x40>
			TIM3->CCR1 = pwm;
 800336e:	4a4c      	ldr	r2, [pc, #304]	; (80034a0 <setPwm+0x164>)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	6353      	str	r3, [r2, #52]	; 0x34
			TIM3->CCR4 = 0;
 8003374:	4b4a      	ldr	r3, [pc, #296]	; (80034a0 <setPwm+0x164>)
 8003376:	2200      	movs	r2, #0
 8003378:	641a      	str	r2, [r3, #64]	; 0x40
			TIM3->CCR4 = abs(pwm);
		} else {
			TIM3->CCR1 = 0;
			TIM3->CCR4 = 0;
		}
		break;
 800337a:	e08a      	b.n	8003492 <setPwm+0x156>
		} else if (pwm < 0) {
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	da0a      	bge.n	8003398 <setPwm+0x5c>
			TIM3->CCR1 = 0;
 8003382:	4b47      	ldr	r3, [pc, #284]	; (80034a0 <setPwm+0x164>)
 8003384:	2200      	movs	r2, #0
 8003386:	635a      	str	r2, [r3, #52]	; 0x34
			TIM3->CCR4 = abs(pwm);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800338e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003392:	4b43      	ldr	r3, [pc, #268]	; (80034a0 <setPwm+0x164>)
 8003394:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8003396:	e07c      	b.n	8003492 <setPwm+0x156>
			TIM3->CCR1 = 0;
 8003398:	4b41      	ldr	r3, [pc, #260]	; (80034a0 <setPwm+0x164>)
 800339a:	2200      	movs	r2, #0
 800339c:	635a      	str	r2, [r3, #52]	; 0x34
			TIM3->CCR4 = 0;
 800339e:	4b40      	ldr	r3, [pc, #256]	; (80034a0 <setPwm+0x164>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 80033a4:	e075      	b.n	8003492 <setPwm+0x156>
	case 1: // LEFT BACK
		if (pwm > 0) {
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	dd06      	ble.n	80033ba <setPwm+0x7e>
			TIM1->CCR1 = pwm;
 80033ac:	4a3d      	ldr	r2, [pc, #244]	; (80034a4 <setPwm+0x168>)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2 = 0;
 80033b2:	4b3c      	ldr	r3, [pc, #240]	; (80034a4 <setPwm+0x168>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	639a      	str	r2, [r3, #56]	; 0x38
		} else {
			TIM1->CCR1 = 0;
			TIM1->CCR2 = 0;
		}

		break;
 80033b8:	e06b      	b.n	8003492 <setPwm+0x156>
		} else if (pwm < 0) {
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	da0a      	bge.n	80033d6 <setPwm+0x9a>
			TIM1->CCR1 = 0;
 80033c0:	4b38      	ldr	r3, [pc, #224]	; (80034a4 <setPwm+0x168>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = abs(pwm);
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80033cc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80033d0:	4b34      	ldr	r3, [pc, #208]	; (80034a4 <setPwm+0x168>)
 80033d2:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80033d4:	e05d      	b.n	8003492 <setPwm+0x156>
			TIM1->CCR1 = 0;
 80033d6:	4b33      	ldr	r3, [pc, #204]	; (80034a4 <setPwm+0x168>)
 80033d8:	2200      	movs	r2, #0
 80033da:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 80033dc:	4b31      	ldr	r3, [pc, #196]	; (80034a4 <setPwm+0x168>)
 80033de:	2200      	movs	r2, #0
 80033e0:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80033e2:	e056      	b.n	8003492 <setPwm+0x156>
	case 2: // RIGHT BACK
		if (pwm > 0) {
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	dd06      	ble.n	80033f8 <setPwm+0xbc>
			TIM1->CCR3 = 0;
 80033ea:	4b2e      	ldr	r3, [pc, #184]	; (80034a4 <setPwm+0x168>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4 = pwm;
 80033f0:	4a2c      	ldr	r2, [pc, #176]	; (80034a4 <setPwm+0x168>)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	6413      	str	r3, [r2, #64]	; 0x40
		} else {
			TIM1->CCR3 = 0;
			TIM1->CCR4 = 0;
		}

		break;
 80033f6:	e04c      	b.n	8003492 <setPwm+0x156>
		} else if (pwm < 0) {
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	da0a      	bge.n	8003414 <setPwm+0xd8>
			TIM1->CCR3 = abs(pwm);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003404:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003408:	4b26      	ldr	r3, [pc, #152]	; (80034a4 <setPwm+0x168>)
 800340a:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4 = 0;
 800340c:	4b25      	ldr	r3, [pc, #148]	; (80034a4 <setPwm+0x168>)
 800340e:	2200      	movs	r2, #0
 8003410:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8003412:	e03e      	b.n	8003492 <setPwm+0x156>
			TIM1->CCR3 = 0;
 8003414:	4b23      	ldr	r3, [pc, #140]	; (80034a4 <setPwm+0x168>)
 8003416:	2200      	movs	r2, #0
 8003418:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4 = 0;
 800341a:	4b22      	ldr	r3, [pc, #136]	; (80034a4 <setPwm+0x168>)
 800341c:	2200      	movs	r2, #0
 800341e:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8003420:	e037      	b.n	8003492 <setPwm+0x156>
	case 3: // RIGHT FRONT
		if (pwm > 0) {
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2b00      	cmp	r3, #0
 8003426:	dd06      	ble.n	8003436 <setPwm+0xfa>
			TIM3->CCR2 = pwm;
 8003428:	4a1d      	ldr	r2, [pc, #116]	; (80034a0 <setPwm+0x164>)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	6393      	str	r3, [r2, #56]	; 0x38
			TIM3->CCR3 = 0;
 800342e:	4b1c      	ldr	r3, [pc, #112]	; (80034a0 <setPwm+0x164>)
 8003430:	2200      	movs	r2, #0
 8003432:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM3->CCR3 = abs(pwm);
		} else {
			TIM3->CCR2 = 0;
			TIM3->CCR3 = 0;
		}
		break;
 8003434:	e02d      	b.n	8003492 <setPwm+0x156>
		} else if (pwm < 0) {
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	da0a      	bge.n	8003452 <setPwm+0x116>
			TIM3->CCR2 = 0;
 800343c:	4b18      	ldr	r3, [pc, #96]	; (80034a0 <setPwm+0x164>)
 800343e:	2200      	movs	r2, #0
 8003440:	639a      	str	r2, [r3, #56]	; 0x38
			TIM3->CCR3 = abs(pwm);
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003448:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800344c:	4b14      	ldr	r3, [pc, #80]	; (80034a0 <setPwm+0x164>)
 800344e:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 8003450:	e01f      	b.n	8003492 <setPwm+0x156>
			TIM3->CCR2 = 0;
 8003452:	4b13      	ldr	r3, [pc, #76]	; (80034a0 <setPwm+0x164>)
 8003454:	2200      	movs	r2, #0
 8003456:	639a      	str	r2, [r3, #56]	; 0x38
			TIM3->CCR3 = 0;
 8003458:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <setPwm+0x164>)
 800345a:	2200      	movs	r2, #0
 800345c:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 800345e:	e018      	b.n	8003492 <setPwm+0x156>

	default:
		TIM1->CCR1 = 0;
 8003460:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <setPwm+0x168>)
 8003462:	2200      	movs	r2, #0
 8003464:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8003466:	4b0f      	ldr	r3, [pc, #60]	; (80034a4 <setPwm+0x168>)
 8003468:	2200      	movs	r2, #0
 800346a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 800346c:	4b0d      	ldr	r3, [pc, #52]	; (80034a4 <setPwm+0x168>)
 800346e:	2200      	movs	r2, #0
 8003470:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = 0;
 8003472:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <setPwm+0x168>)
 8003474:	2200      	movs	r2, #0
 8003476:	641a      	str	r2, [r3, #64]	; 0x40
		TIM3->CCR1 = 0;
 8003478:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <setPwm+0x164>)
 800347a:	2200      	movs	r2, #0
 800347c:	635a      	str	r2, [r3, #52]	; 0x34
		TIM3->CCR2 = 0;
 800347e:	4b08      	ldr	r3, [pc, #32]	; (80034a0 <setPwm+0x164>)
 8003480:	2200      	movs	r2, #0
 8003482:	639a      	str	r2, [r3, #56]	; 0x38
		TIM3->CCR3 = 0;
 8003484:	4b06      	ldr	r3, [pc, #24]	; (80034a0 <setPwm+0x164>)
 8003486:	2200      	movs	r2, #0
 8003488:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM3->CCR4 = 0;
 800348a:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <setPwm+0x164>)
 800348c:	2200      	movs	r2, #0
 800348e:	641a      	str	r2, [r3, #64]	; 0x40
	}
}
 8003490:	bf00      	nop
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	40000400 	.word	0x40000400
 80034a4:	40010000 	.word	0x40010000

080034a8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4603      	mov	r3, r0
 80034b0:	80fb      	strh	r3, [r7, #6]
	//Encoder External 1
	if (GPIO_Pin == ENC_EXT1_A_Pin) {
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034b8:	d152      	bne.n	8003560 <HAL_GPIO_EXTI_Callback+0xb8>
		if ((ENC1B_HIGH && ENC1A_LOW) || (ENC1B_LOW && ENC1A_HIGH)) {
 80034ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034be:	4896      	ldr	r0, [pc, #600]	; (8003718 <HAL_GPIO_EXTI_Callback+0x270>)
 80034c0:	f005 fd04 	bl	8008ecc <HAL_GPIO_ReadPin>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d107      	bne.n	80034da <HAL_GPIO_EXTI_Callback+0x32>
 80034ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80034ce:	4893      	ldr	r0, [pc, #588]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80034d0:	f005 fcfc 	bl	8008ecc <HAL_GPIO_ReadPin>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00f      	beq.n	80034fa <HAL_GPIO_EXTI_Callback+0x52>
 80034da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034de:	488e      	ldr	r0, [pc, #568]	; (8003718 <HAL_GPIO_EXTI_Callback+0x270>)
 80034e0:	f005 fcf4 	bl	8008ecc <HAL_GPIO_ReadPin>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d111      	bne.n	800350e <HAL_GPIO_EXTI_Callback+0x66>
 80034ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80034ee:	488b      	ldr	r0, [pc, #556]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80034f0:	f005 fcec 	bl	8008ecc <HAL_GPIO_ReadPin>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d109      	bne.n	800350e <HAL_GPIO_EXTI_Callback+0x66>
			valueENC_EXT[0]--;
 80034fa:	4b89      	ldr	r3, [pc, #548]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 80034fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003500:	b29b      	uxth	r3, r3
 8003502:	3b01      	subs	r3, #1
 8003504:	b29b      	uxth	r3, r3
 8003506:	b21a      	sxth	r2, r3
 8003508:	4b85      	ldr	r3, [pc, #532]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 800350a:	801a      	strh	r2, [r3, #0]
 800350c:	e028      	b.n	8003560 <HAL_GPIO_EXTI_Callback+0xb8>
		} else if ((ENC1B_HIGH && ENC1A_HIGH) || (ENC1B_LOW && ENC1A_LOW)) {
 800350e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003512:	4881      	ldr	r0, [pc, #516]	; (8003718 <HAL_GPIO_EXTI_Callback+0x270>)
 8003514:	f005 fcda 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003518:	4603      	mov	r3, r0
 800351a:	2b01      	cmp	r3, #1
 800351c:	d107      	bne.n	800352e <HAL_GPIO_EXTI_Callback+0x86>
 800351e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003522:	487e      	ldr	r0, [pc, #504]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 8003524:	f005 fcd2 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003528:	4603      	mov	r3, r0
 800352a:	2b01      	cmp	r3, #1
 800352c:	d00f      	beq.n	800354e <HAL_GPIO_EXTI_Callback+0xa6>
 800352e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003532:	4879      	ldr	r0, [pc, #484]	; (8003718 <HAL_GPIO_EXTI_Callback+0x270>)
 8003534:	f005 fcca 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d110      	bne.n	8003560 <HAL_GPIO_EXTI_Callback+0xb8>
 800353e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003542:	4876      	ldr	r0, [pc, #472]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 8003544:	f005 fcc2 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d108      	bne.n	8003560 <HAL_GPIO_EXTI_Callback+0xb8>
			valueENC_EXT[0]++;
 800354e:	4b74      	ldr	r3, [pc, #464]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 8003550:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003554:	b29b      	uxth	r3, r3
 8003556:	3301      	adds	r3, #1
 8003558:	b29b      	uxth	r3, r3
 800355a:	b21a      	sxth	r2, r3
 800355c:	4b70      	ldr	r3, [pc, #448]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 800355e:	801a      	strh	r2, [r3, #0]
		}
	}

	if (GPIO_Pin == ENC_EXT1_B_Pin) {
 8003560:	88fb      	ldrh	r3, [r7, #6]
 8003562:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003566:	d152      	bne.n	800360e <HAL_GPIO_EXTI_Callback+0x166>
		if ((ENC1B_HIGH && ENC1A_HIGH) || (ENC1B_LOW && ENC1A_LOW)) {
 8003568:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800356c:	486a      	ldr	r0, [pc, #424]	; (8003718 <HAL_GPIO_EXTI_Callback+0x270>)
 800356e:	f005 fcad 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003572:	4603      	mov	r3, r0
 8003574:	2b01      	cmp	r3, #1
 8003576:	d107      	bne.n	8003588 <HAL_GPIO_EXTI_Callback+0xe0>
 8003578:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800357c:	4867      	ldr	r0, [pc, #412]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 800357e:	f005 fca5 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003582:	4603      	mov	r3, r0
 8003584:	2b01      	cmp	r3, #1
 8003586:	d00f      	beq.n	80035a8 <HAL_GPIO_EXTI_Callback+0x100>
 8003588:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800358c:	4862      	ldr	r0, [pc, #392]	; (8003718 <HAL_GPIO_EXTI_Callback+0x270>)
 800358e:	f005 fc9d 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d111      	bne.n	80035bc <HAL_GPIO_EXTI_Callback+0x114>
 8003598:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800359c:	485f      	ldr	r0, [pc, #380]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 800359e:	f005 fc95 	bl	8008ecc <HAL_GPIO_ReadPin>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d109      	bne.n	80035bc <HAL_GPIO_EXTI_Callback+0x114>
			valueENC_EXT[0]--;
 80035a8:	4b5d      	ldr	r3, [pc, #372]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 80035aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	b21a      	sxth	r2, r3
 80035b6:	4b5a      	ldr	r3, [pc, #360]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 80035b8:	801a      	strh	r2, [r3, #0]
 80035ba:	e028      	b.n	800360e <HAL_GPIO_EXTI_Callback+0x166>
		} else if ((ENC1B_LOW && ENC1A_HIGH) || (ENC1B_HIGH && ENC1A_LOW)) {
 80035bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80035c0:	4855      	ldr	r0, [pc, #340]	; (8003718 <HAL_GPIO_EXTI_Callback+0x270>)
 80035c2:	f005 fc83 	bl	8008ecc <HAL_GPIO_ReadPin>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d107      	bne.n	80035dc <HAL_GPIO_EXTI_Callback+0x134>
 80035cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80035d0:	4852      	ldr	r0, [pc, #328]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80035d2:	f005 fc7b 	bl	8008ecc <HAL_GPIO_ReadPin>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d00f      	beq.n	80035fc <HAL_GPIO_EXTI_Callback+0x154>
 80035dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80035e0:	484d      	ldr	r0, [pc, #308]	; (8003718 <HAL_GPIO_EXTI_Callback+0x270>)
 80035e2:	f005 fc73 	bl	8008ecc <HAL_GPIO_ReadPin>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d110      	bne.n	800360e <HAL_GPIO_EXTI_Callback+0x166>
 80035ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80035f0:	484a      	ldr	r0, [pc, #296]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80035f2:	f005 fc6b 	bl	8008ecc <HAL_GPIO_ReadPin>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d108      	bne.n	800360e <HAL_GPIO_EXTI_Callback+0x166>
			valueENC_EXT[0]++;
 80035fc:	4b48      	ldr	r3, [pc, #288]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 80035fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003602:	b29b      	uxth	r3, r3
 8003604:	3301      	adds	r3, #1
 8003606:	b29b      	uxth	r3, r3
 8003608:	b21a      	sxth	r2, r3
 800360a:	4b45      	ldr	r3, [pc, #276]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 800360c:	801a      	strh	r2, [r3, #0]
		}
	}
	//Encoder External 2
	if (GPIO_Pin == ENC_EXT2_A_Pin) {
 800360e:	88fb      	ldrh	r3, [r7, #6]
 8003610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003614:	d152      	bne.n	80036bc <HAL_GPIO_EXTI_Callback+0x214>
		if ((ENC2B_HIGH && ENC2A_LOW) || (ENC2B_LOW && ENC2A_HIGH)) {
 8003616:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800361a:	4840      	ldr	r0, [pc, #256]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 800361c:	f005 fc56 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003620:	4603      	mov	r3, r0
 8003622:	2b01      	cmp	r3, #1
 8003624:	d107      	bne.n	8003636 <HAL_GPIO_EXTI_Callback+0x18e>
 8003626:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800362a:	483c      	ldr	r0, [pc, #240]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 800362c:	f005 fc4e 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00f      	beq.n	8003656 <HAL_GPIO_EXTI_Callback+0x1ae>
 8003636:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800363a:	4838      	ldr	r0, [pc, #224]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 800363c:	f005 fc46 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d111      	bne.n	800366a <HAL_GPIO_EXTI_Callback+0x1c2>
 8003646:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800364a:	4834      	ldr	r0, [pc, #208]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 800364c:	f005 fc3e 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d109      	bne.n	800366a <HAL_GPIO_EXTI_Callback+0x1c2>
			valueENC_EXT[1]--;
 8003656:	4b32      	ldr	r3, [pc, #200]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 8003658:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800365c:	b29b      	uxth	r3, r3
 800365e:	3b01      	subs	r3, #1
 8003660:	b29b      	uxth	r3, r3
 8003662:	b21a      	sxth	r2, r3
 8003664:	4b2e      	ldr	r3, [pc, #184]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 8003666:	805a      	strh	r2, [r3, #2]
 8003668:	e028      	b.n	80036bc <HAL_GPIO_EXTI_Callback+0x214>
		} else if ((ENC2B_HIGH && ENC2A_HIGH) || (ENC2B_LOW && ENC2A_LOW)) {
 800366a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800366e:	482b      	ldr	r0, [pc, #172]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 8003670:	f005 fc2c 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003674:	4603      	mov	r3, r0
 8003676:	2b01      	cmp	r3, #1
 8003678:	d107      	bne.n	800368a <HAL_GPIO_EXTI_Callback+0x1e2>
 800367a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800367e:	4827      	ldr	r0, [pc, #156]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 8003680:	f005 fc24 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003684:	4603      	mov	r3, r0
 8003686:	2b01      	cmp	r3, #1
 8003688:	d00f      	beq.n	80036aa <HAL_GPIO_EXTI_Callback+0x202>
 800368a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800368e:	4823      	ldr	r0, [pc, #140]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 8003690:	f005 fc1c 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d110      	bne.n	80036bc <HAL_GPIO_EXTI_Callback+0x214>
 800369a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800369e:	481f      	ldr	r0, [pc, #124]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80036a0:	f005 fc14 	bl	8008ecc <HAL_GPIO_ReadPin>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d108      	bne.n	80036bc <HAL_GPIO_EXTI_Callback+0x214>
			valueENC_EXT[1]++;
 80036aa:	4b1d      	ldr	r3, [pc, #116]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 80036ac:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	3301      	adds	r3, #1
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	b21a      	sxth	r2, r3
 80036b8:	4b19      	ldr	r3, [pc, #100]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 80036ba:	805a      	strh	r2, [r3, #2]
		}
	}

	if (GPIO_Pin == ENC_EXT2_B_Pin) {
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036c2:	d158      	bne.n	8003776 <HAL_GPIO_EXTI_Callback+0x2ce>
		if ((ENC2B_HIGH && ENC2A_HIGH) || (ENC2B_LOW && ENC2A_LOW)) {
 80036c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036c8:	4814      	ldr	r0, [pc, #80]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80036ca:	f005 fbff 	bl	8008ecc <HAL_GPIO_ReadPin>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d107      	bne.n	80036e4 <HAL_GPIO_EXTI_Callback+0x23c>
 80036d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036d8:	4810      	ldr	r0, [pc, #64]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80036da:	f005 fbf7 	bl	8008ecc <HAL_GPIO_ReadPin>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d00f      	beq.n	8003704 <HAL_GPIO_EXTI_Callback+0x25c>
 80036e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036e8:	480c      	ldr	r0, [pc, #48]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80036ea:	f005 fbef 	bl	8008ecc <HAL_GPIO_ReadPin>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d117      	bne.n	8003724 <HAL_GPIO_EXTI_Callback+0x27c>
 80036f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036f8:	4808      	ldr	r0, [pc, #32]	; (800371c <HAL_GPIO_EXTI_Callback+0x274>)
 80036fa:	f005 fbe7 	bl	8008ecc <HAL_GPIO_ReadPin>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10f      	bne.n	8003724 <HAL_GPIO_EXTI_Callback+0x27c>
			valueENC_EXT[1]--;
 8003704:	4b06      	ldr	r3, [pc, #24]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 8003706:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800370a:	b29b      	uxth	r3, r3
 800370c:	3b01      	subs	r3, #1
 800370e:	b29b      	uxth	r3, r3
 8003710:	b21a      	sxth	r2, r3
 8003712:	4b03      	ldr	r3, [pc, #12]	; (8003720 <HAL_GPIO_EXTI_Callback+0x278>)
 8003714:	805a      	strh	r2, [r3, #2]
 8003716:	e02e      	b.n	8003776 <HAL_GPIO_EXTI_Callback+0x2ce>
 8003718:	40021800 	.word	0x40021800
 800371c:	40021400 	.word	0x40021400
 8003720:	200056f8 	.word	0x200056f8
		} else if ((ENC2B_LOW && ENC2A_HIGH) || (ENC2B_HIGH && ENC2A_LOW)) {
 8003724:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003728:	4867      	ldr	r0, [pc, #412]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 800372a:	f005 fbcf 	bl	8008ecc <HAL_GPIO_ReadPin>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d107      	bne.n	8003744 <HAL_GPIO_EXTI_Callback+0x29c>
 8003734:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003738:	4863      	ldr	r0, [pc, #396]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 800373a:	f005 fbc7 	bl	8008ecc <HAL_GPIO_ReadPin>
 800373e:	4603      	mov	r3, r0
 8003740:	2b01      	cmp	r3, #1
 8003742:	d00f      	beq.n	8003764 <HAL_GPIO_EXTI_Callback+0x2bc>
 8003744:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003748:	485f      	ldr	r0, [pc, #380]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 800374a:	f005 fbbf 	bl	8008ecc <HAL_GPIO_ReadPin>
 800374e:	4603      	mov	r3, r0
 8003750:	2b01      	cmp	r3, #1
 8003752:	d110      	bne.n	8003776 <HAL_GPIO_EXTI_Callback+0x2ce>
 8003754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003758:	485b      	ldr	r0, [pc, #364]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 800375a:	f005 fbb7 	bl	8008ecc <HAL_GPIO_ReadPin>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d108      	bne.n	8003776 <HAL_GPIO_EXTI_Callback+0x2ce>
			valueENC_EXT[1]++;
 8003764:	4b59      	ldr	r3, [pc, #356]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 8003766:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800376a:	b29b      	uxth	r3, r3
 800376c:	3301      	adds	r3, #1
 800376e:	b29b      	uxth	r3, r3
 8003770:	b21a      	sxth	r2, r3
 8003772:	4b56      	ldr	r3, [pc, #344]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 8003774:	805a      	strh	r2, [r3, #2]
		}
	}
	//Encoder External 3
	if (GPIO_Pin == ENC_EXT3_A_Pin) {
 8003776:	88fb      	ldrh	r3, [r7, #6]
 8003778:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800377c:	d14e      	bne.n	800381c <HAL_GPIO_EXTI_Callback+0x374>
		if ((ENC3B_HIGH && ENC3A_LOW) || (ENC3B_LOW && ENC3A_HIGH)) {
 800377e:	2108      	movs	r1, #8
 8003780:	4851      	ldr	r0, [pc, #324]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003782:	f005 fba3 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003786:	4603      	mov	r3, r0
 8003788:	2b01      	cmp	r3, #1
 800378a:	d107      	bne.n	800379c <HAL_GPIO_EXTI_Callback+0x2f4>
 800378c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003790:	484d      	ldr	r0, [pc, #308]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003792:	f005 fb9b 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00e      	beq.n	80037ba <HAL_GPIO_EXTI_Callback+0x312>
 800379c:	2108      	movs	r1, #8
 800379e:	484a      	ldr	r0, [pc, #296]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 80037a0:	f005 fb94 	bl	8008ecc <HAL_GPIO_ReadPin>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d111      	bne.n	80037ce <HAL_GPIO_EXTI_Callback+0x326>
 80037aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80037ae:	4846      	ldr	r0, [pc, #280]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 80037b0:	f005 fb8c 	bl	8008ecc <HAL_GPIO_ReadPin>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d109      	bne.n	80037ce <HAL_GPIO_EXTI_Callback+0x326>
			valueENC_EXT[2]--;
 80037ba:	4b44      	ldr	r3, [pc, #272]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 80037bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	3b01      	subs	r3, #1
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	b21a      	sxth	r2, r3
 80037c8:	4b40      	ldr	r3, [pc, #256]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 80037ca:	809a      	strh	r2, [r3, #4]
 80037cc:	e026      	b.n	800381c <HAL_GPIO_EXTI_Callback+0x374>
		} else if ((ENC3B_HIGH && ENC3A_HIGH) || (ENC3B_LOW && ENC3A_LOW)) {
 80037ce:	2108      	movs	r1, #8
 80037d0:	483d      	ldr	r0, [pc, #244]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 80037d2:	f005 fb7b 	bl	8008ecc <HAL_GPIO_ReadPin>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d107      	bne.n	80037ec <HAL_GPIO_EXTI_Callback+0x344>
 80037dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80037e0:	4839      	ldr	r0, [pc, #228]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 80037e2:	f005 fb73 	bl	8008ecc <HAL_GPIO_ReadPin>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d00e      	beq.n	800380a <HAL_GPIO_EXTI_Callback+0x362>
 80037ec:	2108      	movs	r1, #8
 80037ee:	4836      	ldr	r0, [pc, #216]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 80037f0:	f005 fb6c 	bl	8008ecc <HAL_GPIO_ReadPin>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d110      	bne.n	800381c <HAL_GPIO_EXTI_Callback+0x374>
 80037fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80037fe:	4832      	ldr	r0, [pc, #200]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003800:	f005 fb64 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d108      	bne.n	800381c <HAL_GPIO_EXTI_Callback+0x374>
			valueENC_EXT[2]++;
 800380a:	4b30      	ldr	r3, [pc, #192]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 800380c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003810:	b29b      	uxth	r3, r3
 8003812:	3301      	adds	r3, #1
 8003814:	b29b      	uxth	r3, r3
 8003816:	b21a      	sxth	r2, r3
 8003818:	4b2c      	ldr	r3, [pc, #176]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 800381a:	809a      	strh	r2, [r3, #4]
		}
	}

	if (GPIO_Pin == ENC_EXT3_B_Pin) {
 800381c:	88fb      	ldrh	r3, [r7, #6]
 800381e:	2b08      	cmp	r3, #8
 8003820:	d14e      	bne.n	80038c0 <HAL_GPIO_EXTI_Callback+0x418>
		if ((ENC3B_HIGH && ENC3A_HIGH) || (ENC3B_LOW && ENC3A_LOW)) {
 8003822:	2108      	movs	r1, #8
 8003824:	4828      	ldr	r0, [pc, #160]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003826:	f005 fb51 	bl	8008ecc <HAL_GPIO_ReadPin>
 800382a:	4603      	mov	r3, r0
 800382c:	2b01      	cmp	r3, #1
 800382e:	d107      	bne.n	8003840 <HAL_GPIO_EXTI_Callback+0x398>
 8003830:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003834:	4824      	ldr	r0, [pc, #144]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003836:	f005 fb49 	bl	8008ecc <HAL_GPIO_ReadPin>
 800383a:	4603      	mov	r3, r0
 800383c:	2b01      	cmp	r3, #1
 800383e:	d00e      	beq.n	800385e <HAL_GPIO_EXTI_Callback+0x3b6>
 8003840:	2108      	movs	r1, #8
 8003842:	4821      	ldr	r0, [pc, #132]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003844:	f005 fb42 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d111      	bne.n	8003872 <HAL_GPIO_EXTI_Callback+0x3ca>
 800384e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003852:	481d      	ldr	r0, [pc, #116]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003854:	f005 fb3a 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d109      	bne.n	8003872 <HAL_GPIO_EXTI_Callback+0x3ca>
			valueENC_EXT[2]--;
 800385e:	4b1b      	ldr	r3, [pc, #108]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 8003860:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003864:	b29b      	uxth	r3, r3
 8003866:	3b01      	subs	r3, #1
 8003868:	b29b      	uxth	r3, r3
 800386a:	b21a      	sxth	r2, r3
 800386c:	4b17      	ldr	r3, [pc, #92]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 800386e:	809a      	strh	r2, [r3, #4]
		} else if ((ENC3B_LOW && ENC3A_HIGH) || (ENC3B_HIGH && ENC3A_LOW)) {
			valueENC_EXT[2]++;
		}
	}
}
 8003870:	e026      	b.n	80038c0 <HAL_GPIO_EXTI_Callback+0x418>
		} else if ((ENC3B_LOW && ENC3A_HIGH) || (ENC3B_HIGH && ENC3A_LOW)) {
 8003872:	2108      	movs	r1, #8
 8003874:	4814      	ldr	r0, [pc, #80]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003876:	f005 fb29 	bl	8008ecc <HAL_GPIO_ReadPin>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d107      	bne.n	8003890 <HAL_GPIO_EXTI_Callback+0x3e8>
 8003880:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003884:	4810      	ldr	r0, [pc, #64]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003886:	f005 fb21 	bl	8008ecc <HAL_GPIO_ReadPin>
 800388a:	4603      	mov	r3, r0
 800388c:	2b01      	cmp	r3, #1
 800388e:	d00e      	beq.n	80038ae <HAL_GPIO_EXTI_Callback+0x406>
 8003890:	2108      	movs	r1, #8
 8003892:	480d      	ldr	r0, [pc, #52]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 8003894:	f005 fb1a 	bl	8008ecc <HAL_GPIO_ReadPin>
 8003898:	4603      	mov	r3, r0
 800389a:	2b01      	cmp	r3, #1
 800389c:	d110      	bne.n	80038c0 <HAL_GPIO_EXTI_Callback+0x418>
 800389e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038a2:	4809      	ldr	r0, [pc, #36]	; (80038c8 <HAL_GPIO_EXTI_Callback+0x420>)
 80038a4:	f005 fb12 	bl	8008ecc <HAL_GPIO_ReadPin>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d108      	bne.n	80038c0 <HAL_GPIO_EXTI_Callback+0x418>
			valueENC_EXT[2]++;
 80038ae:	4b07      	ldr	r3, [pc, #28]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 80038b0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	3301      	adds	r3, #1
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	b21a      	sxth	r2, r3
 80038bc:	4b03      	ldr	r3, [pc, #12]	; (80038cc <HAL_GPIO_EXTI_Callback+0x424>)
 80038be:	809a      	strh	r2, [r3, #4]
}
 80038c0:	bf00      	nop
 80038c2:	3708      	adds	r7, #8
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40021400 	.word	0x40021400
 80038cc:	200056f8 	.word	0x200056f8

080038d0 <DefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_DefaultTask */
void DefaultTask(void *argument)
{
 80038d0:	b590      	push	{r4, r7, lr}
 80038d2:	b087      	sub	sp, #28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN 5 */
	initializeMotor();
 80038d8:	f7ff fcee 	bl	80032b8 <initializeMotor>
	osTimerStart(myTimer01Handle, 100);
 80038dc:	4b33      	ldr	r3, [pc, #204]	; (80039ac <DefaultTask+0xdc>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2164      	movs	r1, #100	; 0x64
 80038e2:	4618      	mov	r0, r3
 80038e4:	f009 fc74 	bl	800d1d0 <osTimerStart>
	vTaskDelay(10);
 80038e8:	200a      	movs	r0, #10
 80038ea:	f00a fc2b 	bl	800e144 <vTaskDelay>
	stateInv = false;
 80038ee:	4b30      	ldr	r3, [pc, #192]	; (80039b0 <DefaultTask+0xe0>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	701a      	strb	r2, [r3, #0]
	/* Infinite loop */
	for (;;) {
		if (stateInv == true) {
 80038f4:	4b2e      	ldr	r3, [pc, #184]	; (80039b0 <DefaultTask+0xe0>)
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d012      	beq.n	8003922 <DefaultTask+0x52>
			kinMotor(&MotorOut, InvTarget[0], InvTarget[1], InvTarget[2]);
 80038fc:	4b2d      	ldr	r3, [pc, #180]	; (80039b4 <DefaultTask+0xe4>)
 80038fe:	edd3 7a00 	vldr	s15, [r3]
 8003902:	4b2c      	ldr	r3, [pc, #176]	; (80039b4 <DefaultTask+0xe4>)
 8003904:	ed93 7a01 	vldr	s14, [r3, #4]
 8003908:	4b2a      	ldr	r3, [pc, #168]	; (80039b4 <DefaultTask+0xe4>)
 800390a:	edd3 6a02 	vldr	s13, [r3, #8]
 800390e:	eeb0 1a66 	vmov.f32	s2, s13
 8003912:	eef0 0a47 	vmov.f32	s1, s14
 8003916:	eeb0 0a67 	vmov.f32	s0, s15
 800391a:	4827      	ldr	r0, [pc, #156]	; (80039b8 <DefaultTask+0xe8>)
 800391c:	f7fe fde8 	bl	80024f0 <kinMotor>
 8003920:	e027      	b.n	8003972 <DefaultTask+0xa2>
		} else {
			vect3_Kin = ForwardKin(xtarget, ytarget, thtarget);
 8003922:	4b26      	ldr	r3, [pc, #152]	; (80039bc <DefaultTask+0xec>)
 8003924:	edd3 7a00 	vldr	s15, [r3]
 8003928:	4b25      	ldr	r3, [pc, #148]	; (80039c0 <DefaultTask+0xf0>)
 800392a:	ed93 7a00 	vldr	s14, [r3]
 800392e:	4b25      	ldr	r3, [pc, #148]	; (80039c4 <DefaultTask+0xf4>)
 8003930:	edd3 6a00 	vldr	s13, [r3]
 8003934:	eeb0 1a66 	vmov.f32	s2, s13
 8003938:	eef0 0a47 	vmov.f32	s1, s14
 800393c:	eeb0 0a67 	vmov.f32	s0, s15
 8003940:	f7fd fe06 	bl	8001550 <ForwardKin>
 8003944:	eef0 6a40 	vmov.f32	s13, s0
 8003948:	eeb0 7a60 	vmov.f32	s14, s1
 800394c:	eef0 7a41 	vmov.f32	s15, s2
 8003950:	4b1d      	ldr	r3, [pc, #116]	; (80039c8 <DefaultTask+0xf8>)
 8003952:	edc3 6a00 	vstr	s13, [r3]
 8003956:	ed83 7a01 	vstr	s14, [r3, #4]
 800395a:	edc3 7a02 	vstr	s15, [r3, #8]
			MotorOut = InverseKin(&vect3_Kin);
 800395e:	4c16      	ldr	r4, [pc, #88]	; (80039b8 <DefaultTask+0xe8>)
 8003960:	463b      	mov	r3, r7
 8003962:	4919      	ldr	r1, [pc, #100]	; (80039c8 <DefaultTask+0xf8>)
 8003964:	4618      	mov	r0, r3
 8003966:	f7fe f8bf 	bl	8001ae8 <InverseKin>
 800396a:	463b      	mov	r3, r7
 800396c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800396e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		}
		setPwm(0, MotorOut.w1); setPwm(1, MotorOut.w2);
 8003972:	4b11      	ldr	r3, [pc, #68]	; (80039b8 <DefaultTask+0xe8>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4619      	mov	r1, r3
 8003978:	2000      	movs	r0, #0
 800397a:	f7ff fcdf 	bl	800333c <setPwm>
 800397e:	4b0e      	ldr	r3, [pc, #56]	; (80039b8 <DefaultTask+0xe8>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	4619      	mov	r1, r3
 8003984:	2001      	movs	r0, #1
 8003986:	f7ff fcd9 	bl	800333c <setPwm>
		setPwm(2, MotorOut.w3); setPwm(3, MotorOut.w4);
 800398a:	4b0b      	ldr	r3, [pc, #44]	; (80039b8 <DefaultTask+0xe8>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	4619      	mov	r1, r3
 8003990:	2002      	movs	r0, #2
 8003992:	f7ff fcd3 	bl	800333c <setPwm>
 8003996:	4b08      	ldr	r3, [pc, #32]	; (80039b8 <DefaultTask+0xe8>)
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	4619      	mov	r1, r3
 800399c:	2003      	movs	r0, #3
 800399e:	f7ff fccd 	bl	800333c <setPwm>
		osDelay(1);
 80039a2:	2001      	movs	r0, #1
 80039a4:	f009 fb68 	bl	800d078 <osDelay>
		if (stateInv == true) {
 80039a8:	e7a4      	b.n	80038f4 <DefaultTask+0x24>
 80039aa:	bf00      	nop
 80039ac:	200056f0 	.word	0x200056f0
 80039b0:	20005760 	.word	0x20005760
 80039b4:	20005754 	.word	0x20005754
 80039b8:	2000570c 	.word	0x2000570c
 80039bc:	20005744 	.word	0x20005744
 80039c0:	20005748 	.word	0x20005748
 80039c4:	2000574c 	.word	0x2000574c
 80039c8:	20005700 	.word	0x20005700

080039cc <commTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_commTask */
void commTask(void *argument)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN commTask */
	setup();
 80039d4:	f002 ff2e 	bl	8006834 <setup>
	/* Infinite loop */
	for (;;) {
		loop();
 80039d8:	f002 ff50 	bl	800687c <loop>
		osDelay(1);
 80039dc:	2001      	movs	r0, #1
 80039de:	f009 fb4b 	bl	800d078 <osDelay>
		loop();
 80039e2:	e7f9      	b.n	80039d8 <commTask+0xc>

080039e4 <ImuTask_Function>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ImuTask_Function */
void ImuTask_Function(void *argument)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ImuTask_Function */
	bno055_assignI2C(&hi2c1);
 80039ec:	4820      	ldr	r0, [pc, #128]	; (8003a70 <ImuTask_Function+0x8c>)
 80039ee:	f7fe fedb 	bl	80027a8 <bno055_assignI2C>
	bno055_setup();
 80039f2:	f7fd faf7 	bl	8000fe4 <bno055_setup>
	bno055_setOperationModeNDOF();
 80039f6:	f7fd fae2 	bl	8000fbe <bno055_setOperationModeNDOF>
	vTaskDelay(100);
 80039fa:	2064      	movs	r0, #100	; 0x64
 80039fc:	f00a fba2 	bl	800e144 <vTaskDelay>
	/* Infinite loop */
	for (;;) {
		vector = bno055_getVectorEuler();
 8003a00:	f7fd fc5c 	bl	80012bc <bno055_getVectorEuler>
 8003a04:	eeb0 4a40 	vmov.f32	s8, s0
 8003a08:	eef0 4a60 	vmov.f32	s9, s1
 8003a0c:	eeb0 5a41 	vmov.f32	s10, s2
 8003a10:	eef0 5a61 	vmov.f32	s11, s3
 8003a14:	eeb0 6a42 	vmov.f32	s12, s4
 8003a18:	eef0 6a62 	vmov.f32	s13, s5
 8003a1c:	eeb0 7a43 	vmov.f32	s14, s6
 8003a20:	eef0 7a63 	vmov.f32	s15, s7
 8003a24:	4b13      	ldr	r3, [pc, #76]	; (8003a74 <ImuTask_Function+0x90>)
 8003a26:	ed83 4b00 	vstr	d4, [r3]
 8003a2a:	ed83 5b02 	vstr	d5, [r3, #8]
 8003a2e:	ed83 6b04 	vstr	d6, [r3, #16]
 8003a32:	ed83 7b06 	vstr	d7, [r3, #24]
		vTaskDelay(1);
 8003a36:	2001      	movs	r0, #1
 8003a38:	f00a fb84 	bl	800e144 <vTaskDelay>
		rawYaw = vector.x;
 8003a3c:	4b0d      	ldr	r3, [pc, #52]	; (8003a74 <ImuTask_Function+0x90>)
 8003a3e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003a42:	4610      	mov	r0, r2
 8003a44:	4619      	mov	r1, r3
 8003a46:	f7fd f897 	bl	8000b78 <__aeabi_d2iz>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	b21a      	sxth	r2, r3
 8003a4e:	4b0a      	ldr	r3, [pc, #40]	; (8003a78 <ImuTask_Function+0x94>)
 8003a50:	801a      	strh	r2, [r3, #0]
		yawVal = imuCallback(rawYaw);
 8003a52:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <ImuTask_Function+0x94>)
 8003a54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff fbf5 	bl	8003248 <imuCallback>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	b21a      	sxth	r2, r3
 8003a62:	4b06      	ldr	r3, [pc, #24]	; (8003a7c <ImuTask_Function+0x98>)
 8003a64:	801a      	strh	r2, [r3, #0]
		osDelay(1);
 8003a66:	2001      	movs	r0, #1
 8003a68:	f009 fb06 	bl	800d078 <osDelay>
		vector = bno055_getVectorEuler();
 8003a6c:	e7c8      	b.n	8003a00 <ImuTask_Function+0x1c>
 8003a6e:	bf00      	nop
 8003a70:	20000248 	.word	0x20000248
 8003a74:	20005720 	.word	0x20005720
 8003a78:	20005762 	.word	0x20005762
 8003a7c:	20000214 	.word	0x20000214

08003a80 <GUI_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GUI_Task */
void GUI_Task(void *argument)
{
 8003a80:	b5b0      	push	{r4, r5, r7, lr}
 8003a82:	b092      	sub	sp, #72	; 0x48
 8003a84:	af02      	add	r7, sp, #8
 8003a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GUI_Task */
	lcd_init();
 8003a88:	f7fd fcd3 	bl	8001432 <lcd_init>
	char buff[50];
	/* Infinite loop */
	for (;;) {
		lcd_clear();
 8003a8c:	f7fd fcba 	bl	8001404 <lcd_clear>
		lcd_send_cmd(0x80 | 0x04);
 8003a90:	2084      	movs	r0, #132	; 0x84
 8003a92:	f7fd fc57 	bl	8001344 <lcd_send_cmd>
		lcd_send_string("ABUROBONEMA");
 8003a96:	485a      	ldr	r0, [pc, #360]	; (8003c00 <GUI_Task+0x180>)
 8003a98:	f7fd fd08 	bl	80014ac <lcd_send_string>

		lcd_send_cmd(0x80 | 0x40);
 8003a9c:	20c0      	movs	r0, #192	; 0xc0
 8003a9e:	f7fd fc51 	bl	8001344 <lcd_send_cmd>
		lcd_send_string("Head:");
 8003aa2:	4858      	ldr	r0, [pc, #352]	; (8003c04 <GUI_Task+0x184>)
 8003aa4:	f7fd fd02 	bl	80014ac <lcd_send_string>
		lcd_send_cmd(0x80 | 0x45);
 8003aa8:	20c5      	movs	r0, #197	; 0xc5
 8003aaa:	f7fd fc4b 	bl	8001344 <lcd_send_cmd>
		Lcd_send_int(yawVal);
 8003aae:	4b56      	ldr	r3, [pc, #344]	; (8003c08 <GUI_Task+0x188>)
 8003ab0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7fd fd0f 	bl	80014d8 <Lcd_send_int>
		lcd_send_cmd(0x80 | 0x14);
 8003aba:	2094      	movs	r0, #148	; 0x94
 8003abc:	f7fd fc42 	bl	8001344 <lcd_send_cmd>
		sprintf(buff, "X:%.2f  Y:%.2f", Aksen[0], Aksen[1]);
 8003ac0:	4b52      	ldr	r3, [pc, #328]	; (8003c0c <GUI_Task+0x18c>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fc fd4f 	bl	8000568 <__aeabi_f2d>
 8003aca:	4604      	mov	r4, r0
 8003acc:	460d      	mov	r5, r1
 8003ace:	4b4f      	ldr	r3, [pc, #316]	; (8003c0c <GUI_Task+0x18c>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7fc fd48 	bl	8000568 <__aeabi_f2d>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	460b      	mov	r3, r1
 8003adc:	f107 000c 	add.w	r0, r7, #12
 8003ae0:	e9cd 2300 	strd	r2, r3, [sp]
 8003ae4:	4622      	mov	r2, r4
 8003ae6:	462b      	mov	r3, r5
 8003ae8:	4949      	ldr	r1, [pc, #292]	; (8003c10 <GUI_Task+0x190>)
 8003aea:	f00e fe23 	bl	8012734 <siprintf>
		lcd_send_string(buff);
 8003aee:	f107 030c 	add.w	r3, r7, #12
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fd fcda 	bl	80014ac <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8003af8:	20d4      	movs	r0, #212	; 0xd4
 8003afa:	f7fd fc23 	bl	8001344 <lcd_send_cmd>
		sprintf(buff, "err:%.3f", sqrt(pow(abs(vect3_Kin.x), 2)) + pow(abs(vect3_Kin.y), 2) + pow(abs(d2r(vect3_Kin.th)), 2));
 8003afe:	4b45      	ldr	r3, [pc, #276]	; (8003c14 <GUI_Task+0x194>)
 8003b00:	edd3 7a00 	vldr	s15, [r3]
 8003b04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b08:	ee17 3a90 	vmov	r3, s15
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	bfb8      	it	lt
 8003b10:	425b      	neglt	r3, r3
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fc fd16 	bl	8000544 <__aeabi_i2d>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	ed9f 1b34 	vldr	d1, [pc, #208]	; 8003bf0 <GUI_Task+0x170>
 8003b20:	ec43 2b10 	vmov	d0, r2, r3
 8003b24:	f00c f8c2 	bl	800fcac <pow>
 8003b28:	eeb0 7a40 	vmov.f32	s14, s0
 8003b2c:	eef0 7a60 	vmov.f32	s15, s1
 8003b30:	eeb0 0a47 	vmov.f32	s0, s14
 8003b34:	eef0 0a67 	vmov.f32	s1, s15
 8003b38:	f00c f928 	bl	800fd8c <sqrt>
 8003b3c:	ec55 4b10 	vmov	r4, r5, d0
 8003b40:	4b34      	ldr	r3, [pc, #208]	; (8003c14 <GUI_Task+0x194>)
 8003b42:	edd3 7a01 	vldr	s15, [r3, #4]
 8003b46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b4a:	ee17 3a90 	vmov	r3, s15
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	bfb8      	it	lt
 8003b52:	425b      	neglt	r3, r3
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fc fcf5 	bl	8000544 <__aeabi_i2d>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	ed9f 1b24 	vldr	d1, [pc, #144]	; 8003bf0 <GUI_Task+0x170>
 8003b62:	ec43 2b10 	vmov	d0, r2, r3
 8003b66:	f00c f8a1 	bl	800fcac <pow>
 8003b6a:	ec53 2b10 	vmov	r2, r3, d0
 8003b6e:	4620      	mov	r0, r4
 8003b70:	4629      	mov	r1, r5
 8003b72:	f7fc fb9b 	bl	80002ac <__adddf3>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4614      	mov	r4, r2
 8003b7c:	461d      	mov	r5, r3
 8003b7e:	4b25      	ldr	r3, [pc, #148]	; (8003c14 <GUI_Task+0x194>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7fc fcf0 	bl	8000568 <__aeabi_f2d>
 8003b88:	a31b      	add	r3, pc, #108	; (adr r3, 8003bf8 <GUI_Task+0x178>)
 8003b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8e:	f7fc fd43 	bl	8000618 <__aeabi_dmul>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4610      	mov	r0, r2
 8003b98:	4619      	mov	r1, r3
 8003b9a:	f7fc ffed 	bl	8000b78 <__aeabi_d2iz>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	bfb8      	it	lt
 8003ba4:	425b      	neglt	r3, r3
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fc fccc 	bl	8000544 <__aeabi_i2d>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8003bf0 <GUI_Task+0x170>
 8003bb4:	ec43 2b10 	vmov	d0, r2, r3
 8003bb8:	f00c f878 	bl	800fcac <pow>
 8003bbc:	ec53 2b10 	vmov	r2, r3, d0
 8003bc0:	4620      	mov	r0, r4
 8003bc2:	4629      	mov	r1, r5
 8003bc4:	f7fc fb72 	bl	80002ac <__adddf3>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	f107 000c 	add.w	r0, r7, #12
 8003bd0:	4911      	ldr	r1, [pc, #68]	; (8003c18 <GUI_Task+0x198>)
 8003bd2:	f00e fdaf 	bl	8012734 <siprintf>
		lcd_send_string(buff);
 8003bd6:	f107 030c 	add.w	r3, r7, #12
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fd fc66 	bl	80014ac <lcd_send_string>
		vTaskDelay(50);
 8003be0:	2032      	movs	r0, #50	; 0x32
 8003be2:	f00a faaf 	bl	800e144 <vTaskDelay>
		osDelay(1);
 8003be6:	2001      	movs	r0, #1
 8003be8:	f009 fa46 	bl	800d078 <osDelay>
		lcd_clear();
 8003bec:	e74e      	b.n	8003a8c <GUI_Task+0xc>
 8003bee:	bf00      	nop
 8003bf0:	00000000 	.word	0x00000000
 8003bf4:	40000000 	.word	0x40000000
 8003bf8:	a2529d39 	.word	0xa2529d39
 8003bfc:	3f91df46 	.word	0x3f91df46
 8003c00:	08014cd4 	.word	0x08014cd4
 8003c04:	08014ce0 	.word	0x08014ce0
 8003c08:	20000214 	.word	0x20000214
 8003c0c:	2000022c 	.word	0x2000022c
 8003c10:	08014ce8 	.word	0x08014ce8
 8003c14:	20005700 	.word	0x20005700
 8003c18:	08014cf8 	.word	0x08014cf8

08003c1c <Callback01>:
  /* USER CODE END GUI_Task */
}

/* Callback01 function */
void Callback01(void *argument)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */

  /* USER CODE END Callback01 */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a17      	ldr	r2, [pc, #92]	; (8003c9c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d101      	bne.n	8003c46 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003c42:	f004 fa6f 	bl	8008124 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM13) {
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a15      	ldr	r2, [pc, #84]	; (8003ca0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d121      	bne.n	8003c94 <HAL_TIM_PeriodElapsedCallback+0x64>
		for (uint8_t i = 0; i < 3; i++) {
 8003c50:	2300      	movs	r3, #0
 8003c52:	73fb      	strb	r3, [r7, #15]
 8003c54:	e01b      	b.n	8003c8e <HAL_TIM_PeriodElapsedCallback+0x5e>
			rpmExt[i] = valueENC_EXT[i] * 600 / 715;
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
 8003c58:	4a12      	ldr	r2, [pc, #72]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003c5a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	f44f 7316 	mov.w	r3, #600	; 0x258
 8003c64:	fb02 f303 	mul.w	r3, r2, r3
 8003c68:	4a0f      	ldr	r2, [pc, #60]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003c6a:	fb82 1203 	smull	r1, r2, r2, r3
 8003c6e:	1212      	asrs	r2, r2, #8
 8003c70:	17db      	asrs	r3, r3, #31
 8003c72:	1ad2      	subs	r2, r2, r3
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
 8003c76:	b211      	sxth	r1, r2
 8003c78:	4a0c      	ldr	r2, [pc, #48]	; (8003cac <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003c7a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//			rpmExt[i] = rpmExt[i] * (0.029 * 2 * 3.14);
			valueENC_EXT[i] = 0;
 8003c7e:	7bfb      	ldrb	r3, [r7, #15]
 8003c80:	4a08      	ldr	r2, [pc, #32]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003c82:	2100      	movs	r1, #0
 8003c84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint8_t i = 0; i < 3; i++) {
 8003c88:	7bfb      	ldrb	r3, [r7, #15]
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	73fb      	strb	r3, [r7, #15]
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d9e0      	bls.n	8003c56 <HAL_TIM_PeriodElapsedCallback+0x26>
		}
	}

  /* USER CODE END Callback 1 */
}
 8003c94:	bf00      	nop
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40002000 	.word	0x40002000
 8003ca0:	40001c00 	.word	0x40001c00
 8003ca4:	200056f8 	.word	0x200056f8
 8003ca8:	5ba8a345 	.word	0x5ba8a345
 8003cac:	20000218 	.word	0x20000218

08003cb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003cb4:	b672      	cpsid	i
}
 8003cb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003cb8:	e7fe      	b.n	8003cb8 <Error_Handler+0x8>

08003cba <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8003cba:	b480      	push	{r7}
 8003cbc:	b083      	sub	sp, #12
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	605a      	str	r2, [r3, #4]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	4a04      	ldr	r2, [pc, #16]	; (8003cf8 <_ZN3ros3MsgC1Ev+0x1c>)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4618      	mov	r0, r3
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	08015160 	.word	0x08015160

08003cfc <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
      data()
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff ffe8 	bl	8003cdc <_ZN3ros3MsgC1Ev>
 8003d0c:	4a06      	ldr	r2, [pc, #24]	; (8003d28 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	601a      	str	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3304      	adds	r3, #4
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7ff ffcf 	bl	8003cba <_ZN3ros4TimeC1Ev>
    {
    }
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	08015148 	.word	0x08015148

08003d2c <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003d36:	2300      	movs	r3, #0
 8003d38:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6859      	ldr	r1, [r3, #4]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	4413      	add	r3, r2
 8003d44:	b2ca      	uxtb	r2, r1
 8003d46:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	0a19      	lsrs	r1, r3, #8
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	3301      	adds	r3, #1
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	4413      	add	r3, r2
 8003d56:	b2ca      	uxtb	r2, r1
 8003d58:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	0c19      	lsrs	r1, r3, #16
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	3302      	adds	r3, #2
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	4413      	add	r3, r2
 8003d68:	b2ca      	uxtb	r2, r1
 8003d6a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	0e19      	lsrs	r1, r3, #24
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	3303      	adds	r3, #3
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	4413      	add	r3, r2
 8003d7a:	b2ca      	uxtb	r2, r1
 8003d7c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	3304      	adds	r3, #4
 8003d82:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6899      	ldr	r1, [r3, #8]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	b2ca      	uxtb	r2, r1
 8003d90:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	0a19      	lsrs	r1, r3, #8
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	4413      	add	r3, r2
 8003da0:	b2ca      	uxtb	r2, r1
 8003da2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	0c19      	lsrs	r1, r3, #16
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	3302      	adds	r3, #2
 8003dae:	683a      	ldr	r2, [r7, #0]
 8003db0:	4413      	add	r3, r2
 8003db2:	b2ca      	uxtb	r2, r1
 8003db4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	0e19      	lsrs	r1, r3, #24
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	3303      	adds	r3, #3
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	b2ca      	uxtb	r2, r1
 8003dc6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	3304      	adds	r3, #4
 8003dcc:	60fb      	str	r3, [r7, #12]
      return offset;
 8003dce:	68fb      	ldr	r3, [r7, #12]
    }
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	4413      	add	r3, r2
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	461a      	mov	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	6839      	ldr	r1, [r7, #0]
 8003e02:	440b      	add	r3, r1
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	021b      	lsls	r3, r3, #8
 8003e08:	431a      	orrs	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685a      	ldr	r2, [r3, #4]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	3302      	adds	r3, #2
 8003e16:	6839      	ldr	r1, [r7, #0]
 8003e18:	440b      	add	r3, r1
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	041b      	lsls	r3, r3, #16
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	3303      	adds	r3, #3
 8003e2c:	6839      	ldr	r1, [r7, #0]
 8003e2e:	440b      	add	r3, r1
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	061b      	lsls	r3, r3, #24
 8003e34:	431a      	orrs	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	3304      	adds	r3, #4
 8003e3e:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	4413      	add	r3, r2
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	461a      	mov	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	689a      	ldr	r2, [r3, #8]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	3301      	adds	r3, #1
 8003e56:	6839      	ldr	r1, [r7, #0]
 8003e58:	440b      	add	r3, r1
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	021b      	lsls	r3, r3, #8
 8003e5e:	431a      	orrs	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	3302      	adds	r3, #2
 8003e6c:	6839      	ldr	r1, [r7, #0]
 8003e6e:	440b      	add	r3, r1
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	041b      	lsls	r3, r3, #16
 8003e74:	431a      	orrs	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	3303      	adds	r3, #3
 8003e82:	6839      	ldr	r1, [r7, #0]
 8003e84:	440b      	add	r3, r1
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	061b      	lsls	r3, r3, #24
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	3304      	adds	r3, #4
 8003e94:	60fb      	str	r3, [r7, #12]
     return offset;
 8003e96:	68fb      	ldr	r3, [r7, #12]
    }
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	4b03      	ldr	r3, [pc, #12]	; (8003ebc <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8003eae:	4618      	mov	r0, r3
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	08014d04 	.word	0x08014d04

08003ec0 <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	4b03      	ldr	r3, [pc, #12]	; (8003ed8 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8003eca:	4618      	mov	r0, r3
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	08014d14 	.word	0x08014d14

08003edc <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff fef8 	bl	8003cdc <_ZN3ros3MsgC1Ev>
 8003eec:	4a0b      	ldr	r2, [pc, #44]	; (8003f1c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	601a      	str	r2, [r3, #0]
      topic_id(0),
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	809a      	strh	r2, [r3, #4]
      topic_name(""),
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a09      	ldr	r2, [pc, #36]	; (8003f20 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8003efc:	609a      	str	r2, [r3, #8]
      message_type(""),
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a07      	ldr	r2, [pc, #28]	; (8003f20 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8003f02:	60da      	str	r2, [r3, #12]
      md5sum(""),
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4a06      	ldr	r2, [pc, #24]	; (8003f20 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8003f08:	611a      	str	r2, [r3, #16]
      buffer_size(0)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	615a      	str	r2, [r3, #20]
    {
    }
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4618      	mov	r0, r3
 8003f14:	3708      	adds	r7, #8
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	08015130 	.word	0x08015130
 8003f20:	08014d38 	.word	0x08014d38

08003f24 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b088      	sub	sp, #32
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	8899      	ldrh	r1, [r3, #4]
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	b2ca      	uxtb	r2, r1
 8003f3e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	889b      	ldrh	r3, [r3, #4]
 8003f44:	0a1b      	lsrs	r3, r3, #8
 8003f46:	b299      	uxth	r1, r3
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	4413      	add	r3, r2
 8003f50:	b2ca      	uxtb	r2, r1
 8003f52:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	3302      	adds	r3, #2
 8003f58:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fc f996 	bl	8000290 <strlen>
 8003f64:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	4413      	add	r3, r2
 8003f6c:	69b9      	ldr	r1, [r7, #24]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f002 fca4 	bl	80068bc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	3304      	adds	r3, #4
 8003f78:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	18d0      	adds	r0, r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	4619      	mov	r1, r3
 8003f88:	f00e fda1 	bl	8012ace <memcpy>
      offset += length_topic_name;
 8003f8c:	69fa      	ldr	r2, [r7, #28]
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	4413      	add	r3, r2
 8003f92:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7fc f979 	bl	8000290 <strlen>
 8003f9e:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	6979      	ldr	r1, [r7, #20]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f002 fc87 	bl	80068bc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	18d0      	adds	r0, r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	f00e fd84 	bl	8012ace <memcpy>
      offset += length_message_type;
 8003fc6:	69fa      	ldr	r2, [r7, #28]
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	4413      	add	r3, r2
 8003fcc:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fc f95c 	bl	8000290 <strlen>
 8003fd8:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	4413      	add	r3, r2
 8003fe0:	6939      	ldr	r1, [r7, #16]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f002 fc6a 	bl	80068bc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	3304      	adds	r3, #4
 8003fec:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	18d0      	adds	r0, r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	693a      	ldr	r2, [r7, #16]
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	f00e fd67 	bl	8012ace <memcpy>
      offset += length_md5sum;
 8004000:	69fa      	ldr	r2, [r7, #28]
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	4413      	add	r3, r2
 8004006:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 800400e:	68f9      	ldr	r1, [r7, #12]
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	4413      	add	r3, r2
 8004016:	b2ca      	uxtb	r2, r1
 8004018:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	0a19      	lsrs	r1, r3, #8
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	3301      	adds	r3, #1
 8004022:	683a      	ldr	r2, [r7, #0]
 8004024:	4413      	add	r3, r2
 8004026:	b2ca      	uxtb	r2, r1
 8004028:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	0c19      	lsrs	r1, r3, #16
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	3302      	adds	r3, #2
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	4413      	add	r3, r2
 8004036:	b2ca      	uxtb	r2, r1
 8004038:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	0e19      	lsrs	r1, r3, #24
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	3303      	adds	r3, #3
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	4413      	add	r3, r2
 8004046:	b2ca      	uxtb	r2, r1
 8004048:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	3304      	adds	r3, #4
 800404e:	61fb      	str	r3, [r7, #28]
      return offset;
 8004050:	69fb      	ldr	r3, [r7, #28]
    }
 8004052:	4618      	mov	r0, r3
 8004054:	3720      	adds	r7, #32
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800405a:	b580      	push	{r7, lr}
 800405c:	b08a      	sub	sp, #40	; 0x28
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
 8004062:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8004064:	2300      	movs	r3, #0
 8004066:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	4413      	add	r3, r2
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	b29a      	uxth	r2, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	889b      	ldrh	r3, [r3, #4]
 800407a:	b21a      	sxth	r2, r3
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	3301      	adds	r3, #1
 8004080:	6839      	ldr	r1, [r7, #0]
 8004082:	440b      	add	r3, r1
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	021b      	lsls	r3, r3, #8
 8004088:	b21b      	sxth	r3, r3
 800408a:	4313      	orrs	r3, r2
 800408c:	b21b      	sxth	r3, r3
 800408e:	b29a      	uxth	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	3302      	adds	r3, #2
 8004098:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	441a      	add	r2, r3
 80040a0:	f107 0314 	add.w	r3, r7, #20
 80040a4:	4611      	mov	r1, r2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f002 fc27 	bl	80068fa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	3304      	adds	r3, #4
 80040b0:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	627b      	str	r3, [r7, #36]	; 0x24
 80040b6:	e00b      	b.n	80040d0 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
          inbuffer[k-1]=inbuffer[k];
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040bc:	441a      	add	r2, r3
 80040be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c0:	3b01      	subs	r3, #1
 80040c2:	6839      	ldr	r1, [r7, #0]
 80040c4:	440b      	add	r3, r1
 80040c6:	7812      	ldrb	r2, [r2, #0]
 80040c8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80040ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040cc:	3301      	adds	r3, #1
 80040ce:	627b      	str	r3, [r7, #36]	; 0x24
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	4413      	add	r3, r2
 80040d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040d8:	429a      	cmp	r2, r3
 80040da:	d3ed      	bcc.n	80040b8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5e>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	4413      	add	r3, r2
 80040e2:	3b01      	subs	r3, #1
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	4413      	add	r3, r2
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	441a      	add	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	4413      	add	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	441a      	add	r2, r3
 8004106:	f107 0310 	add.w	r3, r7, #16
 800410a:	4611      	mov	r1, r2
 800410c:	4618      	mov	r0, r3
 800410e:	f002 fbf4 	bl	80068fa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	3304      	adds	r3, #4
 8004116:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	623b      	str	r3, [r7, #32]
 800411c:	e00b      	b.n	8004136 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xdc>
          inbuffer[k-1]=inbuffer[k];
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	6a3b      	ldr	r3, [r7, #32]
 8004122:	441a      	add	r2, r3
 8004124:	6a3b      	ldr	r3, [r7, #32]
 8004126:	3b01      	subs	r3, #1
 8004128:	6839      	ldr	r1, [r7, #0]
 800412a:	440b      	add	r3, r1
 800412c:	7812      	ldrb	r2, [r2, #0]
 800412e:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	3301      	adds	r3, #1
 8004134:	623b      	str	r3, [r7, #32]
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4413      	add	r3, r2
 800413c:	6a3a      	ldr	r2, [r7, #32]
 800413e:	429a      	cmp	r2, r3
 8004140:	d3ed      	bcc.n	800411e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc4>
      }
      inbuffer[offset+length_message_type-1]=0;
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	4413      	add	r3, r2
 8004148:	3b01      	subs	r3, #1
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	4413      	add	r3, r2
 800414e:	2200      	movs	r2, #0
 8004150:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	3b01      	subs	r3, #1
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	441a      	add	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	4413      	add	r3, r2
 8004164:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	441a      	add	r2, r3
 800416c:	f107 030c 	add.w	r3, r7, #12
 8004170:	4611      	mov	r1, r2
 8004172:	4618      	mov	r0, r3
 8004174:	f002 fbc1 	bl	80068fa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	3304      	adds	r3, #4
 800417c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	61fb      	str	r3, [r7, #28]
 8004182:	e00b      	b.n	800419c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x142>
          inbuffer[k-1]=inbuffer[k];
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	441a      	add	r2, r3
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	3b01      	subs	r3, #1
 800418e:	6839      	ldr	r1, [r7, #0]
 8004190:	440b      	add	r3, r1
 8004192:	7812      	ldrb	r2, [r2, #0]
 8004194:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	3301      	adds	r3, #1
 800419a:	61fb      	str	r3, [r7, #28]
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	4413      	add	r3, r2
 80041a2:	69fa      	ldr	r2, [r7, #28]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d3ed      	bcc.n	8004184 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12a>
      }
      inbuffer[offset+length_md5sum-1]=0;
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	4413      	add	r3, r2
 80041ae:	3b01      	subs	r3, #1
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	4413      	add	r3, r2
 80041b4:	2200      	movs	r2, #0
 80041b6:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	3b01      	subs	r3, #1
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	441a      	add	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	4413      	add	r3, r2
 80041ca:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	6839      	ldr	r1, [r7, #0]
 80041d6:	440a      	add	r2, r1
 80041d8:	7812      	ldrb	r2, [r2, #0]
 80041da:	4313      	orrs	r3, r2
 80041dc:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80041de:	68ba      	ldr	r2, [r7, #8]
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	3301      	adds	r3, #1
 80041e4:	6839      	ldr	r1, [r7, #0]
 80041e6:	440b      	add	r3, r1
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	021b      	lsls	r3, r3, #8
 80041ec:	4313      	orrs	r3, r2
 80041ee:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	3302      	adds	r3, #2
 80041f6:	6839      	ldr	r1, [r7, #0]
 80041f8:	440b      	add	r3, r1
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	041b      	lsls	r3, r3, #16
 80041fe:	4313      	orrs	r3, r2
 8004200:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	3303      	adds	r3, #3
 8004208:	6839      	ldr	r1, [r7, #0]
 800420a:	440b      	add	r3, r1
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	061b      	lsls	r3, r3, #24
 8004210:	4313      	orrs	r3, r2
 8004212:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	3304      	adds	r3, #4
 800421e:	61bb      	str	r3, [r7, #24]
     return offset;
 8004220:	69bb      	ldr	r3, [r7, #24]
    }
 8004222:	4618      	mov	r0, r3
 8004224:	3728      	adds	r7, #40	; 0x28
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
	...

0800422c <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	4b03      	ldr	r3, [pc, #12]	; (8004244 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8004236:	4618      	mov	r0, r3
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	08014d3c 	.word	0x08014d3c

08004248 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	4b03      	ldr	r3, [pc, #12]	; (8004260 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8004252:	4618      	mov	r0, r3
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	08014d58 	.word	0x08014d58

08004264 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4618      	mov	r0, r3
 8004270:	f7ff fd34 	bl	8003cdc <_ZN3ros3MsgC1Ev>
 8004274:	4a06      	ldr	r2, [pc, #24]	; (8004290 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	601a      	str	r2, [r3, #0]
      level(0),
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	711a      	strb	r2, [r3, #4]
      msg("")
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a04      	ldr	r2, [pc, #16]	; (8004294 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8004284:	609a      	str	r2, [r3, #8]
    {
    }
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4618      	mov	r0, r3
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	08015118 	.word	0x08015118
 8004294:	08014d38 	.word	0x08014d38

08004298 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	4413      	add	r3, r2
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	7912      	ldrb	r2, [r2, #4]
 80042b0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	3301      	adds	r3, #1
 80042b6:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7fb ffe7 	bl	8000290 <strlen>
 80042c2:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	4413      	add	r3, r2
 80042ca:	68b9      	ldr	r1, [r7, #8]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f002 faf5 	bl	80068bc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	3304      	adds	r3, #4
 80042d6:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	683a      	ldr	r2, [r7, #0]
 80042dc:	18d0      	adds	r0, r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	4619      	mov	r1, r3
 80042e6:	f00e fbf2 	bl	8012ace <memcpy>
      offset += length_msg;
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	4413      	add	r3, r2
 80042f0:	60fb      	str	r3, [r7, #12]
      return offset;
 80042f2:	68fb      	ldr	r3, [r7, #12]
    }
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8004306:	2300      	movs	r3, #0
 8004308:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	4413      	add	r3, r2
 8004310:	781a      	ldrb	r2, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	3301      	adds	r3, #1
 800431a:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	683a      	ldr	r2, [r7, #0]
 8004320:	441a      	add	r2, r3
 8004322:	f107 030c 	add.w	r3, r7, #12
 8004326:	4611      	mov	r1, r2
 8004328:	4618      	mov	r0, r3
 800432a:	f002 fae6 	bl	80068fa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	3304      	adds	r3, #4
 8004332:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	617b      	str	r3, [r7, #20]
 8004338:	e00b      	b.n	8004352 <_ZN14rosserial_msgs3Log11deserializeEPh+0x56>
          inbuffer[k-1]=inbuffer[k];
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	441a      	add	r2, r3
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	3b01      	subs	r3, #1
 8004344:	6839      	ldr	r1, [r7, #0]
 8004346:	440b      	add	r3, r1
 8004348:	7812      	ldrb	r2, [r2, #0]
 800434a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	3301      	adds	r3, #1
 8004350:	617b      	str	r3, [r7, #20]
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4413      	add	r3, r2
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	429a      	cmp	r2, r3
 800435c:	d3ed      	bcc.n	800433a <_ZN14rosserial_msgs3Log11deserializeEPh+0x3e>
      }
      inbuffer[offset+length_msg-1]=0;
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	4413      	add	r3, r2
 8004364:	3b01      	subs	r3, #1
 8004366:	683a      	ldr	r2, [r7, #0]
 8004368:	4413      	add	r3, r2
 800436a:	2200      	movs	r2, #0
 800436c:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	3b01      	subs	r3, #1
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	441a      	add	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	4413      	add	r3, r2
 8004380:	613b      	str	r3, [r7, #16]
     return offset;
 8004382:	693b      	ldr	r3, [r7, #16]
    }
 8004384:	4618      	mov	r0, r3
 8004386:	3718      	adds	r7, #24
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	4b03      	ldr	r3, [pc, #12]	; (80043a4 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8004396:	4618      	mov	r0, r3
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	08014d7c 	.word	0x08014d7c

080043a8 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	4b03      	ldr	r3, [pc, #12]	; (80043c0 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 80043b2:	4618      	mov	r0, r3
 80043b4:	370c      	adds	r7, #12
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	08014d90 	.word	0x08014d90

080043c4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7ff fc84 	bl	8003cdc <_ZN3ros3MsgC1Ev>
 80043d4:	4a11      	ldr	r2, [pc, #68]	; (800441c <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	601a      	str	r2, [r3, #0]
      ints_length(0), st_ints(), ints(nullptr),
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	605a      	str	r2, [r3, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	609a      	str	r2, [r3, #8]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	60da      	str	r2, [r3, #12]
      floats_length(0), st_floats(), floats(nullptr),
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	611a      	str	r2, [r3, #16]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f04f 0200 	mov.w	r2, #0
 80043f8:	615a      	str	r2, [r3, #20]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	619a      	str	r2, [r3, #24]
      strings_length(0), st_strings(), strings(nullptr)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	61da      	str	r2, [r3, #28]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	621a      	str	r2, [r3, #32]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4618      	mov	r0, r3
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	08015100 	.word	0x08015100

08004420 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8004420:	b580      	push	{r7, lr}
 8004422:	b08a      	sub	sp, #40	; 0x28
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800442a:	2300      	movs	r3, #0
 800442c:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6859      	ldr	r1, [r3, #4]
 8004432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004434:	683a      	ldr	r2, [r7, #0]
 8004436:	4413      	add	r3, r2
 8004438:	b2ca      	uxtb	r2, r1
 800443a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	0a19      	lsrs	r1, r3, #8
 8004442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004444:	3301      	adds	r3, #1
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	4413      	add	r3, r2
 800444a:	b2ca      	uxtb	r2, r1
 800444c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	0c19      	lsrs	r1, r3, #16
 8004454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004456:	3302      	adds	r3, #2
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	4413      	add	r3, r2
 800445c:	b2ca      	uxtb	r2, r1
 800445e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	0e19      	lsrs	r1, r3, #24
 8004466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004468:	3303      	adds	r3, #3
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	4413      	add	r3, r2
 800446e:	b2ca      	uxtb	r2, r1
 8004470:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8004472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004474:	3304      	adds	r3, #4
 8004476:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8004478:	2300      	movs	r3, #0
 800447a:	623b      	str	r3, [r7, #32]
 800447c:	e02a      	b.n	80044d4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xb4>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68da      	ldr	r2, [r3, #12]
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4413      	add	r3, r2
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 800448c:	6939      	ldr	r1, [r7, #16]
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	4413      	add	r3, r2
 8004494:	b2ca      	uxtb	r2, r1
 8004496:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	0a19      	lsrs	r1, r3, #8
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	3301      	adds	r3, #1
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	4413      	add	r3, r2
 80044a4:	b2ca      	uxtb	r2, r1
 80044a6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	0c19      	lsrs	r1, r3, #16
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	3302      	adds	r3, #2
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	4413      	add	r3, r2
 80044b4:	b2ca      	uxtb	r2, r1
 80044b6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	0e19      	lsrs	r1, r3, #24
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	3303      	adds	r3, #3
 80044c0:	683a      	ldr	r2, [r7, #0]
 80044c2:	4413      	add	r3, r2
 80044c4:	b2ca      	uxtb	r2, r1
 80044c6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 80044c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ca:	3304      	adds	r3, #4
 80044cc:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	3301      	adds	r3, #1
 80044d2:	623b      	str	r3, [r7, #32]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	6a3a      	ldr	r2, [r7, #32]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d3cf      	bcc.n	800447e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6919      	ldr	r1, [r3, #16]
 80044e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e4:	683a      	ldr	r2, [r7, #0]
 80044e6:	4413      	add	r3, r2
 80044e8:	b2ca      	uxtb	r2, r1
 80044ea:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	691b      	ldr	r3, [r3, #16]
 80044f0:	0a19      	lsrs	r1, r3, #8
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f4:	3301      	adds	r3, #1
 80044f6:	683a      	ldr	r2, [r7, #0]
 80044f8:	4413      	add	r3, r2
 80044fa:	b2ca      	uxtb	r2, r1
 80044fc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	0c19      	lsrs	r1, r3, #16
 8004504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004506:	3302      	adds	r3, #2
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	4413      	add	r3, r2
 800450c:	b2ca      	uxtb	r2, r1
 800450e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	691b      	ldr	r3, [r3, #16]
 8004514:	0e19      	lsrs	r1, r3, #24
 8004516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004518:	3303      	adds	r3, #3
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	4413      	add	r3, r2
 800451e:	b2ca      	uxtb	r2, r1
 8004520:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8004522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004524:	3304      	adds	r3, #4
 8004526:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8004528:	2300      	movs	r3, #0
 800452a:	61fb      	str	r3, [r7, #28]
 800452c:	e02a      	b.n	8004584 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x164>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699a      	ldr	r2, [r3, #24]
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	4413      	add	r3, r2
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 800453c:	68f9      	ldr	r1, [r7, #12]
 800453e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	4413      	add	r3, r2
 8004544:	b2ca      	uxtb	r2, r1
 8004546:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	0a19      	lsrs	r1, r3, #8
 800454c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454e:	3301      	adds	r3, #1
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	4413      	add	r3, r2
 8004554:	b2ca      	uxtb	r2, r1
 8004556:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	0c19      	lsrs	r1, r3, #16
 800455c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455e:	3302      	adds	r3, #2
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	4413      	add	r3, r2
 8004564:	b2ca      	uxtb	r2, r1
 8004566:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	0e19      	lsrs	r1, r3, #24
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456e:	3303      	adds	r3, #3
 8004570:	683a      	ldr	r2, [r7, #0]
 8004572:	4413      	add	r3, r2
 8004574:	b2ca      	uxtb	r2, r1
 8004576:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8004578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457a:	3304      	adds	r3, #4
 800457c:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	3301      	adds	r3, #1
 8004582:	61fb      	str	r3, [r7, #28]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	69fa      	ldr	r2, [r7, #28]
 800458a:	429a      	cmp	r2, r3
 800458c:	d3cf      	bcc.n	800452e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10e>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	69d9      	ldr	r1, [r3, #28]
 8004592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	4413      	add	r3, r2
 8004598:	b2ca      	uxtb	r2, r1
 800459a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	0a19      	lsrs	r1, r3, #8
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	3301      	adds	r3, #1
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	4413      	add	r3, r2
 80045aa:	b2ca      	uxtb	r2, r1
 80045ac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	0c19      	lsrs	r1, r3, #16
 80045b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b6:	3302      	adds	r3, #2
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	4413      	add	r3, r2
 80045bc:	b2ca      	uxtb	r2, r1
 80045be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	69db      	ldr	r3, [r3, #28]
 80045c4:	0e19      	lsrs	r1, r3, #24
 80045c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c8:	3303      	adds	r3, #3
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	4413      	add	r3, r2
 80045ce:	b2ca      	uxtb	r2, r1
 80045d0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 80045d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d4:	3304      	adds	r3, #4
 80045d6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80045d8:	2300      	movs	r3, #0
 80045da:	61bb      	str	r3, [r7, #24]
 80045dc:	e027      	b.n	800462e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x20e>
      uint32_t length_stringsi = strlen(this->strings[i]);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fb fe50 	bl	8000290 <strlen>
 80045f0:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 80045f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	4413      	add	r3, r2
 80045f8:	6979      	ldr	r1, [r7, #20]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f002 f95e 	bl	80068bc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8004600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004602:	3304      	adds	r3, #4
 8004604:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	18d0      	adds	r0, r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	697a      	ldr	r2, [r7, #20]
 800461a:	4619      	mov	r1, r3
 800461c:	f00e fa57 	bl	8012ace <memcpy>
      offset += length_stringsi;
 8004620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	4413      	add	r3, r2
 8004626:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	3301      	adds	r3, #1
 800462c:	61bb      	str	r3, [r7, #24]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	69db      	ldr	r3, [r3, #28]
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	429a      	cmp	r2, r3
 8004636:	d3d2      	bcc.n	80045de <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1be>
      }
      return offset;
 8004638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800463a:	4618      	mov	r0, r3
 800463c:	3728      	adds	r7, #40	; 0x28
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}

08004642 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8004642:	b580      	push	{r7, lr}
 8004644:	b08e      	sub	sp, #56	; 0x38
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
 800464a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800464c:	2300      	movs	r3, #0
 800464e:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8004650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	4413      	add	r3, r2
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800465a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465c:	3301      	adds	r3, #1
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	4413      	add	r3, r2
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	021b      	lsls	r3, r3, #8
 8004666:	6a3a      	ldr	r2, [r7, #32]
 8004668:	4313      	orrs	r3, r2
 800466a:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 800466c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800466e:	3302      	adds	r3, #2
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	4413      	add	r3, r2
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	041b      	lsls	r3, r3, #16
 8004678:	6a3a      	ldr	r2, [r7, #32]
 800467a:	4313      	orrs	r3, r2
 800467c:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800467e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004680:	3303      	adds	r3, #3
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	4413      	add	r3, r2
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	061b      	lsls	r3, r3, #24
 800468a:	6a3a      	ldr	r2, [r7, #32]
 800468c:	4313      	orrs	r3, r2
 800468e:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8004690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004692:	3304      	adds	r3, #4
 8004694:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	6a3a      	ldr	r2, [r7, #32]
 800469c:	429a      	cmp	r2, r3
 800469e:	d90a      	bls.n	80046b6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68da      	ldr	r2, [r3, #12]
 80046a4:	6a3b      	ldr	r3, [r7, #32]
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4619      	mov	r1, r3
 80046aa:	4610      	mov	r0, r2
 80046ac:	f00d fa74 	bl	8011b98 <realloc>
 80046b0:	4602      	mov	r2, r0
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a3a      	ldr	r2, [r7, #32]
 80046ba:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 80046bc:	2300      	movs	r3, #0
 80046be:	633b      	str	r3, [r7, #48]	; 0x30
 80046c0:	e035      	b.n	800472e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xec>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 80046c2:	2300      	movs	r3, #0
 80046c4:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80046ca:	6839      	ldr	r1, [r7, #0]
 80046cc:	440a      	add	r2, r1
 80046ce:	7812      	ldrb	r2, [r2, #0]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80046d4:	697a      	ldr	r2, [r7, #20]
 80046d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046d8:	3301      	adds	r3, #1
 80046da:	6839      	ldr	r1, [r7, #0]
 80046dc:	440b      	add	r3, r1
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	021b      	lsls	r3, r3, #8
 80046e2:	4313      	orrs	r3, r2
 80046e4:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ea:	3302      	adds	r3, #2
 80046ec:	6839      	ldr	r1, [r7, #0]
 80046ee:	440b      	add	r3, r1
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	041b      	lsls	r3, r3, #16
 80046f4:	4313      	orrs	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046fc:	3303      	adds	r3, #3
 80046fe:	6839      	ldr	r1, [r7, #0]
 8004700:	440b      	add	r3, r1
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	061b      	lsls	r3, r3, #24
 8004706:	4313      	orrs	r3, r2
 8004708:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8004710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004712:	3304      	adds	r3, #4
 8004714:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	4413      	add	r3, r2
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	3208      	adds	r2, #8
 8004724:	6812      	ldr	r2, [r2, #0]
 8004726:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8004728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800472a:	3301      	adds	r3, #1
 800472c:	633b      	str	r3, [r7, #48]	; 0x30
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004734:	429a      	cmp	r2, r3
 8004736:	d3c4      	bcc.n	80046c2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x80>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8004738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800473a:	683a      	ldr	r2, [r7, #0]
 800473c:	4413      	add	r3, r2
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8004742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004744:	3301      	adds	r3, #1
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	4413      	add	r3, r2
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	021b      	lsls	r3, r3, #8
 800474e:	69fa      	ldr	r2, [r7, #28]
 8004750:	4313      	orrs	r3, r2
 8004752:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8004754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004756:	3302      	adds	r3, #2
 8004758:	683a      	ldr	r2, [r7, #0]
 800475a:	4413      	add	r3, r2
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	041b      	lsls	r3, r3, #16
 8004760:	69fa      	ldr	r2, [r7, #28]
 8004762:	4313      	orrs	r3, r2
 8004764:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8004766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004768:	3303      	adds	r3, #3
 800476a:	683a      	ldr	r2, [r7, #0]
 800476c:	4413      	add	r3, r2
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	061b      	lsls	r3, r3, #24
 8004772:	69fa      	ldr	r2, [r7, #28]
 8004774:	4313      	orrs	r3, r2
 8004776:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8004778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800477a:	3304      	adds	r3, #4
 800477c:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	69fa      	ldr	r2, [r7, #28]
 8004784:	429a      	cmp	r2, r3
 8004786:	d90a      	bls.n	800479e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	699a      	ldr	r2, [r3, #24]
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4619      	mov	r1, r3
 8004792:	4610      	mov	r0, r2
 8004794:	f00d fa00 	bl	8011b98 <realloc>
 8004798:	4602      	mov	r2, r0
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	69fa      	ldr	r2, [r7, #28]
 80047a2:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 80047a4:	2300      	movs	r3, #0
 80047a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80047a8:	e035      	b.n	8004816 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1d4>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047b2:	6839      	ldr	r1, [r7, #0]
 80047b4:	440a      	add	r2, r1
 80047b6:	7812      	ldrb	r2, [r2, #0]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047c0:	3301      	adds	r3, #1
 80047c2:	6839      	ldr	r1, [r7, #0]
 80047c4:	440b      	add	r3, r1
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	021b      	lsls	r3, r3, #8
 80047ca:	4313      	orrs	r3, r2
 80047cc:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047d2:	3302      	adds	r3, #2
 80047d4:	6839      	ldr	r1, [r7, #0]
 80047d6:	440b      	add	r3, r1
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	041b      	lsls	r3, r3, #16
 80047dc:	4313      	orrs	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047e4:	3303      	adds	r3, #3
 80047e6:	6839      	ldr	r1, [r7, #0]
 80047e8:	440b      	add	r3, r1
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	061b      	lsls	r3, r3, #24
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 80047f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047fa:	3304      	adds	r3, #4
 80047fc:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	699a      	ldr	r2, [r3, #24]
 8004802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	3214      	adds	r2, #20
 800480c:	6812      	ldr	r2, [r2, #0]
 800480e:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8004810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004812:	3301      	adds	r3, #1
 8004814:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800481c:	429a      	cmp	r2, r3
 800481e:	d3c4      	bcc.n	80047aa <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x168>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8004820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	4413      	add	r3, r2
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800482a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800482c:	3301      	adds	r3, #1
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	4413      	add	r3, r2
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	021b      	lsls	r3, r3, #8
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	4313      	orrs	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 800483c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800483e:	3302      	adds	r3, #2
 8004840:	683a      	ldr	r2, [r7, #0]
 8004842:	4413      	add	r3, r2
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	041b      	lsls	r3, r3, #16
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	4313      	orrs	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800484e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004850:	3303      	adds	r3, #3
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	4413      	add	r3, r2
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	061b      	lsls	r3, r3, #24
 800485a:	69ba      	ldr	r2, [r7, #24]
 800485c:	4313      	orrs	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8004860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004862:	3304      	adds	r3, #4
 8004864:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	69db      	ldr	r3, [r3, #28]
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	429a      	cmp	r2, r3
 800486e:	d90a      	bls.n	8004886 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	4619      	mov	r1, r3
 800487a:	4610      	mov	r0, r2
 800487c:	f00d f98c 	bl	8011b98 <realloc>
 8004880:	4602      	mov	r2, r0
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 800488c:	2300      	movs	r3, #0
 800488e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004890:	e03e      	b.n	8004910 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2ce>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8004892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	441a      	add	r2, r3
 8004898:	f107 030c 	add.w	r3, r7, #12
 800489c:	4611      	mov	r1, r2
 800489e:	4618      	mov	r0, r3
 80048a0:	f002 f82b 	bl	80068fa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80048a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048a6:	3304      	adds	r3, #4
 80048a8:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 80048aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
 80048ae:	e00b      	b.n	80048c8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x286>
          inbuffer[k-1]=inbuffer[k];
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b4:	441a      	add	r2, r3
 80048b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b8:	3b01      	subs	r3, #1
 80048ba:	6839      	ldr	r1, [r7, #0]
 80048bc:	440b      	add	r3, r1
 80048be:	7812      	ldrb	r2, [r2, #0]
 80048c0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 80048c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c4:	3301      	adds	r3, #1
 80048c6:	627b      	str	r3, [r7, #36]	; 0x24
 80048c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4413      	add	r3, r2
 80048ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d3ed      	bcc.n	80048b0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26e>
      }
      inbuffer[offset+length_st_strings-1]=0;
 80048d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4413      	add	r3, r2
 80048da:	3b01      	subs	r3, #1
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	4413      	add	r3, r2
 80048e0:	2200      	movs	r2, #0
 80048e2:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 80048e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048e6:	3b01      	subs	r3, #1
 80048e8:	683a      	ldr	r2, [r7, #0]
 80048ea:	441a      	add	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 80048f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4413      	add	r3, r2
 80048f6:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4413      	add	r3, r2
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	3220      	adds	r2, #32
 8004906:	6812      	ldr	r2, [r2, #0]
 8004908:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 800490a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800490c:	3301      	adds	r3, #1
 800490e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	69db      	ldr	r3, [r3, #28]
 8004914:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004916:	429a      	cmp	r2, r3
 8004918:	d3bb      	bcc.n	8004892 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x250>
      }
     return offset;
 800491a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 800491c:	4618      	mov	r0, r3
 800491e:	3738      	adds	r7, #56	; 0x38
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	4b03      	ldr	r3, [pc, #12]	; (800493c <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 800492e:	4618      	mov	r0, r3
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	0801500c 	.word	0x0801500c

08004940 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	4b03      	ldr	r3, [pc, #12]	; (8004958 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 800494a:	4618      	mov	r0, r3
 800494c:	370c      	adds	r7, #12
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	08014db4 	.word	0x08014db4

0800495c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
 8004968:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	601a      	str	r2, [r3, #0]
    msg_(msg),
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	605a      	str	r2, [r3, #4]
    endpoint_(endpoint) {};
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	611a      	str	r2, [r3, #16]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 800498a:	b580      	push	{r7, lr}
 800498c:	b082      	sub	sp, #8
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	68d8      	ldr	r0, [r3, #12]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	6891      	ldr	r1, [r2, #8]
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	4798      	blx	r3
 80049a8:	4603      	mov	r3, r0
  };
 80049aa:	4618      	mov	r0, r3
 80049ac:	3708      	adds	r7, #8
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 80049b2:	b480      	push	{r7}
 80049b4:	b083      	sub	sp, #12
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
  }
 80049be:	4618      	mov	r0, r3
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 1024;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 80049ca:	b480      	push	{r7}
 80049cc:	b083      	sub	sp, #12
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80049e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049e4:	4618      	mov	r0, r3
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 1024;//512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
      huart(&huart3), rind(0), twind(0), tfind(0){
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a0a      	ldr	r2, [pc, #40]	; (8004a24 <_ZN13STM32HardwareC1Ev+0x34>)
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
    }
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	20000488 	.word	0x20000488

08004a28 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 f804 	bl	8004a3e <_ZN13STM32Hardware10reset_rbufEv>
    }
 8004a36:	bf00      	nop
 8004a38:	3708      	adds	r7, #8
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8004a3e:	b580      	push	{r7, lr}
 8004a40:	b082      	sub	sp, #8
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6818      	ldr	r0, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	3304      	adds	r3, #4
 8004a4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a52:	4619      	mov	r1, r3
 8004a54:	f007 f8e0 	bl	800bc18 <HAL_UART_Receive_DMA>
    }
 8004a58:	bf00      	nop
 8004a5a:	3708      	adds	r7, #8
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <_ZN13STM32Hardware4readEv>:

    int read(){
 8004a60:	b590      	push	{r4, r7, lr}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
      int c = -1;
 8004a68:	f04f 33ff 	mov.w	r3, #4294967295
 8004a6c:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7ff ffa8 	bl	80049ca <_ZN13STM32Hardware10getRdmaIndEv>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	429c      	cmp	r4, r3
 8004a7e:	bf14      	ite	ne
 8004a80:	2301      	movne	r3, #1
 8004a82:	2300      	moveq	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d012      	beq.n	8004ab0 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004a90:	1c59      	adds	r1, r3, #1
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	791b      	ldrb	r3, [r3, #4]
 8004a9e:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004aa6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
      }
      return c;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
    }
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd90      	pop	{r4, r7, pc}
	...

08004abc <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b20      	cmp	r3, #32
 8004ad0:	d108      	bne.n	8004ae4 <_ZN13STM32Hardware5flushEv+0x28>
 8004ad2:	4b28      	ldr	r3, [pc, #160]	; (8004b74 <_ZN13STM32Hardware5flushEv+0xb8>)
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	f083 0301 	eor.w	r3, r3, #1
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d001      	beq.n	8004ae4 <_ZN13STM32Hardware5flushEv+0x28>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <_ZN13STM32Hardware5flushEv+0x2a>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d03f      	beq.n	8004b6a <_ZN13STM32Hardware5flushEv+0xae>
        mutex = true;
 8004aea:	4b22      	ldr	r3, [pc, #136]	; (8004b74 <_ZN13STM32Hardware5flushEv+0xb8>)
 8004aec:	2201      	movs	r2, #1
 8004aee:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d031      	beq.n	8004b64 <_ZN13STM32Hardware5flushEv+0xa8>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d20a      	bcs.n	8004b26 <_ZN13STM32Hardware5flushEv+0x6a>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	e006      	b.n	8004b34 <_ZN13STM32Hardware5flushEv+0x78>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6818      	ldr	r0, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8004b40:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	4413      	add	r3, r2
 8004b48:	89fa      	ldrh	r2, [r7, #14]
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	f006 fff4 	bl	800bb38 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 8004b56:	89fb      	ldrh	r3, [r7, #14]
 8004b58:	4413      	add	r3, r2
 8004b5a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
        }
        mutex = false;
 8004b64:	4b03      	ldr	r3, [pc, #12]	; (8004b74 <_ZN13STM32Hardware5flushEv+0xb8>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	701a      	strb	r2, [r3, #0]
      }
    }
 8004b6a:	bf00      	nop
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	20005740 	.word	0x20005740

08004b78 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
          long n = length;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	617b      	str	r3, [r7, #20]
          n = n <= tbuflen ? n : tbuflen;
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b8e:	bfa8      	it	ge
 8004b90:	f44f 6380 	movge.w	r3, #1024	; 0x400
 8004b94:	617b      	str	r3, [r7, #20]

          long n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004b9c:	f5c3 6280 	rsb	r2, r3, #1024	; 0x400
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	bf28      	it	cs
 8004ba6:	4613      	movcs	r3, r2
 8004ba8:	613b      	str	r3, [r7, #16]
          memcpy(&(tbuf[twind]), data, n_tail);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004bb0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	68b9      	ldr	r1, [r7, #8]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f00d ff86 	bl	8012ace <memcpy>
          twind = (twind + n) & (tbuflen - 1);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	4413      	add	r3, r2
 8004bcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808

          if(n != n_tail){
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d00b      	beq.n	8004bf6 <_ZN13STM32Hardware5writeEPhi+0x7e>
            memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f503 6081 	add.w	r0, r3, #1032	; 0x408
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	18d1      	adds	r1, r2, r3
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	f00d ff6c 	bl	8012ace <memcpy>
          }

          flush();
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f7ff ff60 	bl	8004abc <_ZN13STM32Hardware5flushEv>
        }
 8004bfc:	bf00      	nop
 8004bfe:	3718      	adds	r7, #24
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	f003 fa9e 	bl	800814c <HAL_GetTick>
 8004c10:	4603      	mov	r3, r0
 8004c12:	4618      	mov	r0, r3
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <_ZN13geometry_msgs10QuaternionC1Ev>:
      typedef double _z_type;
      _z_type z;
      typedef double _w_type;
      _w_type w;

    Quaternion():
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0),
      w(0)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff f858 	bl	8003cdc <_ZN3ros3MsgC1Ev>
 8004c2c:	4a11      	ldr	r2, [pc, #68]	; (8004c74 <_ZN13geometry_msgs10QuaternionC1Ev+0x58>)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	601a      	str	r2, [r3, #0]
      x(0),
 8004c32:	6879      	ldr	r1, [r7, #4]
 8004c34:	f04f 0200 	mov.w	r2, #0
 8004c38:	f04f 0300 	mov.w	r3, #0
 8004c3c:	e9c1 2302 	strd	r2, r3, [r1, #8]
      y(0),
 8004c40:	6879      	ldr	r1, [r7, #4]
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	f04f 0300 	mov.w	r3, #0
 8004c4a:	e9c1 2304 	strd	r2, r3, [r1, #16]
      z(0),
 8004c4e:	6879      	ldr	r1, [r7, #4]
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	f04f 0300 	mov.w	r3, #0
 8004c58:	e9c1 2306 	strd	r2, r3, [r1, #24]
      w(0)
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	f04f 0200 	mov.w	r2, #0
 8004c62:	f04f 0300 	mov.w	r3, #0
 8004c66:	e9c1 2308 	strd	r2, r3, [r1, #32]
    {
    }
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3708      	adds	r7, #8
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	080150bc 	.word	0x080150bc

08004c78 <_ZNK13geometry_msgs10Quaternion9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8004c78:	b480      	push	{r7}
 8004c7a:	b08d      	sub	sp, #52	; 0x34
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8004c82:	2300      	movs	r3, #0
 8004c84:	62fb      	str	r3, [r7, #44]	; 0x2c
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004c8c:	e9c7 2308 	strd	r2, r3, [r7, #32]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 8004c90:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c96:	6838      	ldr	r0, [r7, #0]
 8004c98:	4401      	add	r1, r0
 8004c9a:	b2d3      	uxtb	r3, r2
 8004c9c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 8004c9e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004ca2:	f04f 0200 	mov.w	r2, #0
 8004ca6:	f04f 0300 	mov.w	r3, #0
 8004caa:	0a02      	lsrs	r2, r0, #8
 8004cac:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004cb0:	0a0b      	lsrs	r3, r1, #8
 8004cb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cb4:	3101      	adds	r1, #1
 8004cb6:	6838      	ldr	r0, [r7, #0]
 8004cb8:	4401      	add	r1, r0
 8004cba:	b2d3      	uxtb	r3, r2
 8004cbc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 8004cbe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004cc2:	f04f 0200 	mov.w	r2, #0
 8004cc6:	f04f 0300 	mov.w	r3, #0
 8004cca:	0c02      	lsrs	r2, r0, #16
 8004ccc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004cd0:	0c0b      	lsrs	r3, r1, #16
 8004cd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cd4:	3102      	adds	r1, #2
 8004cd6:	6838      	ldr	r0, [r7, #0]
 8004cd8:	4401      	add	r1, r0
 8004cda:	b2d3      	uxtb	r3, r2
 8004cdc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 8004cde:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	0e02      	lsrs	r2, r0, #24
 8004cec:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004cf0:	0e0b      	lsrs	r3, r1, #24
 8004cf2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cf4:	3103      	adds	r1, #3
 8004cf6:	6838      	ldr	r0, [r7, #0]
 8004cf8:	4401      	add	r1, r0
 8004cfa:	b2d3      	uxtb	r3, r2
 8004cfc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 8004cfe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d02:	f04f 0200 	mov.w	r2, #0
 8004d06:	f04f 0300 	mov.w	r3, #0
 8004d0a:	000a      	movs	r2, r1
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d10:	3104      	adds	r1, #4
 8004d12:	6838      	ldr	r0, [r7, #0]
 8004d14:	4401      	add	r1, r0
 8004d16:	b2d3      	uxtb	r3, r2
 8004d18:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 8004d1a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d1e:	f04f 0200 	mov.w	r2, #0
 8004d22:	f04f 0300 	mov.w	r3, #0
 8004d26:	0a0a      	lsrs	r2, r1, #8
 8004d28:	2300      	movs	r3, #0
 8004d2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d2c:	3105      	adds	r1, #5
 8004d2e:	6838      	ldr	r0, [r7, #0]
 8004d30:	4401      	add	r1, r0
 8004d32:	b2d3      	uxtb	r3, r2
 8004d34:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 8004d36:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d3a:	f04f 0200 	mov.w	r2, #0
 8004d3e:	f04f 0300 	mov.w	r3, #0
 8004d42:	0c0a      	lsrs	r2, r1, #16
 8004d44:	2300      	movs	r3, #0
 8004d46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d48:	3106      	adds	r1, #6
 8004d4a:	6838      	ldr	r0, [r7, #0]
 8004d4c:	4401      	add	r1, r0
 8004d4e:	b2d3      	uxtb	r3, r2
 8004d50:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 8004d52:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d56:	f04f 0200 	mov.w	r2, #0
 8004d5a:	f04f 0300 	mov.w	r3, #0
 8004d5e:	0e0a      	lsrs	r2, r1, #24
 8004d60:	2300      	movs	r3, #0
 8004d62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d64:	3107      	adds	r1, #7
 8004d66:	6838      	ldr	r0, [r7, #0]
 8004d68:	4401      	add	r1, r0
 8004d6a:	b2d3      	uxtb	r3, r2
 8004d6c:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 8004d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d70:	3308      	adds	r3, #8
 8004d72:	62fb      	str	r3, [r7, #44]	; 0x2c
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004d7a:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 8004d7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d84:	6838      	ldr	r0, [r7, #0]
 8004d86:	4401      	add	r1, r0
 8004d88:	b2d3      	uxtb	r3, r2
 8004d8a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 8004d8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004d90:	f04f 0200 	mov.w	r2, #0
 8004d94:	f04f 0300 	mov.w	r3, #0
 8004d98:	0a02      	lsrs	r2, r0, #8
 8004d9a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004d9e:	0a0b      	lsrs	r3, r1, #8
 8004da0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004da2:	3101      	adds	r1, #1
 8004da4:	6838      	ldr	r0, [r7, #0]
 8004da6:	4401      	add	r1, r0
 8004da8:	b2d3      	uxtb	r3, r2
 8004daa:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 8004dac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004db0:	f04f 0200 	mov.w	r2, #0
 8004db4:	f04f 0300 	mov.w	r3, #0
 8004db8:	0c02      	lsrs	r2, r0, #16
 8004dba:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004dbe:	0c0b      	lsrs	r3, r1, #16
 8004dc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dc2:	3102      	adds	r1, #2
 8004dc4:	6838      	ldr	r0, [r7, #0]
 8004dc6:	4401      	add	r1, r0
 8004dc8:	b2d3      	uxtb	r3, r2
 8004dca:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 8004dcc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004dd0:	f04f 0200 	mov.w	r2, #0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	0e02      	lsrs	r2, r0, #24
 8004dda:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004dde:	0e0b      	lsrs	r3, r1, #24
 8004de0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004de2:	3103      	adds	r1, #3
 8004de4:	6838      	ldr	r0, [r7, #0]
 8004de6:	4401      	add	r1, r0
 8004de8:	b2d3      	uxtb	r3, r2
 8004dea:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8004dec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004df0:	f04f 0200 	mov.w	r2, #0
 8004df4:	f04f 0300 	mov.w	r3, #0
 8004df8:	000a      	movs	r2, r1
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dfe:	3104      	adds	r1, #4
 8004e00:	6838      	ldr	r0, [r7, #0]
 8004e02:	4401      	add	r1, r0
 8004e04:	b2d3      	uxtb	r3, r2
 8004e06:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 8004e08:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004e0c:	f04f 0200 	mov.w	r2, #0
 8004e10:	f04f 0300 	mov.w	r3, #0
 8004e14:	0a0a      	lsrs	r2, r1, #8
 8004e16:	2300      	movs	r3, #0
 8004e18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e1a:	3105      	adds	r1, #5
 8004e1c:	6838      	ldr	r0, [r7, #0]
 8004e1e:	4401      	add	r1, r0
 8004e20:	b2d3      	uxtb	r3, r2
 8004e22:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 8004e24:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	f04f 0300 	mov.w	r3, #0
 8004e30:	0c0a      	lsrs	r2, r1, #16
 8004e32:	2300      	movs	r3, #0
 8004e34:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e36:	3106      	adds	r1, #6
 8004e38:	6838      	ldr	r0, [r7, #0]
 8004e3a:	4401      	add	r1, r0
 8004e3c:	b2d3      	uxtb	r3, r2
 8004e3e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 8004e40:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004e44:	f04f 0200 	mov.w	r2, #0
 8004e48:	f04f 0300 	mov.w	r3, #0
 8004e4c:	0e0a      	lsrs	r2, r1, #24
 8004e4e:	2300      	movs	r3, #0
 8004e50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e52:	3107      	adds	r1, #7
 8004e54:	6838      	ldr	r0, [r7, #0]
 8004e56:	4401      	add	r1, r0
 8004e58:	b2d3      	uxtb	r3, r2
 8004e5a:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 8004e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e5e:	3308      	adds	r3, #8
 8004e60:	62fb      	str	r3, [r7, #44]	; 0x2c
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004e68:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8004e6c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004e70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e72:	6838      	ldr	r0, [r7, #0]
 8004e74:	4401      	add	r1, r0
 8004e76:	b2d3      	uxtb	r3, r2
 8004e78:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 8004e7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004e7e:	f04f 0200 	mov.w	r2, #0
 8004e82:	f04f 0300 	mov.w	r3, #0
 8004e86:	0a02      	lsrs	r2, r0, #8
 8004e88:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004e8c:	0a0b      	lsrs	r3, r1, #8
 8004e8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e90:	3101      	adds	r1, #1
 8004e92:	6838      	ldr	r0, [r7, #0]
 8004e94:	4401      	add	r1, r0
 8004e96:	b2d3      	uxtb	r3, r2
 8004e98:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 8004e9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004e9e:	f04f 0200 	mov.w	r2, #0
 8004ea2:	f04f 0300 	mov.w	r3, #0
 8004ea6:	0c02      	lsrs	r2, r0, #16
 8004ea8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004eac:	0c0b      	lsrs	r3, r1, #16
 8004eae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004eb0:	3102      	adds	r1, #2
 8004eb2:	6838      	ldr	r0, [r7, #0]
 8004eb4:	4401      	add	r1, r0
 8004eb6:	b2d3      	uxtb	r3, r2
 8004eb8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 8004eba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004ebe:	f04f 0200 	mov.w	r2, #0
 8004ec2:	f04f 0300 	mov.w	r3, #0
 8004ec6:	0e02      	lsrs	r2, r0, #24
 8004ec8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004ecc:	0e0b      	lsrs	r3, r1, #24
 8004ece:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ed0:	3103      	adds	r1, #3
 8004ed2:	6838      	ldr	r0, [r7, #0]
 8004ed4:	4401      	add	r1, r0
 8004ed6:	b2d3      	uxtb	r3, r2
 8004ed8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 8004eda:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004ede:	f04f 0200 	mov.w	r2, #0
 8004ee2:	f04f 0300 	mov.w	r3, #0
 8004ee6:	000a      	movs	r2, r1
 8004ee8:	2300      	movs	r3, #0
 8004eea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004eec:	3104      	adds	r1, #4
 8004eee:	6838      	ldr	r0, [r7, #0]
 8004ef0:	4401      	add	r1, r0
 8004ef2:	b2d3      	uxtb	r3, r2
 8004ef4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8004ef6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004efa:	f04f 0200 	mov.w	r2, #0
 8004efe:	f04f 0300 	mov.w	r3, #0
 8004f02:	0a0a      	lsrs	r2, r1, #8
 8004f04:	2300      	movs	r3, #0
 8004f06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f08:	3105      	adds	r1, #5
 8004f0a:	6838      	ldr	r0, [r7, #0]
 8004f0c:	4401      	add	r1, r0
 8004f0e:	b2d3      	uxtb	r3, r2
 8004f10:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 8004f12:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004f16:	f04f 0200 	mov.w	r2, #0
 8004f1a:	f04f 0300 	mov.w	r3, #0
 8004f1e:	0c0a      	lsrs	r2, r1, #16
 8004f20:	2300      	movs	r3, #0
 8004f22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f24:	3106      	adds	r1, #6
 8004f26:	6838      	ldr	r0, [r7, #0]
 8004f28:	4401      	add	r1, r0
 8004f2a:	b2d3      	uxtb	r3, r2
 8004f2c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 8004f2e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004f32:	f04f 0200 	mov.w	r2, #0
 8004f36:	f04f 0300 	mov.w	r3, #0
 8004f3a:	0e0a      	lsrs	r2, r1, #24
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f40:	3107      	adds	r1, #7
 8004f42:	6838      	ldr	r0, [r7, #0]
 8004f44:	4401      	add	r1, r0
 8004f46:	b2d3      	uxtb	r3, r2
 8004f48:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 8004f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f4c:	3308      	adds	r3, #8
 8004f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      union {
        double real;
        uint64_t base;
      } u_w;
      u_w.real = this->w;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f56:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_w.base >> (8 * 0)) & 0xFF;
 8004f5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f60:	6838      	ldr	r0, [r7, #0]
 8004f62:	4401      	add	r1, r0
 8004f64:	b2d3      	uxtb	r3, r2
 8004f66:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_w.base >> (8 * 1)) & 0xFF;
 8004f68:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	f04f 0300 	mov.w	r3, #0
 8004f74:	0a02      	lsrs	r2, r0, #8
 8004f76:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004f7a:	0a0b      	lsrs	r3, r1, #8
 8004f7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f7e:	3101      	adds	r1, #1
 8004f80:	6838      	ldr	r0, [r7, #0]
 8004f82:	4401      	add	r1, r0
 8004f84:	b2d3      	uxtb	r3, r2
 8004f86:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_w.base >> (8 * 2)) & 0xFF;
 8004f88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004f8c:	f04f 0200 	mov.w	r2, #0
 8004f90:	f04f 0300 	mov.w	r3, #0
 8004f94:	0c02      	lsrs	r2, r0, #16
 8004f96:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004f9a:	0c0b      	lsrs	r3, r1, #16
 8004f9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f9e:	3102      	adds	r1, #2
 8004fa0:	6838      	ldr	r0, [r7, #0]
 8004fa2:	4401      	add	r1, r0
 8004fa4:	b2d3      	uxtb	r3, r2
 8004fa6:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_w.base >> (8 * 3)) & 0xFF;
 8004fa8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fac:	f04f 0200 	mov.w	r2, #0
 8004fb0:	f04f 0300 	mov.w	r3, #0
 8004fb4:	0e02      	lsrs	r2, r0, #24
 8004fb6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004fba:	0e0b      	lsrs	r3, r1, #24
 8004fbc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fbe:	3103      	adds	r1, #3
 8004fc0:	6838      	ldr	r0, [r7, #0]
 8004fc2:	4401      	add	r1, r0
 8004fc4:	b2d3      	uxtb	r3, r2
 8004fc6:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_w.base >> (8 * 4)) & 0xFF;
 8004fc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fcc:	f04f 0200 	mov.w	r2, #0
 8004fd0:	f04f 0300 	mov.w	r3, #0
 8004fd4:	000a      	movs	r2, r1
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fda:	3104      	adds	r1, #4
 8004fdc:	6838      	ldr	r0, [r7, #0]
 8004fde:	4401      	add	r1, r0
 8004fe0:	b2d3      	uxtb	r3, r2
 8004fe2:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_w.base >> (8 * 5)) & 0xFF;
 8004fe4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fe8:	f04f 0200 	mov.w	r2, #0
 8004fec:	f04f 0300 	mov.w	r3, #0
 8004ff0:	0a0a      	lsrs	r2, r1, #8
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ff6:	3105      	adds	r1, #5
 8004ff8:	6838      	ldr	r0, [r7, #0]
 8004ffa:	4401      	add	r1, r0
 8004ffc:	b2d3      	uxtb	r3, r2
 8004ffe:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_w.base >> (8 * 6)) & 0xFF;
 8005000:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005004:	f04f 0200 	mov.w	r2, #0
 8005008:	f04f 0300 	mov.w	r3, #0
 800500c:	0c0a      	lsrs	r2, r1, #16
 800500e:	2300      	movs	r3, #0
 8005010:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005012:	3106      	adds	r1, #6
 8005014:	6838      	ldr	r0, [r7, #0]
 8005016:	4401      	add	r1, r0
 8005018:	b2d3      	uxtb	r3, r2
 800501a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_w.base >> (8 * 7)) & 0xFF;
 800501c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	f04f 0300 	mov.w	r3, #0
 8005028:	0e0a      	lsrs	r2, r1, #24
 800502a:	2300      	movs	r3, #0
 800502c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800502e:	3107      	adds	r1, #7
 8005030:	6838      	ldr	r0, [r7, #0]
 8005032:	4401      	add	r1, r0
 8005034:	b2d3      	uxtb	r3, r2
 8005036:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->w);
 8005038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800503a:	3308      	adds	r3, #8
 800503c:	62fb      	str	r3, [r7, #44]	; 0x2c
      return offset;
 800503e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
 8005040:	4618      	mov	r0, r3
 8005042:	3734      	adds	r7, #52	; 0x34
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <_ZN13geometry_msgs10Quaternion11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800504c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005050:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8005054:	af00      	add	r7, sp, #0
 8005056:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
 800505a:	f8c7 1208 	str.w	r1, [r7, #520]	; 0x208
    {
      int offset = 0;
 800505e:	2300      	movs	r3, #0
 8005060:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	e9c7 238a 	strd	r2, r3, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8005070:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8005074:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 8005078:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800507c:	4413      	add	r3, r2
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2200      	movs	r2, #0
 8005084:	461c      	mov	r4, r3
 8005086:	4615      	mov	r5, r2
 8005088:	ea40 0804 	orr.w	r8, r0, r4
 800508c:	ea41 0905 	orr.w	r9, r1, r5
 8005090:	e9c7 898a 	strd	r8, r9, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005094:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8005098:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80050a2:	4413      	add	r3, r2
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2200      	movs	r2, #0
 80050aa:	469a      	mov	sl, r3
 80050ac:	4693      	mov	fp, r2
 80050ae:	f04f 0200 	mov.w	r2, #0
 80050b2:	f04f 0300 	mov.w	r3, #0
 80050b6:	ea4f 230b 	mov.w	r3, fp, lsl #8
 80050ba:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 80050be:	ea4f 220a 	mov.w	r2, sl, lsl #8
 80050c2:	ea40 0402 	orr.w	r4, r0, r2
 80050c6:	f8c7 4200 	str.w	r4, [r7, #512]	; 0x200
 80050ca:	430b      	orrs	r3, r1
 80050cc:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 80050d0:	e9d7 3480 	ldrd	r3, r4, [r7, #512]	; 0x200
 80050d4:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80050d8:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 80050dc:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80050e0:	1c9a      	adds	r2, r3, #2
 80050e2:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80050e6:	4413      	add	r3, r2
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2200      	movs	r2, #0
 80050ee:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80050f2:	f8c7 21fc 	str.w	r2, [r7, #508]	; 0x1fc
 80050f6:	f04f 0200 	mov.w	r2, #0
 80050fa:	f04f 0300 	mov.w	r3, #0
 80050fe:	e9d7 897e 	ldrd	r8, r9, [r7, #504]	; 0x1f8
 8005102:	464c      	mov	r4, r9
 8005104:	0423      	lsls	r3, r4, #16
 8005106:	4644      	mov	r4, r8
 8005108:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 800510c:	4644      	mov	r4, r8
 800510e:	0422      	lsls	r2, r4, #16
 8005110:	ea40 0402 	orr.w	r4, r0, r2
 8005114:	f8c7 41f0 	str.w	r4, [r7, #496]	; 0x1f0
 8005118:	430b      	orrs	r3, r1
 800511a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 800511e:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8005122:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005126:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 800512a:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800512e:	1cda      	adds	r2, r3, #3
 8005130:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005134:	4413      	add	r3, r2
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	b2db      	uxtb	r3, r3
 800513a:	2200      	movs	r2, #0
 800513c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8005140:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
 8005144:	e9d7 457a 	ldrd	r4, r5, [r7, #488]	; 0x1e8
 8005148:	4623      	mov	r3, r4
 800514a:	0a1b      	lsrs	r3, r3, #8
 800514c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8005150:	4623      	mov	r3, r4
 8005152:	061b      	lsls	r3, r3, #24
 8005154:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8005158:	e9d7 4578 	ldrd	r4, r5, [r7, #480]	; 0x1e0
 800515c:	4623      	mov	r3, r4
 800515e:	4303      	orrs	r3, r0
 8005160:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8005164:	462b      	mov	r3, r5
 8005166:	430b      	orrs	r3, r1
 8005168:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800516c:	e9d7 3476 	ldrd	r3, r4, [r7, #472]	; 0x1d8
 8005170:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8005174:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8005178:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800517c:	1d1a      	adds	r2, r3, #4
 800517e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005182:	4413      	add	r3, r2
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2200      	movs	r2, #0
 800518a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 800518e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
 8005192:	f04f 0200 	mov.w	r2, #0
 8005196:	f04f 0300 	mov.w	r3, #0
 800519a:	f8d7 41d0 	ldr.w	r4, [r7, #464]	; 0x1d0
 800519e:	0023      	movs	r3, r4
 80051a0:	2200      	movs	r2, #0
 80051a2:	ea40 0402 	orr.w	r4, r0, r2
 80051a6:	f8c7 41c8 	str.w	r4, [r7, #456]	; 0x1c8
 80051aa:	430b      	orrs	r3, r1
 80051ac:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 80051b0:	e9d7 3472 	ldrd	r3, r4, [r7, #456]	; 0x1c8
 80051b4:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80051b8:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 80051bc:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80051c0:	1d5a      	adds	r2, r3, #5
 80051c2:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80051c6:	4413      	add	r3, r2
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2200      	movs	r2, #0
 80051ce:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80051d2:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 80051d6:	f04f 0200 	mov.w	r2, #0
 80051da:	f04f 0300 	mov.w	r3, #0
 80051de:	f8d7 41c0 	ldr.w	r4, [r7, #448]	; 0x1c0
 80051e2:	0223      	lsls	r3, r4, #8
 80051e4:	2200      	movs	r2, #0
 80051e6:	ea40 0402 	orr.w	r4, r0, r2
 80051ea:	f8c7 41b8 	str.w	r4, [r7, #440]	; 0x1b8
 80051ee:	430b      	orrs	r3, r1
 80051f0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80051f4:	e9d7 346e 	ldrd	r3, r4, [r7, #440]	; 0x1b8
 80051f8:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80051fc:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8005200:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005204:	1d9a      	adds	r2, r3, #6
 8005206:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800520a:	4413      	add	r3, r2
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2200      	movs	r2, #0
 8005212:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8005216:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	f04f 0300 	mov.w	r3, #0
 8005222:	f8d7 41b0 	ldr.w	r4, [r7, #432]	; 0x1b0
 8005226:	0423      	lsls	r3, r4, #16
 8005228:	2200      	movs	r2, #0
 800522a:	ea40 0402 	orr.w	r4, r0, r2
 800522e:	f8c7 41a8 	str.w	r4, [r7, #424]	; 0x1a8
 8005232:	430b      	orrs	r3, r1
 8005234:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8005238:	e9d7 346a 	ldrd	r3, r4, [r7, #424]	; 0x1a8
 800523c:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8005240:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8005244:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005248:	1dda      	adds	r2, r3, #7
 800524a:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800524e:	4413      	add	r3, r2
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2200      	movs	r2, #0
 8005256:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800525a:	f8c7 21a4 	str.w	r2, [r7, #420]	; 0x1a4
 800525e:	f04f 0200 	mov.w	r2, #0
 8005262:	f04f 0300 	mov.w	r3, #0
 8005266:	f8d7 41a0 	ldr.w	r4, [r7, #416]	; 0x1a0
 800526a:	0623      	lsls	r3, r4, #24
 800526c:	2200      	movs	r2, #0
 800526e:	ea40 0402 	orr.w	r4, r0, r2
 8005272:	f8c7 4198 	str.w	r4, [r7, #408]	; 0x198
 8005276:	430b      	orrs	r3, r1
 8005278:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800527c:	e9d7 3466 	ldrd	r3, r4, [r7, #408]	; 0x198
 8005280:	e9c7 348a 	strd	r3, r4, [r7, #552]	; 0x228
      this->x = u_x.real;
 8005284:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8005288:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800528c:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 8005290:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005294:	3308      	adds	r3, #8
 8005296:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 800529a:	f04f 0200 	mov.w	r2, #0
 800529e:	f04f 0300 	mov.w	r3, #0
 80052a2:	e9c7 2388 	strd	r2, r3, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80052a6:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 80052aa:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 80052ae:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80052b2:	4413      	add	r3, r2
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2200      	movs	r2, #0
 80052ba:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 80052be:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 80052c2:	e9d7 4564 	ldrd	r4, r5, [r7, #400]	; 0x190
 80052c6:	4623      	mov	r3, r4
 80052c8:	4303      	orrs	r3, r0
 80052ca:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80052ce:	462b      	mov	r3, r5
 80052d0:	430b      	orrs	r3, r1
 80052d2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 80052d6:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 80052da:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80052de:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 80052e2:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80052ec:	4413      	add	r3, r2
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2200      	movs	r2, #0
 80052f4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80052f8:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 80052fc:	f04f 0200 	mov.w	r2, #0
 8005300:	f04f 0300 	mov.w	r3, #0
 8005304:	e9d7 8960 	ldrd	r8, r9, [r7, #384]	; 0x180
 8005308:	464c      	mov	r4, r9
 800530a:	0223      	lsls	r3, r4, #8
 800530c:	4644      	mov	r4, r8
 800530e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005312:	4644      	mov	r4, r8
 8005314:	0222      	lsls	r2, r4, #8
 8005316:	ea40 0402 	orr.w	r4, r0, r2
 800531a:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 800531e:	430b      	orrs	r3, r1
 8005320:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005324:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8005328:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800532c:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005330:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005334:	1c9a      	adds	r2, r3, #2
 8005336:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800533a:	4413      	add	r3, r2
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	b2db      	uxtb	r3, r3
 8005340:	2200      	movs	r2, #0
 8005342:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8005346:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 800534a:	f04f 0200 	mov.w	r2, #0
 800534e:	f04f 0300 	mov.w	r3, #0
 8005352:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 8005356:	464c      	mov	r4, r9
 8005358:	0423      	lsls	r3, r4, #16
 800535a:	4644      	mov	r4, r8
 800535c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8005360:	4644      	mov	r4, r8
 8005362:	0422      	lsls	r2, r4, #16
 8005364:	ea40 0402 	orr.w	r4, r0, r2
 8005368:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 800536c:	430b      	orrs	r3, r1
 800536e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8005372:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 8005376:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800537a:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 800537e:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005382:	1cda      	adds	r2, r3, #3
 8005384:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005388:	4413      	add	r3, r2
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2200      	movs	r2, #0
 8005390:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8005394:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8005398:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 800539c:	4623      	mov	r3, r4
 800539e:	0a1b      	lsrs	r3, r3, #8
 80053a0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80053a4:	4623      	mov	r3, r4
 80053a6:	061b      	lsls	r3, r3, #24
 80053a8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80053ac:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 80053b0:	4623      	mov	r3, r4
 80053b2:	4303      	orrs	r3, r0
 80053b4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80053b8:	462b      	mov	r3, r5
 80053ba:	430b      	orrs	r3, r1
 80053bc:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80053c0:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 80053c4:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 80053c8:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 80053cc:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80053d0:	1d1a      	adds	r2, r3, #4
 80053d2:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80053d6:	4413      	add	r3, r2
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	2200      	movs	r2, #0
 80053de:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 80053e2:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80053e6:	f04f 0200 	mov.w	r2, #0
 80053ea:	f04f 0300 	mov.w	r3, #0
 80053ee:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 80053f2:	0023      	movs	r3, r4
 80053f4:	2200      	movs	r2, #0
 80053f6:	ea40 0402 	orr.w	r4, r0, r2
 80053fa:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 80053fe:	430b      	orrs	r3, r1
 8005400:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8005404:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8005408:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 800540c:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005410:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005414:	1d5a      	adds	r2, r3, #5
 8005416:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800541a:	4413      	add	r3, r2
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	b2db      	uxtb	r3, r3
 8005420:	2200      	movs	r2, #0
 8005422:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8005426:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800542a:	f04f 0200 	mov.w	r2, #0
 800542e:	f04f 0300 	mov.w	r3, #0
 8005432:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 8005436:	0223      	lsls	r3, r4, #8
 8005438:	2200      	movs	r2, #0
 800543a:	ea40 0402 	orr.w	r4, r0, r2
 800543e:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 8005442:	430b      	orrs	r3, r1
 8005444:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8005448:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 800544c:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8005450:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005454:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005458:	1d9a      	adds	r2, r3, #6
 800545a:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800545e:	4413      	add	r3, r2
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	b2db      	uxtb	r3, r3
 8005464:	2200      	movs	r2, #0
 8005466:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800546a:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	f04f 0300 	mov.w	r3, #0
 8005476:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 800547a:	0423      	lsls	r3, r4, #16
 800547c:	2200      	movs	r2, #0
 800547e:	ea40 0402 	orr.w	r4, r0, r2
 8005482:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 8005486:	430b      	orrs	r3, r1
 8005488:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800548c:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 8005490:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8005494:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005498:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800549c:	1dda      	adds	r2, r3, #7
 800549e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80054a2:	4413      	add	r3, r2
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2200      	movs	r2, #0
 80054aa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80054ae:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80054b2:	f04f 0200 	mov.w	r2, #0
 80054b6:	f04f 0300 	mov.w	r3, #0
 80054ba:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 80054be:	0623      	lsls	r3, r4, #24
 80054c0:	2200      	movs	r2, #0
 80054c2:	ea40 0402 	orr.w	r4, r0, r2
 80054c6:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 80054ca:	430b      	orrs	r3, r1
 80054cc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80054d0:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 80054d4:	e9c7 3488 	strd	r3, r4, [r7, #544]	; 0x220
      this->y = u_y.real;
 80054d8:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 80054dc:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80054e0:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 80054e4:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80054e8:	3308      	adds	r3, #8
 80054ea:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 80054ee:	f04f 0200 	mov.w	r2, #0
 80054f2:	f04f 0300 	mov.w	r3, #0
 80054f6:	e9c7 2386 	strd	r2, r3, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80054fa:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80054fe:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 8005502:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005506:	4413      	add	r3, r2
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2200      	movs	r2, #0
 800550e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8005512:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8005516:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 800551a:	4623      	mov	r3, r4
 800551c:	4303      	orrs	r3, r0
 800551e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005522:	462b      	mov	r3, r5
 8005524:	430b      	orrs	r3, r1
 8005526:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800552a:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 800552e:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005532:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 8005536:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800553a:	1c5a      	adds	r2, r3, #1
 800553c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005540:	4413      	add	r3, r2
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	b2db      	uxtb	r3, r3
 8005546:	2200      	movs	r2, #0
 8005548:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800554c:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8005550:	f04f 0200 	mov.w	r2, #0
 8005554:	f04f 0300 	mov.w	r3, #0
 8005558:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 800555c:	464c      	mov	r4, r9
 800555e:	0223      	lsls	r3, r4, #8
 8005560:	4644      	mov	r4, r8
 8005562:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005566:	4644      	mov	r4, r8
 8005568:	0222      	lsls	r2, r4, #8
 800556a:	ea40 0402 	orr.w	r4, r0, r2
 800556e:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 8005572:	430b      	orrs	r3, r1
 8005574:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005578:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 800557c:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005580:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 8005584:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005588:	1c9a      	adds	r2, r3, #2
 800558a:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800558e:	4413      	add	r3, r2
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2200      	movs	r2, #0
 8005596:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800559a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800559e:	f04f 0200 	mov.w	r2, #0
 80055a2:	f04f 0300 	mov.w	r3, #0
 80055a6:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80055aa:	464c      	mov	r4, r9
 80055ac:	0423      	lsls	r3, r4, #16
 80055ae:	4644      	mov	r4, r8
 80055b0:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80055b4:	4644      	mov	r4, r8
 80055b6:	0422      	lsls	r2, r4, #16
 80055b8:	ea40 0402 	orr.w	r4, r0, r2
 80055bc:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 80055c0:	430b      	orrs	r3, r1
 80055c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80055c6:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 80055ca:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80055ce:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80055d2:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80055d6:	1cda      	adds	r2, r3, #3
 80055d8:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80055dc:	4413      	add	r3, r2
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	2200      	movs	r2, #0
 80055e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80055e8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80055ec:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80055f0:	4623      	mov	r3, r4
 80055f2:	0a1b      	lsrs	r3, r3, #8
 80055f4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80055f8:	4623      	mov	r3, r4
 80055fa:	061b      	lsls	r3, r3, #24
 80055fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005600:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8005604:	4623      	mov	r3, r4
 8005606:	4303      	orrs	r3, r0
 8005608:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800560c:	462b      	mov	r3, r5
 800560e:	430b      	orrs	r3, r1
 8005610:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005614:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8005618:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 800561c:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 8005620:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005624:	1d1a      	adds	r2, r3, #4
 8005626:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800562a:	4413      	add	r3, r2
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2200      	movs	r2, #0
 8005632:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005636:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800563a:	f04f 0200 	mov.w	r2, #0
 800563e:	f04f 0300 	mov.w	r3, #0
 8005642:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8005646:	0023      	movs	r3, r4
 8005648:	2200      	movs	r2, #0
 800564a:	ea40 0402 	orr.w	r4, r0, r2
 800564e:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 8005652:	430b      	orrs	r3, r1
 8005654:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005658:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 800565c:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8005660:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 8005664:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005668:	1d5a      	adds	r2, r3, #5
 800566a:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800566e:	4413      	add	r3, r2
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2200      	movs	r2, #0
 8005676:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800567a:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800567e:	f04f 0200 	mov.w	r2, #0
 8005682:	f04f 0300 	mov.w	r3, #0
 8005686:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 800568a:	0223      	lsls	r3, r4, #8
 800568c:	2200      	movs	r2, #0
 800568e:	ea40 0402 	orr.w	r4, r0, r2
 8005692:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8005696:	430b      	orrs	r3, r1
 8005698:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800569c:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 80056a0:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80056a4:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80056a8:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80056ac:	1d9a      	adds	r2, r3, #6
 80056ae:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80056b2:	4413      	add	r3, r2
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2200      	movs	r2, #0
 80056ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80056be:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80056c2:	f04f 0200 	mov.w	r2, #0
 80056c6:	f04f 0300 	mov.w	r3, #0
 80056ca:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 80056ce:	0423      	lsls	r3, r4, #16
 80056d0:	2200      	movs	r2, #0
 80056d2:	ea40 0402 	orr.w	r4, r0, r2
 80056d6:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 80056da:	430b      	orrs	r3, r1
 80056dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80056e0:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 80056e4:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80056e8:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 80056ec:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80056f0:	1dda      	adds	r2, r3, #7
 80056f2:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80056f6:	4413      	add	r3, r2
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2200      	movs	r2, #0
 80056fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005702:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	f04f 0300 	mov.w	r3, #0
 800570e:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8005712:	0623      	lsls	r3, r4, #24
 8005714:	2200      	movs	r2, #0
 8005716:	ea40 0402 	orr.w	r4, r0, r2
 800571a:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 800571e:	430b      	orrs	r3, r1
 8005720:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005724:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8005728:	e9c7 3486 	strd	r3, r4, [r7, #536]	; 0x218
      this->z = u_z.real;
 800572c:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	; 0x218
 8005730:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005734:	e9c3 0106 	strd	r0, r1, [r3, #24]
      offset += sizeof(this->z);
 8005738:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800573c:	3308      	adds	r3, #8
 800573e:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
      union {
        double real;
        uint64_t base;
      } u_w;
      u_w.base = 0;
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	e9c7 2384 	strd	r2, r3, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800574e:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005752:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 8005756:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800575a:	4413      	add	r3, r2
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2200      	movs	r2, #0
 8005762:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005766:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800576a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 800576e:	4623      	mov	r3, r4
 8005770:	4303      	orrs	r3, r0
 8005772:	67bb      	str	r3, [r7, #120]	; 0x78
 8005774:	462b      	mov	r3, r5
 8005776:	430b      	orrs	r3, r1
 8005778:	67fb      	str	r3, [r7, #124]	; 0x7c
 800577a:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800577e:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005782:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005786:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800578a:	1c5a      	adds	r2, r3, #1
 800578c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005790:	4413      	add	r3, r2
 8005792:	781b      	ldrb	r3, [r3, #0]
 8005794:	b2db      	uxtb	r3, r3
 8005796:	2200      	movs	r2, #0
 8005798:	673b      	str	r3, [r7, #112]	; 0x70
 800579a:	677a      	str	r2, [r7, #116]	; 0x74
 800579c:	f04f 0200 	mov.w	r2, #0
 80057a0:	f04f 0300 	mov.w	r3, #0
 80057a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80057a8:	464c      	mov	r4, r9
 80057aa:	0223      	lsls	r3, r4, #8
 80057ac:	4644      	mov	r4, r8
 80057ae:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80057b2:	4644      	mov	r4, r8
 80057b4:	0222      	lsls	r2, r4, #8
 80057b6:	ea40 0402 	orr.w	r4, r0, r2
 80057ba:	66bc      	str	r4, [r7, #104]	; 0x68
 80057bc:	430b      	orrs	r3, r1
 80057be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80057c0:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80057c4:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80057c8:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 80057cc:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80057d0:	1c9a      	adds	r2, r3, #2
 80057d2:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80057d6:	4413      	add	r3, r2
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2200      	movs	r2, #0
 80057de:	663b      	str	r3, [r7, #96]	; 0x60
 80057e0:	667a      	str	r2, [r7, #100]	; 0x64
 80057e2:	f04f 0200 	mov.w	r2, #0
 80057e6:	f04f 0300 	mov.w	r3, #0
 80057ea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80057ee:	464c      	mov	r4, r9
 80057f0:	0423      	lsls	r3, r4, #16
 80057f2:	4644      	mov	r4, r8
 80057f4:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80057f8:	4644      	mov	r4, r8
 80057fa:	0422      	lsls	r2, r4, #16
 80057fc:	ea40 0402 	orr.w	r4, r0, r2
 8005800:	65bc      	str	r4, [r7, #88]	; 0x58
 8005802:	430b      	orrs	r3, r1
 8005804:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005806:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 800580a:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800580e:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005812:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005816:	1cda      	adds	r2, r3, #3
 8005818:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800581c:	4413      	add	r3, r2
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2200      	movs	r2, #0
 8005824:	653b      	str	r3, [r7, #80]	; 0x50
 8005826:	657a      	str	r2, [r7, #84]	; 0x54
 8005828:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800582c:	4623      	mov	r3, r4
 800582e:	0a1b      	lsrs	r3, r3, #8
 8005830:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005832:	4623      	mov	r3, r4
 8005834:	061b      	lsls	r3, r3, #24
 8005836:	64bb      	str	r3, [r7, #72]	; 0x48
 8005838:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800583c:	4623      	mov	r3, r4
 800583e:	4303      	orrs	r3, r0
 8005840:	643b      	str	r3, [r7, #64]	; 0x40
 8005842:	462b      	mov	r3, r5
 8005844:	430b      	orrs	r3, r1
 8005846:	647b      	str	r3, [r7, #68]	; 0x44
 8005848:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800584c:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8005850:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005854:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005858:	1d1a      	adds	r2, r3, #4
 800585a:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800585e:	4413      	add	r3, r2
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	b2db      	uxtb	r3, r3
 8005864:	2200      	movs	r2, #0
 8005866:	63bb      	str	r3, [r7, #56]	; 0x38
 8005868:	63fa      	str	r2, [r7, #60]	; 0x3c
 800586a:	f04f 0200 	mov.w	r2, #0
 800586e:	f04f 0300 	mov.w	r3, #0
 8005872:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8005874:	0023      	movs	r3, r4
 8005876:	2200      	movs	r2, #0
 8005878:	ea40 0402 	orr.w	r4, r0, r2
 800587c:	633c      	str	r4, [r7, #48]	; 0x30
 800587e:	430b      	orrs	r3, r1
 8005880:	637b      	str	r3, [r7, #52]	; 0x34
 8005882:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005886:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 800588a:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 800588e:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005892:	1d5a      	adds	r2, r3, #5
 8005894:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8005898:	4413      	add	r3, r2
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2200      	movs	r2, #0
 80058a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80058a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058a4:	f04f 0200 	mov.w	r2, #0
 80058a8:	f04f 0300 	mov.w	r3, #0
 80058ac:	6abc      	ldr	r4, [r7, #40]	; 0x28
 80058ae:	0223      	lsls	r3, r4, #8
 80058b0:	2200      	movs	r2, #0
 80058b2:	ea40 0402 	orr.w	r4, r0, r2
 80058b6:	623c      	str	r4, [r7, #32]
 80058b8:	430b      	orrs	r3, r1
 80058ba:	627b      	str	r3, [r7, #36]	; 0x24
 80058bc:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80058c0:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80058c4:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 80058c8:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80058cc:	3306      	adds	r3, #6
 80058ce:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 80058d2:	4413      	add	r3, r2
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	2200      	movs	r2, #0
 80058da:	61bb      	str	r3, [r7, #24]
 80058dc:	61fa      	str	r2, [r7, #28]
 80058de:	f04f 0200 	mov.w	r2, #0
 80058e2:	f04f 0300 	mov.w	r3, #0
 80058e6:	69bc      	ldr	r4, [r7, #24]
 80058e8:	0423      	lsls	r3, r4, #16
 80058ea:	2200      	movs	r2, #0
 80058ec:	ea40 0402 	orr.w	r4, r0, r2
 80058f0:	613c      	str	r4, [r7, #16]
 80058f2:	430b      	orrs	r3, r1
 80058f4:	617b      	str	r3, [r7, #20]
 80058f6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80058fa:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      u_w.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80058fe:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	; 0x210
 8005902:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005906:	3307      	adds	r3, #7
 8005908:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 800590c:	4413      	add	r3, r2
 800590e:	781b      	ldrb	r3, [r3, #0]
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2200      	movs	r2, #0
 8005914:	60bb      	str	r3, [r7, #8]
 8005916:	60fa      	str	r2, [r7, #12]
 8005918:	f04f 0200 	mov.w	r2, #0
 800591c:	f04f 0300 	mov.w	r3, #0
 8005920:	68bc      	ldr	r4, [r7, #8]
 8005922:	0623      	lsls	r3, r4, #24
 8005924:	2200      	movs	r2, #0
 8005926:	ea40 0402 	orr.w	r4, r0, r2
 800592a:	603c      	str	r4, [r7, #0]
 800592c:	430b      	orrs	r3, r1
 800592e:	607b      	str	r3, [r7, #4]
 8005930:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005934:	e9c7 3484 	strd	r3, r4, [r7, #528]	; 0x210
      this->w = u_w.real;
 8005938:	e9d7 2384 	ldrd	r2, r3, [r7, #528]	; 0x210
 800593c:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 8005940:	e9c1 2308 	strd	r2, r3, [r1, #32]
      offset += sizeof(this->w);
 8005944:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8005948:	3308      	adds	r3, #8
 800594a:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
     return offset;
 800594e:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
    }
 8005952:	4618      	mov	r0, r3
 8005954:	f507 770f 	add.w	r7, r7, #572	; 0x23c
 8005958:	46bd      	mov	sp, r7
 800595a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800595e:	4770      	bx	lr

08005960 <_ZN13geometry_msgs10Quaternion7getTypeEv>:

    virtual const char * getType() override { return "geometry_msgs/Quaternion"; };
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	4b03      	ldr	r3, [pc, #12]	; (8005978 <_ZN13geometry_msgs10Quaternion7getTypeEv+0x18>)
 800596a:	4618      	mov	r0, r3
 800596c:	370c      	adds	r7, #12
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	08014dd8 	.word	0x08014dd8

0800597c <_ZN13geometry_msgs10Quaternion6getMD5Ev>:
    virtual const char * getMD5() override { return "a779879fadf0160734f906b8c19c7004"; };
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	4b03      	ldr	r3, [pc, #12]	; (8005994 <_ZN13geometry_msgs10Quaternion6getMD5Ev+0x18>)
 8005986:	4618      	mov	r0, r3
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	08014df4 	.word	0x08014df4

08005998 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Vector3():
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7fe f99a 	bl	8003cdc <_ZN3ros3MsgC1Ev>
 80059a8:	4a0e      	ldr	r2, [pc, #56]	; (80059e4 <_ZN13geometry_msgs7Vector3C1Ev+0x4c>)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	601a      	str	r2, [r3, #0]
      x(0),
 80059ae:	6879      	ldr	r1, [r7, #4]
 80059b0:	f04f 0200 	mov.w	r2, #0
 80059b4:	f04f 0300 	mov.w	r3, #0
 80059b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
      y(0),
 80059bc:	6879      	ldr	r1, [r7, #4]
 80059be:	f04f 0200 	mov.w	r2, #0
 80059c2:	f04f 0300 	mov.w	r3, #0
 80059c6:	e9c1 2304 	strd	r2, r3, [r1, #16]
      z(0)
 80059ca:	6879      	ldr	r1, [r7, #4]
 80059cc:	f04f 0200 	mov.w	r2, #0
 80059d0:	f04f 0300 	mov.w	r3, #0
 80059d4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4618      	mov	r0, r3
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	080150a4 	.word	0x080150a4

080059e8 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80059e8:	b480      	push	{r7}
 80059ea:	b08b      	sub	sp, #44	; 0x2c
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80059f2:	2300      	movs	r3, #0
 80059f4:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80059fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 8005a00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a06:	6838      	ldr	r0, [r7, #0]
 8005a08:	4401      	add	r1, r0
 8005a0a:	b2d3      	uxtb	r3, r2
 8005a0c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 8005a0e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005a12:	f04f 0200 	mov.w	r2, #0
 8005a16:	f04f 0300 	mov.w	r3, #0
 8005a1a:	0a02      	lsrs	r2, r0, #8
 8005a1c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8005a20:	0a0b      	lsrs	r3, r1, #8
 8005a22:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a24:	3101      	adds	r1, #1
 8005a26:	6838      	ldr	r0, [r7, #0]
 8005a28:	4401      	add	r1, r0
 8005a2a:	b2d3      	uxtb	r3, r2
 8005a2c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 8005a2e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005a32:	f04f 0200 	mov.w	r2, #0
 8005a36:	f04f 0300 	mov.w	r3, #0
 8005a3a:	0c02      	lsrs	r2, r0, #16
 8005a3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005a40:	0c0b      	lsrs	r3, r1, #16
 8005a42:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a44:	3102      	adds	r1, #2
 8005a46:	6838      	ldr	r0, [r7, #0]
 8005a48:	4401      	add	r1, r0
 8005a4a:	b2d3      	uxtb	r3, r2
 8005a4c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 8005a4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005a52:	f04f 0200 	mov.w	r2, #0
 8005a56:	f04f 0300 	mov.w	r3, #0
 8005a5a:	0e02      	lsrs	r2, r0, #24
 8005a5c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005a60:	0e0b      	lsrs	r3, r1, #24
 8005a62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a64:	3103      	adds	r1, #3
 8005a66:	6838      	ldr	r0, [r7, #0]
 8005a68:	4401      	add	r1, r0
 8005a6a:	b2d3      	uxtb	r3, r2
 8005a6c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 8005a6e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005a72:	f04f 0200 	mov.w	r2, #0
 8005a76:	f04f 0300 	mov.w	r3, #0
 8005a7a:	000a      	movs	r2, r1
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a80:	3104      	adds	r1, #4
 8005a82:	6838      	ldr	r0, [r7, #0]
 8005a84:	4401      	add	r1, r0
 8005a86:	b2d3      	uxtb	r3, r2
 8005a88:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 8005a8a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005a8e:	f04f 0200 	mov.w	r2, #0
 8005a92:	f04f 0300 	mov.w	r3, #0
 8005a96:	0a0a      	lsrs	r2, r1, #8
 8005a98:	2300      	movs	r3, #0
 8005a9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a9c:	3105      	adds	r1, #5
 8005a9e:	6838      	ldr	r0, [r7, #0]
 8005aa0:	4401      	add	r1, r0
 8005aa2:	b2d3      	uxtb	r3, r2
 8005aa4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 8005aa6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005aaa:	f04f 0200 	mov.w	r2, #0
 8005aae:	f04f 0300 	mov.w	r3, #0
 8005ab2:	0c0a      	lsrs	r2, r1, #16
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ab8:	3106      	adds	r1, #6
 8005aba:	6838      	ldr	r0, [r7, #0]
 8005abc:	4401      	add	r1, r0
 8005abe:	b2d3      	uxtb	r3, r2
 8005ac0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 8005ac2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	f04f 0300 	mov.w	r3, #0
 8005ace:	0e0a      	lsrs	r2, r1, #24
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ad4:	3107      	adds	r1, #7
 8005ad6:	6838      	ldr	r0, [r7, #0]
 8005ad8:	4401      	add	r1, r0
 8005ada:	b2d3      	uxtb	r3, r2
 8005adc:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 8005ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae0:	3308      	adds	r3, #8
 8005ae2:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005aea:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 8005aee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005af2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005af4:	6838      	ldr	r0, [r7, #0]
 8005af6:	4401      	add	r1, r0
 8005af8:	b2d3      	uxtb	r3, r2
 8005afa:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 8005afc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b00:	f04f 0200 	mov.w	r2, #0
 8005b04:	f04f 0300 	mov.w	r3, #0
 8005b08:	0a02      	lsrs	r2, r0, #8
 8005b0a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8005b0e:	0a0b      	lsrs	r3, r1, #8
 8005b10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b12:	3101      	adds	r1, #1
 8005b14:	6838      	ldr	r0, [r7, #0]
 8005b16:	4401      	add	r1, r0
 8005b18:	b2d3      	uxtb	r3, r2
 8005b1a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 8005b1c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b20:	f04f 0200 	mov.w	r2, #0
 8005b24:	f04f 0300 	mov.w	r3, #0
 8005b28:	0c02      	lsrs	r2, r0, #16
 8005b2a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005b2e:	0c0b      	lsrs	r3, r1, #16
 8005b30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b32:	3102      	adds	r1, #2
 8005b34:	6838      	ldr	r0, [r7, #0]
 8005b36:	4401      	add	r1, r0
 8005b38:	b2d3      	uxtb	r3, r2
 8005b3a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 8005b3c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b40:	f04f 0200 	mov.w	r2, #0
 8005b44:	f04f 0300 	mov.w	r3, #0
 8005b48:	0e02      	lsrs	r2, r0, #24
 8005b4a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005b4e:	0e0b      	lsrs	r3, r1, #24
 8005b50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b52:	3103      	adds	r1, #3
 8005b54:	6838      	ldr	r0, [r7, #0]
 8005b56:	4401      	add	r1, r0
 8005b58:	b2d3      	uxtb	r3, r2
 8005b5a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8005b5c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b60:	f04f 0200 	mov.w	r2, #0
 8005b64:	f04f 0300 	mov.w	r3, #0
 8005b68:	000a      	movs	r2, r1
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b6e:	3104      	adds	r1, #4
 8005b70:	6838      	ldr	r0, [r7, #0]
 8005b72:	4401      	add	r1, r0
 8005b74:	b2d3      	uxtb	r3, r2
 8005b76:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 8005b78:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b7c:	f04f 0200 	mov.w	r2, #0
 8005b80:	f04f 0300 	mov.w	r3, #0
 8005b84:	0a0a      	lsrs	r2, r1, #8
 8005b86:	2300      	movs	r3, #0
 8005b88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b8a:	3105      	adds	r1, #5
 8005b8c:	6838      	ldr	r0, [r7, #0]
 8005b8e:	4401      	add	r1, r0
 8005b90:	b2d3      	uxtb	r3, r2
 8005b92:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 8005b94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b98:	f04f 0200 	mov.w	r2, #0
 8005b9c:	f04f 0300 	mov.w	r3, #0
 8005ba0:	0c0a      	lsrs	r2, r1, #16
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ba6:	3106      	adds	r1, #6
 8005ba8:	6838      	ldr	r0, [r7, #0]
 8005baa:	4401      	add	r1, r0
 8005bac:	b2d3      	uxtb	r3, r2
 8005bae:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 8005bb0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	0e0a      	lsrs	r2, r1, #24
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005bc2:	3107      	adds	r1, #7
 8005bc4:	6838      	ldr	r0, [r7, #0]
 8005bc6:	4401      	add	r1, r0
 8005bc8:	b2d3      	uxtb	r3, r2
 8005bca:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bce:	3308      	adds	r3, #8
 8005bd0:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005bd8:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8005bdc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005be0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005be2:	6838      	ldr	r0, [r7, #0]
 8005be4:	4401      	add	r1, r0
 8005be6:	b2d3      	uxtb	r3, r2
 8005be8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 8005bea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	f04f 0300 	mov.w	r3, #0
 8005bf6:	0a02      	lsrs	r2, r0, #8
 8005bf8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8005bfc:	0a0b      	lsrs	r3, r1, #8
 8005bfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c00:	3101      	adds	r1, #1
 8005c02:	6838      	ldr	r0, [r7, #0]
 8005c04:	4401      	add	r1, r0
 8005c06:	b2d3      	uxtb	r3, r2
 8005c08:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 8005c0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c0e:	f04f 0200 	mov.w	r2, #0
 8005c12:	f04f 0300 	mov.w	r3, #0
 8005c16:	0c02      	lsrs	r2, r0, #16
 8005c18:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005c1c:	0c0b      	lsrs	r3, r1, #16
 8005c1e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c20:	3102      	adds	r1, #2
 8005c22:	6838      	ldr	r0, [r7, #0]
 8005c24:	4401      	add	r1, r0
 8005c26:	b2d3      	uxtb	r3, r2
 8005c28:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 8005c2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c2e:	f04f 0200 	mov.w	r2, #0
 8005c32:	f04f 0300 	mov.w	r3, #0
 8005c36:	0e02      	lsrs	r2, r0, #24
 8005c38:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005c3c:	0e0b      	lsrs	r3, r1, #24
 8005c3e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c40:	3103      	adds	r1, #3
 8005c42:	6838      	ldr	r0, [r7, #0]
 8005c44:	4401      	add	r1, r0
 8005c46:	b2d3      	uxtb	r3, r2
 8005c48:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 8005c4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c4e:	f04f 0200 	mov.w	r2, #0
 8005c52:	f04f 0300 	mov.w	r3, #0
 8005c56:	000a      	movs	r2, r1
 8005c58:	2300      	movs	r3, #0
 8005c5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c5c:	3104      	adds	r1, #4
 8005c5e:	6838      	ldr	r0, [r7, #0]
 8005c60:	4401      	add	r1, r0
 8005c62:	b2d3      	uxtb	r3, r2
 8005c64:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8005c66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c6a:	f04f 0200 	mov.w	r2, #0
 8005c6e:	f04f 0300 	mov.w	r3, #0
 8005c72:	0a0a      	lsrs	r2, r1, #8
 8005c74:	2300      	movs	r3, #0
 8005c76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c78:	3105      	adds	r1, #5
 8005c7a:	6838      	ldr	r0, [r7, #0]
 8005c7c:	4401      	add	r1, r0
 8005c7e:	b2d3      	uxtb	r3, r2
 8005c80:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 8005c82:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c86:	f04f 0200 	mov.w	r2, #0
 8005c8a:	f04f 0300 	mov.w	r3, #0
 8005c8e:	0c0a      	lsrs	r2, r1, #16
 8005c90:	2300      	movs	r3, #0
 8005c92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c94:	3106      	adds	r1, #6
 8005c96:	6838      	ldr	r0, [r7, #0]
 8005c98:	4401      	add	r1, r0
 8005c9a:	b2d3      	uxtb	r3, r2
 8005c9c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 8005c9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ca2:	f04f 0200 	mov.w	r2, #0
 8005ca6:	f04f 0300 	mov.w	r3, #0
 8005caa:	0e0a      	lsrs	r2, r1, #24
 8005cac:	2300      	movs	r3, #0
 8005cae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005cb0:	3107      	adds	r1, #7
 8005cb2:	6838      	ldr	r0, [r7, #0]
 8005cb4:	4401      	add	r1, r0
 8005cb6:	b2d3      	uxtb	r3, r2
 8005cb8:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 8005cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbc:	3308      	adds	r3, #8
 8005cbe:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 8005cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	372c      	adds	r7, #44	; 0x2c
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr

08005cce <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8005cce:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005cd2:	b0eb      	sub	sp, #428	; 0x1ac
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 8005cda:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8005ce4:	f04f 0200 	mov.w	r2, #0
 8005ce8:	f04f 0300 	mov.w	r3, #0
 8005cec:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8005cf0:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005cf4:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8005cf8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005cfc:	4413      	add	r3, r2
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2200      	movs	r2, #0
 8005d04:	461c      	mov	r4, r3
 8005d06:	4615      	mov	r5, r2
 8005d08:	ea40 0804 	orr.w	r8, r0, r4
 8005d0c:	ea41 0905 	orr.w	r9, r1, r5
 8005d10:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005d14:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005d18:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005d1c:	1c5a      	adds	r2, r3, #1
 8005d1e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005d22:	4413      	add	r3, r2
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2200      	movs	r2, #0
 8005d2a:	469a      	mov	sl, r3
 8005d2c:	4693      	mov	fp, r2
 8005d2e:	f04f 0200 	mov.w	r2, #0
 8005d32:	f04f 0300 	mov.w	r3, #0
 8005d36:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8005d3a:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 8005d3e:	ea4f 220a 	mov.w	r2, sl, lsl #8
 8005d42:	ea40 0402 	orr.w	r4, r0, r2
 8005d46:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 8005d4a:	430b      	orrs	r3, r1
 8005d4c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005d50:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8005d54:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005d58:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005d5c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005d60:	1c9a      	adds	r2, r3, #2
 8005d62:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005d66:	4413      	add	r3, r2
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8005d72:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 8005d76:	f04f 0200 	mov.w	r2, #0
 8005d7a:	f04f 0300 	mov.w	r3, #0
 8005d7e:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 8005d82:	464c      	mov	r4, r9
 8005d84:	0423      	lsls	r3, r4, #16
 8005d86:	4644      	mov	r4, r8
 8005d88:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8005d8c:	4644      	mov	r4, r8
 8005d8e:	0422      	lsls	r2, r4, #16
 8005d90:	ea40 0402 	orr.w	r4, r0, r2
 8005d94:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 8005d98:	430b      	orrs	r3, r1
 8005d9a:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8005d9e:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 8005da2:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005da6:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005daa:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005dae:	1cda      	adds	r2, r3, #3
 8005db0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005db4:	4413      	add	r3, r2
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8005dc0:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8005dc4:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8005dc8:	4623      	mov	r3, r4
 8005dca:	0a1b      	lsrs	r3, r3, #8
 8005dcc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8005dd0:	4623      	mov	r3, r4
 8005dd2:	061b      	lsls	r3, r3, #24
 8005dd4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8005dd8:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8005ddc:	4623      	mov	r3, r4
 8005dde:	4303      	orrs	r3, r0
 8005de0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005de4:	462b      	mov	r3, r5
 8005de6:	430b      	orrs	r3, r1
 8005de8:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005dec:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 8005df0:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8005df4:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005df8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005dfc:	1d1a      	adds	r2, r3, #4
 8005dfe:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005e02:	4413      	add	r3, r2
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8005e0e:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8005e12:	f04f 0200 	mov.w	r2, #0
 8005e16:	f04f 0300 	mov.w	r3, #0
 8005e1a:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 8005e1e:	0023      	movs	r3, r4
 8005e20:	2200      	movs	r2, #0
 8005e22:	ea40 0402 	orr.w	r4, r0, r2
 8005e26:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 8005e2a:	430b      	orrs	r3, r1
 8005e2c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8005e30:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8005e34:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8005e38:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005e3c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005e40:	1d5a      	adds	r2, r3, #5
 8005e42:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005e46:	4413      	add	r3, r2
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8005e52:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8005e56:	f04f 0200 	mov.w	r2, #0
 8005e5a:	f04f 0300 	mov.w	r3, #0
 8005e5e:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 8005e62:	0223      	lsls	r3, r4, #8
 8005e64:	2200      	movs	r2, #0
 8005e66:	ea40 0402 	orr.w	r4, r0, r2
 8005e6a:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 8005e6e:	430b      	orrs	r3, r1
 8005e70:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8005e74:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 8005e78:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8005e7c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005e80:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005e84:	1d9a      	adds	r2, r3, #6
 8005e86:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005e8a:	4413      	add	r3, r2
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2200      	movs	r2, #0
 8005e92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005e96:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 8005e9a:	f04f 0200 	mov.w	r2, #0
 8005e9e:	f04f 0300 	mov.w	r3, #0
 8005ea2:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 8005ea6:	0423      	lsls	r3, r4, #16
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	ea40 0402 	orr.w	r4, r0, r2
 8005eae:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 8005eb2:	430b      	orrs	r3, r1
 8005eb4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005eb8:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 8005ebc:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8005ec0:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005ec4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005ec8:	1dda      	adds	r2, r3, #7
 8005eca:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005ece:	4413      	add	r3, r2
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005eda:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005ede:	f04f 0200 	mov.w	r2, #0
 8005ee2:	f04f 0300 	mov.w	r3, #0
 8005ee6:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 8005eea:	0623      	lsls	r3, r4, #24
 8005eec:	2200      	movs	r2, #0
 8005eee:	ea40 0402 	orr.w	r4, r0, r2
 8005ef2:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 8005ef6:	430b      	orrs	r3, r1
 8005ef8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005efc:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 8005f00:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 8005f04:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8005f08:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8005f0c:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 8005f10:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005f14:	3308      	adds	r3, #8
 8005f16:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8005f1a:	f04f 0200 	mov.w	r2, #0
 8005f1e:	f04f 0300 	mov.w	r3, #0
 8005f22:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8005f26:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005f2a:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8005f2e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005f32:	4413      	add	r3, r2
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8005f3e:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8005f42:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8005f46:	4623      	mov	r3, r4
 8005f48:	4303      	orrs	r3, r0
 8005f4a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005f4e:	462b      	mov	r3, r5
 8005f50:	430b      	orrs	r3, r1
 8005f52:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005f56:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8005f5a:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005f5e:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005f62:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005f66:	1c5a      	adds	r2, r3, #1
 8005f68:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005f6c:	4413      	add	r3, r2
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2200      	movs	r2, #0
 8005f74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005f78:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8005f7c:	f04f 0200 	mov.w	r2, #0
 8005f80:	f04f 0300 	mov.w	r3, #0
 8005f84:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8005f88:	464c      	mov	r4, r9
 8005f8a:	0223      	lsls	r3, r4, #8
 8005f8c:	4644      	mov	r4, r8
 8005f8e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005f92:	4644      	mov	r4, r8
 8005f94:	0222      	lsls	r2, r4, #8
 8005f96:	ea40 0402 	orr.w	r4, r0, r2
 8005f9a:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 8005f9e:	430b      	orrs	r3, r1
 8005fa0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005fa4:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 8005fa8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005fac:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005fb0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005fb4:	1c9a      	adds	r2, r3, #2
 8005fb6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005fba:	4413      	add	r3, r2
 8005fbc:	781b      	ldrb	r3, [r3, #0]
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005fc6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005fca:	f04f 0200 	mov.w	r2, #0
 8005fce:	f04f 0300 	mov.w	r3, #0
 8005fd2:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8005fd6:	464c      	mov	r4, r9
 8005fd8:	0423      	lsls	r3, r4, #16
 8005fda:	4644      	mov	r4, r8
 8005fdc:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8005fe0:	4644      	mov	r4, r8
 8005fe2:	0422      	lsls	r2, r4, #16
 8005fe4:	ea40 0402 	orr.w	r4, r0, r2
 8005fe8:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 8005fec:	430b      	orrs	r3, r1
 8005fee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005ff2:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8005ff6:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005ffa:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005ffe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006002:	1cda      	adds	r2, r3, #3
 8006004:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006008:	4413      	add	r3, r2
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2200      	movs	r2, #0
 8006010:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006014:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006018:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 800601c:	4623      	mov	r3, r4
 800601e:	0a1b      	lsrs	r3, r3, #8
 8006020:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006024:	4623      	mov	r3, r4
 8006026:	061b      	lsls	r3, r3, #24
 8006028:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800602c:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8006030:	4623      	mov	r3, r4
 8006032:	4303      	orrs	r3, r0
 8006034:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006038:	462b      	mov	r3, r5
 800603a:	430b      	orrs	r3, r1
 800603c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006040:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8006044:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8006048:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800604c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006050:	1d1a      	adds	r2, r3, #4
 8006052:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006056:	4413      	add	r3, r2
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	b2db      	uxtb	r3, r3
 800605c:	2200      	movs	r2, #0
 800605e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006062:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006066:	f04f 0200 	mov.w	r2, #0
 800606a:	f04f 0300 	mov.w	r3, #0
 800606e:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8006072:	0023      	movs	r3, r4
 8006074:	2200      	movs	r2, #0
 8006076:	ea40 0402 	orr.w	r4, r0, r2
 800607a:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 800607e:	430b      	orrs	r3, r1
 8006080:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006084:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8006088:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 800608c:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8006090:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006094:	1d5a      	adds	r2, r3, #5
 8006096:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800609a:	4413      	add	r3, r2
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2200      	movs	r2, #0
 80060a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80060a6:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80060aa:	f04f 0200 	mov.w	r2, #0
 80060ae:	f04f 0300 	mov.w	r3, #0
 80060b2:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 80060b6:	0223      	lsls	r3, r4, #8
 80060b8:	2200      	movs	r2, #0
 80060ba:	ea40 0402 	orr.w	r4, r0, r2
 80060be:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 80060c2:	430b      	orrs	r3, r1
 80060c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060c8:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 80060cc:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80060d0:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80060d4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80060d8:	1d9a      	adds	r2, r3, #6
 80060da:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80060de:	4413      	add	r3, r2
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2200      	movs	r2, #0
 80060e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060ea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060ee:	f04f 0200 	mov.w	r2, #0
 80060f2:	f04f 0300 	mov.w	r3, #0
 80060f6:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 80060fa:	0423      	lsls	r3, r4, #16
 80060fc:	2200      	movs	r2, #0
 80060fe:	ea40 0402 	orr.w	r4, r0, r2
 8006102:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8006106:	430b      	orrs	r3, r1
 8006108:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800610c:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8006110:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8006114:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8006118:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800611c:	1dda      	adds	r2, r3, #7
 800611e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006122:	4413      	add	r3, r2
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2200      	movs	r2, #0
 800612a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800612e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006132:	f04f 0200 	mov.w	r2, #0
 8006136:	f04f 0300 	mov.w	r3, #0
 800613a:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 800613e:	0623      	lsls	r3, r4, #24
 8006140:	2200      	movs	r2, #0
 8006142:	ea40 0402 	orr.w	r4, r0, r2
 8006146:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 800614a:	430b      	orrs	r3, r1
 800614c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006150:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8006154:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 8006158:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800615c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8006160:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8006164:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006168:	3308      	adds	r3, #8
 800616a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 800616e:	f04f 0200 	mov.w	r2, #0
 8006172:	f04f 0300 	mov.w	r3, #0
 8006176:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800617a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800617e:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8006182:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006186:	4413      	add	r3, r2
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2200      	movs	r2, #0
 800618e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006192:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006196:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 800619a:	4623      	mov	r3, r4
 800619c:	4303      	orrs	r3, r0
 800619e:	67bb      	str	r3, [r7, #120]	; 0x78
 80061a0:	462b      	mov	r3, r5
 80061a2:	430b      	orrs	r3, r1
 80061a4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80061a6:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80061aa:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80061ae:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80061b2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80061bc:	4413      	add	r3, r2
 80061be:	781b      	ldrb	r3, [r3, #0]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2200      	movs	r2, #0
 80061c4:	673b      	str	r3, [r7, #112]	; 0x70
 80061c6:	677a      	str	r2, [r7, #116]	; 0x74
 80061c8:	f04f 0200 	mov.w	r2, #0
 80061cc:	f04f 0300 	mov.w	r3, #0
 80061d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80061d4:	464c      	mov	r4, r9
 80061d6:	0223      	lsls	r3, r4, #8
 80061d8:	4644      	mov	r4, r8
 80061da:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80061de:	4644      	mov	r4, r8
 80061e0:	0222      	lsls	r2, r4, #8
 80061e2:	ea40 0402 	orr.w	r4, r0, r2
 80061e6:	66bc      	str	r4, [r7, #104]	; 0x68
 80061e8:	430b      	orrs	r3, r1
 80061ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80061ec:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80061f0:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80061f4:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80061f8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80061fc:	1c9a      	adds	r2, r3, #2
 80061fe:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006202:	4413      	add	r3, r2
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2200      	movs	r2, #0
 800620a:	663b      	str	r3, [r7, #96]	; 0x60
 800620c:	667a      	str	r2, [r7, #100]	; 0x64
 800620e:	f04f 0200 	mov.w	r2, #0
 8006212:	f04f 0300 	mov.w	r3, #0
 8006216:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800621a:	464c      	mov	r4, r9
 800621c:	0423      	lsls	r3, r4, #16
 800621e:	4644      	mov	r4, r8
 8006220:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8006224:	4644      	mov	r4, r8
 8006226:	0422      	lsls	r2, r4, #16
 8006228:	ea40 0402 	orr.w	r4, r0, r2
 800622c:	65bc      	str	r4, [r7, #88]	; 0x58
 800622e:	430b      	orrs	r3, r1
 8006230:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006232:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8006236:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800623a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800623e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006242:	1cda      	adds	r2, r3, #3
 8006244:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006248:	4413      	add	r3, r2
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2200      	movs	r2, #0
 8006250:	653b      	str	r3, [r7, #80]	; 0x50
 8006252:	657a      	str	r2, [r7, #84]	; 0x54
 8006254:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8006258:	4623      	mov	r3, r4
 800625a:	0a1b      	lsrs	r3, r3, #8
 800625c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800625e:	4623      	mov	r3, r4
 8006260:	061b      	lsls	r3, r3, #24
 8006262:	64bb      	str	r3, [r7, #72]	; 0x48
 8006264:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8006268:	4623      	mov	r3, r4
 800626a:	4303      	orrs	r3, r0
 800626c:	643b      	str	r3, [r7, #64]	; 0x40
 800626e:	462b      	mov	r3, r5
 8006270:	430b      	orrs	r3, r1
 8006272:	647b      	str	r3, [r7, #68]	; 0x44
 8006274:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8006278:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 800627c:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8006280:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006284:	1d1a      	adds	r2, r3, #4
 8006286:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800628a:	4413      	add	r3, r2
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	b2db      	uxtb	r3, r3
 8006290:	2200      	movs	r2, #0
 8006292:	63bb      	str	r3, [r7, #56]	; 0x38
 8006294:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006296:	f04f 0200 	mov.w	r2, #0
 800629a:	f04f 0300 	mov.w	r3, #0
 800629e:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 80062a0:	0023      	movs	r3, r4
 80062a2:	2200      	movs	r2, #0
 80062a4:	ea40 0402 	orr.w	r4, r0, r2
 80062a8:	633c      	str	r4, [r7, #48]	; 0x30
 80062aa:	430b      	orrs	r3, r1
 80062ac:	637b      	str	r3, [r7, #52]	; 0x34
 80062ae:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80062b2:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80062b6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80062ba:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80062be:	1d5a      	adds	r2, r3, #5
 80062c0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80062c4:	4413      	add	r3, r2
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2200      	movs	r2, #0
 80062cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80062ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	6abc      	ldr	r4, [r7, #40]	; 0x28
 80062da:	0223      	lsls	r3, r4, #8
 80062dc:	2200      	movs	r2, #0
 80062de:	ea40 0402 	orr.w	r4, r0, r2
 80062e2:	623c      	str	r4, [r7, #32]
 80062e4:	430b      	orrs	r3, r1
 80062e6:	627b      	str	r3, [r7, #36]	; 0x24
 80062e8:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80062ec:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80062f0:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80062f4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80062f8:	3306      	adds	r3, #6
 80062fa:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 80062fe:	4413      	add	r3, r2
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	b2db      	uxtb	r3, r3
 8006304:	2200      	movs	r2, #0
 8006306:	61bb      	str	r3, [r7, #24]
 8006308:	61fa      	str	r2, [r7, #28]
 800630a:	f04f 0200 	mov.w	r2, #0
 800630e:	f04f 0300 	mov.w	r3, #0
 8006312:	69bc      	ldr	r4, [r7, #24]
 8006314:	0423      	lsls	r3, r4, #16
 8006316:	2200      	movs	r2, #0
 8006318:	ea40 0402 	orr.w	r4, r0, r2
 800631c:	613c      	str	r4, [r7, #16]
 800631e:	430b      	orrs	r3, r1
 8006320:	617b      	str	r3, [r7, #20]
 8006322:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8006326:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 800632a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800632e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006332:	3307      	adds	r3, #7
 8006334:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8006338:	4413      	add	r3, r2
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2200      	movs	r2, #0
 8006340:	60bb      	str	r3, [r7, #8]
 8006342:	60fa      	str	r2, [r7, #12]
 8006344:	f04f 0200 	mov.w	r2, #0
 8006348:	f04f 0300 	mov.w	r3, #0
 800634c:	68bc      	ldr	r4, [r7, #8]
 800634e:	0623      	lsls	r3, r4, #24
 8006350:	2200      	movs	r2, #0
 8006352:	ea40 0402 	orr.w	r4, r0, r2
 8006356:	603c      	str	r4, [r7, #0]
 8006358:	430b      	orrs	r3, r1
 800635a:	607b      	str	r3, [r7, #4]
 800635c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8006360:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8006364:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8006368:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 800636c:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 8006370:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006374:	3308      	adds	r3, #8
 8006376:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 800637a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 800637e:	4618      	mov	r0, r3
 8006380:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 8006384:	46bd      	mov	sp, r7
 8006386:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800638a:	4770      	bx	lr

0800638c <_ZN13geometry_msgs7Vector37getTypeEv>:

    virtual const char * getType() override { return "geometry_msgs/Vector3"; };
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	4b03      	ldr	r3, [pc, #12]	; (80063a4 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 8006396:	4618      	mov	r0, r3
 8006398:	370c      	adds	r7, #12
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	08014e18 	.word	0x08014e18

080063a8 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    virtual const char * getMD5() override { return "4a842b65f413084dc2b10fb484ea7f17"; };
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	4b03      	ldr	r3, [pc, #12]	; (80063c0 <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 80063b2:	4618      	mov	r0, r3
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	08014e30 	.word	0x08014e30

080063c4 <_ZN8std_msgs7Float32C1Ev>:
  {
    public:
      typedef float _data_type;
      _data_type data;

    Float32():
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
      data(0)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4618      	mov	r0, r3
 80063d0:	f7fd fc84 	bl	8003cdc <_ZN3ros3MsgC1Ev>
 80063d4:	4a05      	ldr	r2, [pc, #20]	; (80063ec <_ZN8std_msgs7Float32C1Ev+0x28>)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	601a      	str	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f04f 0200 	mov.w	r2, #0
 80063e0:	605a      	str	r2, [r3, #4]
    {
    }
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4618      	mov	r0, r3
 80063e6:	3708      	adds	r7, #8
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	0801508c 	.word	0x0801508c

080063f0 <_ZNK8std_msgs7Float329serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80063fa:	2300      	movs	r3, #0
 80063fc:	60fb      	str	r3, [r7, #12]
      union {
        float real;
        uint32_t base;
      } u_data;
      u_data.real = this->data;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	60bb      	str	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 8006404:	68b9      	ldr	r1, [r7, #8]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	683a      	ldr	r2, [r7, #0]
 800640a:	4413      	add	r3, r2
 800640c:	b2ca      	uxtb	r2, r1
 800640e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	0a19      	lsrs	r1, r3, #8
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	3301      	adds	r3, #1
 8006418:	683a      	ldr	r2, [r7, #0]
 800641a:	4413      	add	r3, r2
 800641c:	b2ca      	uxtb	r2, r1
 800641e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_data.base >> (8 * 2)) & 0xFF;
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	0c19      	lsrs	r1, r3, #16
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	3302      	adds	r3, #2
 8006428:	683a      	ldr	r2, [r7, #0]
 800642a:	4413      	add	r3, r2
 800642c:	b2ca      	uxtb	r2, r1
 800642e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_data.base >> (8 * 3)) & 0xFF;
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	0e19      	lsrs	r1, r3, #24
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	3303      	adds	r3, #3
 8006438:	683a      	ldr	r2, [r7, #0]
 800643a:	4413      	add	r3, r2
 800643c:	b2ca      	uxtb	r2, r1
 800643e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	3304      	adds	r3, #4
 8006444:	60fb      	str	r3, [r7, #12]
      return offset;
 8006446:	68fb      	ldr	r3, [r7, #12]
    }
 8006448:	4618      	mov	r0, r3
 800644a:	3714      	adds	r7, #20
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <_ZN8std_msgs7Float3211deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800645e:	2300      	movs	r3, #0
 8006460:	60fb      	str	r3, [r7, #12]
      union {
        float real;
        uint32_t base;
      } u_data;
      u_data.base = 0;
 8006462:	2300      	movs	r3, #0
 8006464:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	6839      	ldr	r1, [r7, #0]
 800646c:	440a      	add	r2, r1
 800646e:	7812      	ldrb	r2, [r2, #0]
 8006470:	4313      	orrs	r3, r2
 8006472:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3301      	adds	r3, #1
 800647a:	6839      	ldr	r1, [r7, #0]
 800647c:	440b      	add	r3, r1
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	021b      	lsls	r3, r3, #8
 8006482:	4313      	orrs	r3, r2
 8006484:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	3302      	adds	r3, #2
 800648c:	6839      	ldr	r1, [r7, #0]
 800648e:	440b      	add	r3, r1
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	041b      	lsls	r3, r3, #16
 8006494:	4313      	orrs	r3, r2
 8006496:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	3303      	adds	r3, #3
 800649e:	6839      	ldr	r1, [r7, #0]
 80064a0:	440b      	add	r3, r1
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	061b      	lsls	r3, r3, #24
 80064a6:	4313      	orrs	r3, r2
 80064a8:	60bb      	str	r3, [r7, #8]
      this->data = u_data.real;
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	3304      	adds	r3, #4
 80064b4:	60fb      	str	r3, [r7, #12]
     return offset;
 80064b6:	68fb      	ldr	r3, [r7, #12]
    }
 80064b8:	4618      	mov	r0, r3
 80064ba:	3714      	adds	r7, #20
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <_ZN8std_msgs7Float327getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Float32"; };
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	4b03      	ldr	r3, [pc, #12]	; (80064dc <_ZN8std_msgs7Float327getTypeEv+0x18>)
 80064ce:	4618      	mov	r0, r3
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	08014e54 	.word	0x08014e54

080064e0 <_ZN8std_msgs7Float326getMD5Ev>:
    virtual const char * getMD5() override { return "73fcbf46b49191e672908e50842a83d4"; };
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	4b03      	ldr	r3, [pc, #12]	; (80064f8 <_ZN8std_msgs7Float326getMD5Ev+0x18>)
 80064ea:	4618      	mov	r0, r3
 80064ec:	370c      	adds	r7, #12
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	08014e68 	.word	0x08014e68

080064fc <_ZN8std_msgs4BoolC1Ev>:
  {
    public:
      typedef bool _data_type;
      _data_type data;

    Bool():
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
      data(0)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4618      	mov	r0, r3
 8006508:	f7fd fbe8 	bl	8003cdc <_ZN3ros3MsgC1Ev>
 800650c:	4a05      	ldr	r2, [pc, #20]	; (8006524 <_ZN8std_msgs4BoolC1Ev+0x28>)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	601a      	str	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	711a      	strb	r2, [r3, #4]
    {
    }
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4618      	mov	r0, r3
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	08015074 	.word	0x08015074

08006528 <_ZNK8std_msgs4Bool9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8006532:	2300      	movs	r3, #0
 8006534:	60fb      	str	r3, [r7, #12]
      union {
        bool real;
        uint8_t base;
      } u_data;
      u_data.real = this->data;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	791b      	ldrb	r3, [r3, #4]
 800653a:	723b      	strb	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	4413      	add	r3, r2
 8006542:	7a3a      	ldrb	r2, [r7, #8]
 8006544:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	3301      	adds	r3, #1
 800654a:	60fb      	str	r3, [r7, #12]
      return offset;
 800654c:	68fb      	ldr	r3, [r7, #12]
    }
 800654e:	4618      	mov	r0, r3
 8006550:	3714      	adds	r7, #20
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr

0800655a <_ZN8std_msgs4Bool11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800655a:	b480      	push	{r7}
 800655c:	b085      	sub	sp, #20
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
 8006562:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8006564:	2300      	movs	r3, #0
 8006566:	60fb      	str	r3, [r7, #12]
      union {
        bool real;
        uint8_t base;
      } u_data;
      u_data.base = 0;
 8006568:	2300      	movs	r3, #0
 800656a:	723b      	strb	r3, [r7, #8]
      u_data.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800656c:	7a3a      	ldrb	r2, [r7, #8]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6839      	ldr	r1, [r7, #0]
 8006572:	440b      	add	r3, r1
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	4313      	orrs	r3, r2
 8006578:	b2db      	uxtb	r3, r3
 800657a:	723b      	strb	r3, [r7, #8]
      this->data = u_data.real;
 800657c:	7a3a      	ldrb	r2, [r7, #8]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->data);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	3301      	adds	r3, #1
 8006586:	60fb      	str	r3, [r7, #12]
     return offset;
 8006588:	68fb      	ldr	r3, [r7, #12]
    }
 800658a:	4618      	mov	r0, r3
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr
	...

08006598 <_ZN8std_msgs4Bool7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Bool"; };
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	4b03      	ldr	r3, [pc, #12]	; (80065b0 <_ZN8std_msgs4Bool7getTypeEv+0x18>)
 80065a2:	4618      	mov	r0, r3
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	08014e8c 	.word	0x08014e8c

080065b4 <_ZN8std_msgs4Bool6getMD5Ev>:
    virtual const char * getMD5() override { return "8b94c1b53db61fb6aed406028ad6332a"; };
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	4b03      	ldr	r3, [pc, #12]	; (80065cc <_ZN8std_msgs4Bool6getMD5Ev+0x18>)
 80065be:	4618      	mov	r0, r3
 80065c0:	370c      	adds	r7, #12
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	08014e9c 	.word	0x08014e9c

080065d0 <_Z11kinCallbackRKN13geometry_msgs7Vector3E>:
float msg_imu[10];
float msg_odom[7];
bool stateInv;
int16_t rawYaw;

void kinCallback(const geometry_msgs::Vector3 &data){
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
	xtarget = data.x;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80065de:	4610      	mov	r0, r2
 80065e0:	4619      	mov	r1, r3
 80065e2:	f7fa faf1 	bl	8000bc8 <__aeabi_d2f>
 80065e6:	4603      	mov	r3, r0
 80065e8:	4a0c      	ldr	r2, [pc, #48]	; (800661c <_Z11kinCallbackRKN13geometry_msgs7Vector3E+0x4c>)
 80065ea:	6013      	str	r3, [r2, #0]
	ytarget = data.y;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80065f2:	4610      	mov	r0, r2
 80065f4:	4619      	mov	r1, r3
 80065f6:	f7fa fae7 	bl	8000bc8 <__aeabi_d2f>
 80065fa:	4603      	mov	r3, r0
 80065fc:	4a08      	ldr	r2, [pc, #32]	; (8006620 <_Z11kinCallbackRKN13geometry_msgs7Vector3E+0x50>)
 80065fe:	6013      	str	r3, [r2, #0]
	thtarget = data.z;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8006606:	4610      	mov	r0, r2
 8006608:	4619      	mov	r1, r3
 800660a:	f7fa fadd 	bl	8000bc8 <__aeabi_d2f>
 800660e:	4603      	mov	r3, r0
 8006610:	4a04      	ldr	r2, [pc, #16]	; (8006624 <_Z11kinCallbackRKN13geometry_msgs7Vector3E+0x54>)
 8006612:	6013      	str	r3, [r2, #0]
}
 8006614:	bf00      	nop
 8006616:	3708      	adds	r7, #8
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}
 800661c:	20005744 	.word	0x20005744
 8006620:	20005748 	.word	0x20005748
 8006624:	2000574c 	.word	0x2000574c

08006628 <_Z14invkinCallbackRKN13geometry_msgs7Vector3E>:

void invkinCallback(const geometry_msgs::Vector3 &data){
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
	InvTarget[0] = data.x;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006636:	4610      	mov	r0, r2
 8006638:	4619      	mov	r1, r3
 800663a:	f7fa fac5 	bl	8000bc8 <__aeabi_d2f>
 800663e:	4603      	mov	r3, r0
 8006640:	4a0c      	ldr	r2, [pc, #48]	; (8006674 <_Z14invkinCallbackRKN13geometry_msgs7Vector3E+0x4c>)
 8006642:	6013      	str	r3, [r2, #0]
	InvTarget[1] = data.y;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800664a:	4610      	mov	r0, r2
 800664c:	4619      	mov	r1, r3
 800664e:	f7fa fabb 	bl	8000bc8 <__aeabi_d2f>
 8006652:	4603      	mov	r3, r0
 8006654:	4a07      	ldr	r2, [pc, #28]	; (8006674 <_Z14invkinCallbackRKN13geometry_msgs7Vector3E+0x4c>)
 8006656:	6053      	str	r3, [r2, #4]
	InvTarget[2] = data.z;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800665e:	4610      	mov	r0, r2
 8006660:	4619      	mov	r1, r3
 8006662:	f7fa fab1 	bl	8000bc8 <__aeabi_d2f>
 8006666:	4603      	mov	r3, r0
 8006668:	4a02      	ldr	r2, [pc, #8]	; (8006674 <_Z14invkinCallbackRKN13geometry_msgs7Vector3E+0x4c>)
 800666a:	6093      	str	r3, [r2, #8]
}
 800666c:	bf00      	nop
 800666e:	3708      	adds	r7, #8
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	20005754 	.word	0x20005754

08006678 <_Z15stateInverseKinRKN8std_msgs4BoolE>:

void stateInverseKin(const std_msgs::Bool &data){
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
	stateInv = data.data;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	791a      	ldrb	r2, [r3, #4]
 8006684:	4b03      	ldr	r3, [pc, #12]	; (8006694 <_Z15stateInverseKinRKN8std_msgs4BoolE+0x1c>)
 8006686:	701a      	strb	r2, [r3, #0]
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	20005760 	.word	0x20005760

08006698 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	4a04      	ldr	r2, [pc, #16]	; (80066b4 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	601a      	str	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4618      	mov	r0, r3
 80066aa:	370c      	adds	r7, #12
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr
 80066b4:	080150ec 	.word	0x080150ec

080066b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 4096, //512
         int OUTPUT_SIZE = 4096> //512
class NodeHandle_ : public NodeHandleBase_
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4618      	mov	r0, r3
 80066c4:	f7ff ffe8 	bl	8006698 <_ZN3ros15NodeHandleBase_C1Ev>
 80066c8:	4a47      	ldr	r2, [pc, #284]	; (80067e8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EEC1Ev+0x130>)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	601a      	str	r2, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	3304      	adds	r3, #4
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7fe f98c 	bl	80049f0 <_ZN13STM32HardwareC1Ev>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f603 0324 	addw	r3, r3, #2084	; 0x824
 80066fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006702:	2100      	movs	r1, #0
 8006704:	4618      	mov	r0, r3
 8006706:	f00c f90d 	bl	8012924 <memset>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006710:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8006714:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006718:	2100      	movs	r1, #0
 800671a:	4618      	mov	r0, r3
 800671c:	f00c f902 	bl	8012924 <memset>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006726:	f603 0324 	addw	r3, r3, #2084	; 0x824
 800672a:	2264      	movs	r2, #100	; 0x64
 800672c:	2100      	movs	r1, #0
 800672e:	4618      	mov	r0, r3
 8006730:	f00c f8f8 	bl	8012924 <memset>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800673a:	f603 0388 	addw	r3, r3, #2184	; 0x888
 800673e:	2264      	movs	r2, #100	; 0x64
 8006740:	2100      	movs	r1, #0
 8006742:	4618      	mov	r0, r3
 8006744:	f00c f8ee 	bl	8012924 <memset>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800674e:	461a      	mov	r2, r3
 8006750:	2300      	movs	r3, #0
 8006752:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800675c:	461a      	mov	r2, r3
 800675e:	2300      	movs	r3, #0
 8006760:	f8c2 38f0 	str.w	r3, [r2, #2288]	; 0x8f0
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800676a:	461a      	mov	r2, r3
 800676c:	2300      	movs	r3, #0
 800676e:	f8c2 38f4 	str.w	r3, [r2, #2292]	; 0x8f4
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006778:	461a      	mov	r2, r3
 800677a:	2300      	movs	r3, #0
 800677c:	f8c2 38f8 	str.w	r3, [r2, #2296]	; 0x8f8
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006786:	461a      	mov	r2, r3
 8006788:	2300      	movs	r3, #0
 800678a:	f8c2 38fc 	str.w	r3, [r2, #2300]	; 0x8fc
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80067a0:	461a      	mov	r2, r3
 80067a2:	2300      	movs	r3, #0
 80067a4:	f8c2 3904 	str.w	r3, [r2, #2308]	; 0x904
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80067ae:	461a      	mov	r2, r3
 80067b0:	2300      	movs	r3, #0
 80067b2:	f8c2 3908 	str.w	r3, [r2, #2312]	; 0x908
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80067bc:	461a      	mov	r2, r3
 80067be:	2300      	movs	r3, #0
 80067c0:	f8c2 390c 	str.w	r3, [r2, #2316]	; 0x90c
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80067ca:	2200      	movs	r2, #0
 80067cc:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80067d6:	3314      	adds	r3, #20
 80067d8:	4618      	mov	r0, r3
 80067da:	f7fd fdf3 	bl	80043c4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4618      	mov	r0, r3
 80067e2:	3708      	adds	r7, #8
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	08015060 	.word	0x08015060

080067ec <HAL_UART_TxCpltCallback>:
ros::Subscriber<std_msgs::Bool> stateInv_Sub("robot/stateInv", &stateInverseKin);
ros::Publisher errorArr("robot/Error_Aksen", &error_arr_msg);
//ros::Publisher imu_pub("robot/imu", &imuData);
//ros::Publisher odom_pub("robot/odom", &odomData);

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
	nh.getHardware()->flush();
 80067f4:	4805      	ldr	r0, [pc, #20]	; (800680c <HAL_UART_TxCpltCallback+0x20>)
 80067f6:	f000 f8ff 	bl	80069f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE11getHardwareEv>
 80067fa:	4603      	mov	r3, r0
 80067fc:	4618      	mov	r0, r3
 80067fe:	f7fe f95d 	bl	8004abc <_ZN13STM32Hardware5flushEv>
}
 8006802:	bf00      	nop
 8006804:	3708      	adds	r7, #8
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop
 800680c:	20005764 	.word	0x20005764

08006810 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
	nh.getHardware()->reset_rbuf();
 8006818:	4805      	ldr	r0, [pc, #20]	; (8006830 <HAL_UART_RxCpltCallback+0x20>)
 800681a:	f000 f8ed 	bl	80069f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE11getHardwareEv>
 800681e:	4603      	mov	r3, r0
 8006820:	4618      	mov	r0, r3
 8006822:	f7fe f90c 	bl	8004a3e <_ZN13STM32Hardware10reset_rbufEv>
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	20005764 	.word	0x20005764

08006834 <setup>:

void errorArrPublish();
void imuPublish();
void odomPublish();

void setup(void) {
 8006834:	b580      	push	{r7, lr}
 8006836:	af00      	add	r7, sp, #0
	nh.initNode();
 8006838:	480b      	ldr	r0, [pc, #44]	; (8006868 <setup+0x34>)
 800683a:	f000 f8e9 	bl	8006a10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8initNodeEv>
	nh.advertise(errorArr); // error arrived
 800683e:	490b      	ldr	r1, [pc, #44]	; (800686c <setup+0x38>)
 8006840:	4809      	ldr	r0, [pc, #36]	; (8006868 <setup+0x34>)
 8006842:	f000 f90e 	bl	8006a62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9advertiseERNS_9PublisherE>
//	nh.advertise(imu_pub);
//	nh.advertise(odom_pub);
	nh.subscribe(invKinematic); // inverse kinematic
 8006846:	490a      	ldr	r1, [pc, #40]	; (8006870 <setup+0x3c>)
 8006848:	4807      	ldr	r0, [pc, #28]	; (8006868 <setup+0x34>)
 800684a:	f000 f93a 	bl	8006ac2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9subscribeERNS_11Subscriber_E>
	nh.subscribe(kinematic); // forward kinematic
 800684e:	4909      	ldr	r1, [pc, #36]	; (8006874 <setup+0x40>)
 8006850:	4805      	ldr	r0, [pc, #20]	; (8006868 <setup+0x34>)
 8006852:	f000 f936 	bl	8006ac2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9subscribeERNS_11Subscriber_E>
	nh.subscribe(stateInv_Sub); // diaktifkan apabila menggunakan inverse kinematic
 8006856:	4908      	ldr	r1, [pc, #32]	; (8006878 <setup+0x44>)
 8006858:	4803      	ldr	r0, [pc, #12]	; (8006868 <setup+0x34>)
 800685a:	f000 f932 	bl	8006ac2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9subscribeERNS_11Subscriber_E>
//	nh.negotiateTopics();
	HAL_Delay(100);
 800685e:	2064      	movs	r0, #100	; 0x64
 8006860:	f001 fc80 	bl	8008164 <HAL_Delay>
}
 8006864:	bf00      	nop
 8006866:	bd80      	pop	{r7, pc}
 8006868:	20005764 	.word	0x20005764
 800686c:	200081c4 	.word	0x200081c4
 8006870:	20008170 	.word	0x20008170
 8006874:	20008138 	.word	0x20008138
 8006878:	200081a8 	.word	0x200081a8

0800687c <loop>:

void loop(){
 800687c:	b580      	push	{r7, lr}
 800687e:	af00      	add	r7, sp, #0
	errorArrPublish();
 8006880:	f000 f80a 	bl	8006898 <_Z15errorArrPublishv>
//	imuPublish();
//	odomPublish();
	nh.spinOnce();
 8006884:	4803      	ldr	r0, [pc, #12]	; (8006894 <loop+0x18>)
 8006886:	f000 f947 	bl	8006b18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv>
	HAL_Delay(10);
 800688a:	200a      	movs	r0, #10
 800688c:	f001 fc6a 	bl	8008164 <HAL_Delay>
}
 8006890:	bf00      	nop
 8006892:	bd80      	pop	{r7, pc}
 8006894:	20005764 	.word	0x20005764

08006898 <_Z15errorArrPublishv>:

void errorArrPublish(){
 8006898:	b580      	push	{r7, lr}
 800689a:	af00      	add	r7, sp, #0
	error_arr_msg.data = errorPub;
 800689c:	4b04      	ldr	r3, [pc, #16]	; (80068b0 <_Z15errorArrPublishv+0x18>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a04      	ldr	r2, [pc, #16]	; (80068b4 <_Z15errorArrPublishv+0x1c>)
 80068a2:	6053      	str	r3, [r2, #4]
	errorArr.publish(&error_arr_msg);
 80068a4:	4903      	ldr	r1, [pc, #12]	; (80068b4 <_Z15errorArrPublishv+0x1c>)
 80068a6:	4804      	ldr	r0, [pc, #16]	; (80068b8 <_Z15errorArrPublishv+0x20>)
 80068a8:	f7fe f86f 	bl	800498a <_ZN3ros9Publisher7publishEPKNS_3MsgE>
}
 80068ac:	bf00      	nop
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	20005750 	.word	0x20005750
 80068b4:	20008130 	.word	0x20008130
 80068b8:	200081c4 	.word	0x200081c4

080068bc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80068c6:	2300      	movs	r3, #0
 80068c8:	60fb      	str	r3, [r7, #12]
 80068ca:	e00c      	b.n	80068e6 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x2a>
      arr[i] = (var >> (8 * i));
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	00db      	lsls	r3, r3, #3
 80068d0:	683a      	ldr	r2, [r7, #0]
 80068d2:	fa22 f103 	lsr.w	r1, r2, r3
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	4413      	add	r3, r2
 80068dc:	b2ca      	uxtb	r2, r1
 80068de:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	3301      	adds	r3, #1
 80068e4:	60fb      	str	r3, [r7, #12]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2b03      	cmp	r3, #3
 80068ea:	d9ef      	bls.n	80068cc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x10>
  }
 80068ec:	bf00      	nop
 80068ee:	bf00      	nop
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 80068fa:	b480      	push	{r7}
 80068fc:	b085      	sub	sp, #20
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
 8006902:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800690a:	2300      	movs	r3, #0
 800690c:	60fb      	str	r3, [r7, #12]
 800690e:	e010      	b.n	8006932 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x38>
      var |= (arr[i] << (8 * i));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6839      	ldr	r1, [r7, #0]
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	440a      	add	r2, r1
 800691a:	7812      	ldrb	r2, [r2, #0]
 800691c:	4611      	mov	r1, r2
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	00d2      	lsls	r2, r2, #3
 8006922:	fa01 f202 	lsl.w	r2, r1, r2
 8006926:	431a      	orrs	r2, r3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	3301      	adds	r3, #1
 8006930:	60fb      	str	r3, [r7, #12]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2b03      	cmp	r3, #3
 8006936:	d9eb      	bls.n	8006910 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x16>
  }
 8006938:	bf00      	nop
 800693a:	bf00      	nop
 800693c:	3714      	adds	r7, #20
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
	...

08006948 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	4a04      	ldr	r2, [pc, #16]	; (8006964 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	601a      	str	r2, [r3, #0]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4618      	mov	r0, r3
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr
 8006964:	080150d4 	.word	0x080150d4

08006968 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	4618      	mov	r0, r3
 800697a:	f7ff ffe5 	bl	8006948 <_ZN3ros11Subscriber_C1Ev>
 800697e:	4a0b      	ldr	r2, [pc, #44]	; (80069ac <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvEC1EPKcPFvRKS2_Ei+0x44>)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	3310      	adds	r3, #16
 8006988:	4618      	mov	r0, r3
 800698a:	f7ff f805 	bl	8005998 <_ZN13geometry_msgs7Vector3C1Ev>
    cb_(cb),
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	631a      	str	r2, [r3, #48]	; 0x30
    endpoint_(endpoint)
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	635a      	str	r2, [r3, #52]	; 0x34
  {
    topic_ = topic_name;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	68ba      	ldr	r2, [r7, #8]
 800699e:	609a      	str	r2, [r3, #8]
  };
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	4618      	mov	r0, r3
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	08015048 	.word	0x08015048

080069b0 <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei>:
  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
 80069bc:	603b      	str	r3, [r7, #0]
    endpoint_(endpoint)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7ff ffc1 	bl	8006948 <_ZN3ros11Subscriber_C1Ev>
 80069c6:	4a0b      	ldr	r2, [pc, #44]	; (80069f4 <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei+0x44>)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	330c      	adds	r3, #12
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff fd93 	bl	80064fc <_ZN8std_msgs4BoolC1Ev>
    cb_(cb),
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	615a      	str	r2, [r3, #20]
    endpoint_(endpoint)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	619a      	str	r2, [r3, #24]
    topic_ = topic_name;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	609a      	str	r2, [r3, #8]
  };
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	08015030 	.word	0x08015030

080069f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE11getHardwareEv>:

  /*
   * Setup Functions
   */
public:
  Hardware* getHardware()
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3304      	adds	r3, #4
  }
 8006a04:	4618      	mov	r0, r3
 8006a06:	370c      	adds	r7, #12
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr

08006a10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f7fe f803 	bl	8004a28 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006a28:	461a      	mov	r2, r3
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
    bytes_ = 0;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006a36:	461a      	mov	r2, r3
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f8c2 38f0 	str.w	r3, [r2, #2288]	; 0x8f0
    index_ = 0;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006a44:	461a      	mov	r2, r3
 8006a46:	2300      	movs	r3, #0
 8006a48:	f8c2 38f8 	str.w	r3, [r2, #2296]	; 0x8f8
    topic_ = 0;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006a52:	461a      	mov	r2, r3
 8006a54:	2300      	movs	r3, #0
 8006a56:	f8c2 38f4 	str.w	r3, [r2, #2292]	; 0x8f4
  };
 8006a5a:	bf00      	nop
 8006a5c:	3708      	adds	r7, #8
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}

08006a62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 8006a62:	b480      	push	{r7}
 8006a64:	b085      	sub	sp, #20
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
 8006a6a:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	60fb      	str	r3, [r7, #12]
 8006a70:	e01d      	b.n	8006aae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9advertiseERNS_9PublisherE+0x4c>
    {
      if (publishers[i] == 0) // empty slot
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	4413      	add	r3, r2
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d111      	bne.n	8006aa8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9advertiseERNS_9PublisherE+0x46>
      {
        publishers[i] = &p;
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	4413      	add	r3, r2
 8006a90:	683a      	ldr	r2, [r7, #0]
 8006a92:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	60da      	str	r2, [r3, #12]
        return true;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e006      	b.n	8006ab6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	60fb      	str	r3, [r7, #12]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2b18      	cmp	r3, #24
 8006ab2:	ddde      	ble.n	8006a72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9advertiseERNS_9PublisherE+0x10>
      }
    }
    return false;
 8006ab4:	2300      	movs	r3, #0
  }
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9subscribeERNS_11Subscriber_E>:

  /* Register a new subscriber */
  bool subscribe(Subscriber_& s)
 8006ac2:	b480      	push	{r7}
 8006ac4:	b085      	sub	sp, #20
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
 8006aca:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8006acc:	2300      	movs	r3, #0
 8006ace:	60fb      	str	r3, [r7, #12]
 8006ad0:	e018      	b.n	8006b04 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9subscribeERNS_11Subscriber_E+0x42>
    {
      if (subscribers[i] == 0) // empty slot
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8006ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d10d      	bne.n	8006afe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9subscribeERNS_11Subscriber_E+0x3c>
      {
        subscribers[i] = &s;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8006aea:	6839      	ldr	r1, [r7, #0]
 8006aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	605a      	str	r2, [r3, #4]
        return true;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e006      	b.n	8006b0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9subscribeERNS_11Subscriber_E+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	3301      	adds	r3, #1
 8006b02:	60fb      	str	r3, [r7, #12]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2b18      	cmp	r3, #24
 8006b08:	dde3      	ble.n	8006ad2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9subscribeERNS_11Subscriber_E+0x10>
      }
    }
    return false;
 8006b0a:	2300      	movs	r3, #0
  }
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3714      	adds	r7, #20
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv>:
  virtual int spinOnce() override
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b086      	sub	sp, #24
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	3304      	adds	r3, #4
 8006b24:	4618      	mov	r0, r3
 8006b26:	f7fe f86d 	bl	8004c04 <_ZN13STM32Hardware4timeEv>
 8006b2a:	6138      	str	r0, [r7, #16]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006b32:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d905      	bls.n	8006b4e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x36>
      configured_ = false;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    if (mode_ != MODE_FIRST_FF)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006b54:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00e      	beq.n	8006b7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x62>
      if (c_time > last_msg_timeout_time)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006b62:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d906      	bls.n	8006b7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006b72:	461a      	mov	r2, r3
 8006b74:	2300      	movs	r3, #0
 8006b76:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
    bool tx_stop_requested = false;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	75fb      	strb	r3, [r7, #23]
    bool saw_time_msg = false;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	75bb      	strb	r3, [r7, #22]
      if (spin_timeout_ > 0)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d014      	beq.n	8006bb6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x9e>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	3304      	adds	r3, #4
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7fe f837 	bl	8004c04 <_ZN13STM32Hardware4timeEv>
 8006b96:	4602      	mov	r2, r0
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	1ad2      	subs	r2, r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	bf8c      	ite	hi
 8006ba6:	2301      	movhi	r3, #1
 8006ba8:	2300      	movls	r3, #0
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d002      	beq.n	8006bb6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x9e>
          return SPIN_TIMEOUT;
 8006bb0:	f06f 0301 	mvn.w	r3, #1
 8006bb4:	e232      	b.n	800701c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x504>
      int data = hardware_.read();
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	3304      	adds	r3, #4
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7fd ff50 	bl	8004a60 <_ZN13STM32Hardware4readEv>
 8006bc0:	60f8      	str	r0, [r7, #12]
      if (data < 0)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f2c0 81fe 	blt.w	8006fc6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x4ae>
      checksum_ += data;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006bd0:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006bde:	f8c2 38fc 	str.w	r3, [r2, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006be8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006bec:	2b07      	cmp	r3, #7
 8006bee:	d12b      	bne.n	8006c48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x130>
        message_in[index_++] = data;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006bf6:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8006bfa:	1c5a      	adds	r2, r3, #1
 8006bfc:	6879      	ldr	r1, [r7, #4]
 8006bfe:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
 8006c02:	f8c1 28f8 	str.w	r2, [r1, #2296]	; 0x8f8
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	b2d1      	uxtb	r1, r2
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	460a      	mov	r2, r1
 8006c10:	f883 2824 	strb.w	r2, [r3, #2084]	; 0x824
        bytes_--;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006c1a:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006c26:	f8c2 38f0 	str.w	r3, [r2, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006c30:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1a4      	bne.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
          mode_ = MODE_MSG_CHECKSUM;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006c3e:	461a      	mov	r2, r3
 8006c40:	2308      	movs	r3, #8
 8006c42:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
 8006c46:	e79c      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_FIRST_FF)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006c4e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d130      	bne.n	8006cb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x1a0>
        if (data == 0xff)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2bff      	cmp	r3, #255	; 0xff
 8006c5a:	d112      	bne.n	8006c82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x16a>
          mode_++;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006c62:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006c66:	3301      	adds	r3, #1
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006c6e:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	3314      	adds	r3, #20
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006c7c:	f8c2 390c 	str.w	r3, [r2, #2316]	; 0x90c
 8006c80:	e77f      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	3304      	adds	r3, #4
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7fd ffbc 	bl	8004c04 <_ZN13STM32Hardware4timeEv>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c96:	4293      	cmp	r3, r2
 8006c98:	bf8c      	ite	hi
 8006c9a:	2301      	movhi	r3, #1
 8006c9c:	2300      	movls	r3, #0
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f43f af6e 	beq.w	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
          configured_ = false;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 8006cb2:	f06f 0301 	mvn.w	r3, #1
 8006cb6:	e1b1      	b.n	800701c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x504>
      else if (mode_ == MODE_PROTOCOL_VER)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006cbe:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d121      	bne.n	8006d0a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x1f2>
        if (data == PROTOCOL_VER)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2bfe      	cmp	r3, #254	; 0xfe
 8006cca:	d10b      	bne.n	8006ce4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x1cc>
          mode_++;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006cd2:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006cde:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
 8006ce2:	e74e      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
          mode_ = MODE_FIRST_FF;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006cea:	461a      	mov	r2, r3
 8006cec:	2300      	movs	r3, #0
 8006cee:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
          if (configured_ == false)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006cf8:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f47f af40 	bne.w	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f98e 	bl	8007024 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15requestSyncTimeEv>
 8006d08:	e73b      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006d10:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006d14:	2b02      	cmp	r3, #2
 8006d16:	d120      	bne.n	8006d5a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x242>
        bytes_ = data;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006d1e:	461a      	mov	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f8c2 38f0 	str.w	r3, [r2, #2288]	; 0x8f0
        index_ = 0;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f8c2 38f8 	str.w	r3, [r2, #2296]	; 0x8f8
        mode_++;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006d3a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006d3e:	3301      	adds	r3, #1
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006d46:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006d50:	461a      	mov	r2, r3
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f8c2 38fc 	str.w	r3, [r2, #2300]	; 0x8fc
 8006d58:	e713      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006d60:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006d64:	2b03      	cmp	r3, #3
 8006d66:	d118      	bne.n	8006d9a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x282>
        bytes_ += data << 8;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006d6e:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	021b      	lsls	r3, r3, #8
 8006d76:	4413      	add	r3, r2
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006d7e:	f8c2 38f0 	str.w	r3, [r2, #2288]	; 0x8f0
        mode_++;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006d88:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006d94:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
 8006d98:	e6f3      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006da0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006da4:	2b04      	cmp	r3, #4
 8006da6:	d11f      	bne.n	8006de8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x2d0>
        if ((checksum_ % 256) == 255)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006dae:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8006db2:	425a      	negs	r2, r3
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	b2d2      	uxtb	r2, r2
 8006db8:	bf58      	it	pl
 8006dba:	4253      	negpl	r3, r2
 8006dbc:	2bff      	cmp	r3, #255	; 0xff
 8006dbe:	d10b      	bne.n	8006dd8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x2c0>
          mode_++;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006dc6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006dca:	3301      	adds	r3, #1
 8006dcc:	687a      	ldr	r2, [r7, #4]
 8006dce:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006dd2:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
 8006dd6:	e6d4      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006dde:	461a      	mov	r2, r3
 8006de0:	2300      	movs	r3, #0
 8006de2:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
 8006de6:	e6cc      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006dee:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006df2:	2b05      	cmp	r3, #5
 8006df4:	d119      	bne.n	8006e2a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x312>
        topic_ = data;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f8c2 38f4 	str.w	r3, [r2, #2292]	; 0x8f4
        mode_++;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e0a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006e0e:	3301      	adds	r3, #1
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006e16:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e20:	461a      	mov	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f8c2 38fc 	str.w	r3, [r2, #2300]	; 0x8fc
 8006e28:	e6ab      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e30:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006e34:	2b06      	cmp	r3, #6
 8006e36:	d123      	bne.n	8006e80 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x368>
        topic_ += data << 8;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e3e:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	021b      	lsls	r3, r3, #8
 8006e46:	4413      	add	r3, r2
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006e4e:	f8c2 38f4 	str.w	r3, [r2, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e58:	461a      	mov	r2, r3
 8006e5a:	2307      	movs	r3, #7
 8006e5c:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
        if (bytes_ == 0)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e66:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f47f ae89 	bne.w	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
          mode_ = MODE_MSG_CHECKSUM;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e76:	461a      	mov	r2, r3
 8006e78:	2308      	movs	r3, #8
 8006e7a:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
 8006e7e:	e680      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e86:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8006e8a:	2b08      	cmp	r3, #8
 8006e8c:	f47f ae79 	bne.w	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
        mode_ = MODE_FIRST_FF;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006e96:	461a      	mov	r2, r3
 8006e98:	2300      	movs	r3, #0
 8006e9a:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006ea4:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8006ea8:	425a      	negs	r2, r3
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	b2d2      	uxtb	r2, r2
 8006eae:	bf58      	it	pl
 8006eb0:	4253      	negpl	r3, r2
 8006eb2:	2bff      	cmp	r3, #255	; 0xff
 8006eb4:	f47f ae65 	bne.w	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006ebe:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d116      	bne.n	8006ef4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x3dc>
            requestSyncTime();
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f8ac 	bl	8007024 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15requestSyncTimeEv>
            negotiateTopics();
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 f8c7 	bl	8007060 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006ed8:	461a      	mov	r2, r3
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	f8c2 3904 	str.w	r3, [r2, #2308]	; 0x904
            last_sync_receive_time = c_time;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	f8c2 3908 	str.w	r3, [r2, #2312]	; 0x908
            return SPIN_ERR;
 8006eee:	f04f 33ff 	mov.w	r3, #4294967295
 8006ef2:	e093      	b.n	800701c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x504>
          else if (topic_ == TopicInfo::ID_TIME)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006efa:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8006efe:	2b0a      	cmp	r3, #10
 8006f00:	d109      	bne.n	8006f16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x3fe>
            saw_time_msg = true;
 8006f02:	2301      	movs	r3, #1
 8006f04:	75bb      	strb	r3, [r7, #22]
            syncTime(message_in);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f988 	bl	8007224 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8syncTimeEPh>
 8006f14:	e635      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006f1c:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8006f20:	2b06      	cmp	r3, #6
 8006f22:	d111      	bne.n	8006f48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x430>
            req_param_resp.deserialize(message_in);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8006f2a:	3314      	adds	r3, #20
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8006f32:	4611      	mov	r1, r2
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7fd fb84 	bl	8004642 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8006f46:	e61c      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006f4e:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8006f52:	2b0b      	cmp	r3, #11
 8006f54:	d108      	bne.n	8006f68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x450>
            configured_ = false;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
            tx_stop_requested = true;
 8006f62:	2301      	movs	r3, #1
 8006f64:	75fb      	strb	r3, [r7, #23]
 8006f66:	e60c      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
            if (subscribers[topic_ - 100])
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006f6e:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8006f72:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8006f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f43f adfe 	beq.w	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
              subscribers[topic_ - 100]->callback(message_in);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006f8c:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8006f90:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8006f9a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006fa4:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8006fa8:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8006fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8006fc0:	4611      	mov	r1, r2
 8006fc2:	4798      	blx	r3
    while (true)
 8006fc4:	e5dd      	b.n	8006b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x6a>
        break;
 8006fc6:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006fce:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d014      	beq.n	8007000 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x4e8>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006fdc:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	1ad3      	subs	r3, r2, r3
 8006fe4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d909      	bls.n	8007000 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x4e8>
      requestSyncTime();
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f819 	bl	8007024 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	f8c2 3904 	str.w	r3, [r2, #2308]	; 0x904
    return saw_time_msg ? SPIN_TIME_RECV : (tx_stop_requested ? SPIN_TX_STOP_REQUESTED : SPIN_OK);
 8007000:	7dbb      	ldrb	r3, [r7, #22]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d002      	beq.n	800700c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x4f4>
 8007006:	f06f 0303 	mvn.w	r3, #3
 800700a:	e006      	b.n	800701a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x502>
 800700c:	7dfb      	ldrb	r3, [r7, #23]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d002      	beq.n	8007018 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x500>
 8007012:	f06f 0302 	mvn.w	r3, #2
 8007016:	e000      	b.n	800701a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8spinOnceEv+0x502>
 8007018:	2300      	movs	r3, #0
 800701a:	bf00      	nop
  }
 800701c:	4618      	mov	r0, r3
 800701e:	3718      	adds	r7, #24
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15requestSyncTimeEv>:
  void requestSyncTime()
 8007024:	b580      	push	{r7, lr}
 8007026:	b086      	sub	sp, #24
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 800702c:	f107 030c 	add.w	r3, r7, #12
 8007030:	4618      	mov	r0, r3
 8007032:	f7fc fe63 	bl	8003cfc <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f107 020c 	add.w	r2, r7, #12
 8007040:	210a      	movs	r1, #10
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	4798      	blx	r3
    rt_time = hardware_.time();
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	3304      	adds	r3, #4
 800704a:	4618      	mov	r0, r3
 800704c:	f7fd fdda 	bl	8004c04 <_ZN13STM32Hardware4timeEv>
 8007050:	4602      	mov	r2, r0
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  }
 8007058:	bf00      	nop
 800705a:	3718      	adds	r7, #24
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8007060:	b590      	push	{r4, r7, lr}
 8007062:	b08b      	sub	sp, #44	; 0x2c
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8007068:	f107 030c 	add.w	r3, r7, #12
 800706c:	4618      	mov	r0, r3
 800706e:	f7fc ff35 	bl	8003edc <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8007072:	2300      	movs	r3, #0
 8007074:	627b      	str	r3, [r7, #36]	; 0x24
 8007076:	e062      	b.n	800713e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15negotiateTopicsEv+0xde>
    {
      if (publishers[i] != 0) // non-empty slot
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800707c:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	4413      	add	r3, r2
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d056      	beq.n	8007138 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15negotiateTopicsEv+0xd8>
      {
        ti.topic_id = publishers[i]->id_;
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708e:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	4413      	add	r3, r2
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	b29b      	uxth	r3, r3
 800709c:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a2:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b4:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	4413      	add	r3, r2
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	6859      	ldr	r1, [r3, #4]
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c4:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	4413      	add	r3, r2
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3308      	adds	r3, #8
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4608      	mov	r0, r1
 80070d8:	4798      	blx	r3
 80070da:	4603      	mov	r3, r0
 80070dc:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e2:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4413      	add	r3, r2
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	6859      	ldr	r1, [r3, #4]
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f2:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	4413      	add	r3, r2
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	330c      	adds	r3, #12
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4608      	mov	r0, r1
 8007106:	4798      	blx	r3
 8007108:	4603      	mov	r3, r0
 800710a:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 800710c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007110:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681c      	ldr	r4, [r3, #0]
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711c:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8007120:	009b      	lsls	r3, r3, #2
 8007122:	4413      	add	r3, r2
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	4618      	mov	r0, r3
 8007128:	f7fd fc43 	bl	80049b2 <_ZN3ros9Publisher15getEndpointTypeEv>
 800712c:	4601      	mov	r1, r0
 800712e:	f107 030c 	add.w	r3, r7, #12
 8007132:	461a      	mov	r2, r3
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8007138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713a:	3301      	adds	r3, #1
 800713c:	627b      	str	r3, [r7, #36]	; 0x24
 800713e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007140:	2b18      	cmp	r3, #24
 8007142:	dd99      	ble.n	8007078 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15negotiateTopicsEv+0x18>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8007144:	2300      	movs	r3, #0
 8007146:	627b      	str	r3, [r7, #36]	; 0x24
 8007148:	e05e      	b.n	8007208 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15negotiateTopicsEv+0x1a8>
    {
      if (subscribers[i] != 0) // non-empty slot
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800714e:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8007152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d053      	beq.n	8007202 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15negotiateTopicsEv+0x1a2>
      {
        ti.topic_id = subscribers[i]->id_;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800715e:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8007162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	b29b      	uxth	r3, r3
 800716a:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007170:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8007174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007180:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8007184:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800718c:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 8007190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	3308      	adds	r3, #8
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4608      	mov	r0, r1
 800719c:	4798      	blx	r3
 800719e:	4603      	mov	r3, r0
 80071a0:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071a6:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 80071aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071b2:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 80071b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	330c      	adds	r3, #12
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4608      	mov	r0, r1
 80071c2:	4798      	blx	r3
 80071c4:	4603      	mov	r3, r0
 80071c6:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 80071c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80071cc:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681c      	ldr	r4, [r3, #0]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071d8:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 80071dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071e4:	f602 2222 	addw	r2, r2, #2594	; 0xa22
 80071e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3304      	adds	r3, #4
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4608      	mov	r0, r1
 80071f4:	4798      	blx	r3
 80071f6:	4601      	mov	r1, r0
 80071f8:	f107 030c 	add.w	r3, r7, #12
 80071fc:	461a      	mov	r2, r3
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8007202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007204:	3301      	adds	r3, #1
 8007206:	627b      	str	r3, [r7, #36]	; 0x24
 8007208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720a:	2b18      	cmp	r3, #24
 800720c:	dd9d      	ble.n	800714a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE15negotiateTopicsEv+0xea>
      }
    }
    configured_ = true;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 800721a:	bf00      	nop
 800721c:	372c      	adds	r7, #44	; 0x2c
 800721e:	46bd      	mov	sp, r7
 8007220:	bd90      	pop	{r4, r7, pc}
	...

08007224 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 800722e:	f107 0308 	add.w	r3, r7, #8
 8007232:	4618      	mov	r0, r3
 8007234:	f7fc fd62 	bl	8003cfc <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	3304      	adds	r3, #4
 800723c:	4618      	mov	r0, r3
 800723e:	f7fd fce1 	bl	8004c04 <_ZN13STM32Hardware4timeEv>
 8007242:	4602      	mov	r2, r0
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 800724e:	f107 0308 	add.w	r3, r7, #8
 8007252:	6839      	ldr	r1, [r7, #0]
 8007254:	4618      	mov	r0, r3
 8007256:	f7fc fdc1 	bl	8003ddc <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	4916      	ldr	r1, [pc, #88]	; (80072b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8syncTimeEPh+0x94>)
 8007260:	fba1 1303 	umull	r1, r3, r1, r3
 8007264:	099b      	lsrs	r3, r3, #6
 8007266:	4413      	add	r3, r2
 8007268:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 800726a:	6939      	ldr	r1, [r7, #16]
 800726c:	697a      	ldr	r2, [r7, #20]
 800726e:	4b12      	ldr	r3, [pc, #72]	; (80072b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8syncTimeEPh+0x94>)
 8007270:	fba3 0302 	umull	r0, r3, r3, r2
 8007274:	099b      	lsrs	r3, r3, #6
 8007276:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800727a:	fb00 f303 	mul.w	r3, r0, r3
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	4a0e      	ldr	r2, [pc, #56]	; (80072bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8syncTimeEPh+0x98>)
 8007282:	fb02 f303 	mul.w	r3, r2, r3
 8007286:	440b      	add	r3, r1
 8007288:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 800728a:	f107 0308 	add.w	r3, r7, #8
 800728e:	3304      	adds	r3, #4
 8007290:	4619      	mov	r1, r3
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f8c0 	bl	8007418 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	3304      	adds	r3, #4
 800729c:	4618      	mov	r0, r3
 800729e:	f7fd fcb1 	bl	8004c04 <_ZN13STM32Hardware4timeEv>
 80072a2:	4602      	mov	r2, r0
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80072aa:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 80072ae:	bf00      	nop
 80072b0:	3718      	adds	r7, #24
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	10624dd3 	.word	0x10624dd3
 80072bc:	000f4240 	.word	0x000f4240

080072c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b088      	sub	sp, #32
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	2b63      	cmp	r3, #99	; 0x63
 80072d0:	dd0b      	ble.n	80072ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE+0x2a>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80072d8:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 80072dc:	f083 0301 	eor.w	r3, r3, #1
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d001      	beq.n	80072ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE+0x2a>
      return 0;
 80072e6:	2300      	movs	r3, #0
 80072e8:	e090      	b.n	800740c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE+0x14c>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 80072f6:	3304      	adds	r3, #4
 80072f8:	3307      	adds	r3, #7
 80072fa:	4619      	mov	r1, r3
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	4790      	blx	r2
 8007300:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007308:	22ff      	movs	r2, #255	; 0xff
 800730a:	f883 2824 	strb.w	r2, [r3, #2084]	; 0x824
    message_out[1] = PROTOCOL_VER;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007314:	22fe      	movs	r2, #254	; 0xfe
 8007316:	f883 2825 	strb.w	r2, [r3, #2085]	; 0x825
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	b2da      	uxtb	r2, r3
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007324:	f883 2826 	strb.w	r2, [r3, #2086]	; 0x826
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	b29b      	uxth	r3, r3
 800732c:	0a1b      	lsrs	r3, r3, #8
 800732e:	b29b      	uxth	r3, r3
 8007330:	b2da      	uxtb	r2, r3
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007338:	f883 2827 	strb.w	r2, [r3, #2087]	; 0x827
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007342:	f893 2826 	ldrb.w	r2, [r3, #2086]	; 0x826
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800734c:	f893 3827 	ldrb.w	r3, [r3, #2087]	; 0x827
 8007350:	4413      	add	r3, r2
 8007352:	b2db      	uxtb	r3, r3
 8007354:	43db      	mvns	r3, r3
 8007356:	b2da      	uxtb	r2, r3
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800735e:	f883 2828 	strb.w	r2, [r3, #2088]	; 0x828
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	b2da      	uxtb	r2, r3
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800736c:	f883 2829 	strb.w	r2, [r3, #2089]	; 0x829
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	b21b      	sxth	r3, r3
 8007374:	121b      	asrs	r3, r3, #8
 8007376:	b21b      	sxth	r3, r3
 8007378:	b2da      	uxtb	r2, r3
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007380:	f883 282a 	strb.w	r2, [r3, #2090]	; 0x82a

    /* calculate checksum */
    int chk = 0;
 8007384:	2300      	movs	r3, #0
 8007386:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8007388:	2305      	movs	r3, #5
 800738a:	61bb      	str	r3, [r7, #24]
 800738c:	e00d      	b.n	80073aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE+0xea>
      chk += message_out[i];
 800738e:	68fa      	ldr	r2, [r7, #12]
 8007390:	69bb      	ldr	r3, [r7, #24]
 8007392:	4413      	add	r3, r2
 8007394:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 8007398:	3304      	adds	r3, #4
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	461a      	mov	r2, r3
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	4413      	add	r3, r2
 80073a2:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	3301      	adds	r3, #1
 80073a8:	61bb      	str	r3, [r7, #24]
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	3306      	adds	r3, #6
 80073ae:	69ba      	ldr	r2, [r7, #24]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	ddec      	ble.n	800738e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE+0xce>
    l += 7;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	3307      	adds	r3, #7
 80073b8:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 80073ba:	69fb      	ldr	r3, [r7, #28]
 80073bc:	425a      	negs	r2, r3
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	b2d2      	uxtb	r2, r2
 80073c2:	bf58      	it	pl
 80073c4:	4253      	negpl	r3, r2
 80073c6:	b2da      	uxtb	r2, r3
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	1c59      	adds	r1, r3, #1
 80073cc:	6179      	str	r1, [r7, #20]
 80073ce:	43d2      	mvns	r2, r2
 80073d0:	b2d1      	uxtb	r1, r2
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	4413      	add	r3, r2
 80073d6:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 80073da:	3304      	adds	r3, #4
 80073dc:	460a      	mov	r2, r1
 80073de:	701a      	strb	r2, [r3, #0]

    if (l <= OUTPUT_SIZE)
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073e6:	dc0b      	bgt.n	8007400 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE+0x140>
    {
      hardware_.write(message_out, l);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	1d18      	adds	r0, r3, #4
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 80073f2:	3304      	adds	r3, #4
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	4619      	mov	r1, r3
 80073f8:	f7fd fbbe 	bl	8004b78 <_ZN13STM32Hardware5writeEPhi>
      return l;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	e005      	b.n	800740c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE+0x14c>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8007400:	4904      	ldr	r1, [pc, #16]	; (8007414 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE7publishEiPKNS_3MsgE+0x154>)
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f000 f848 	bl	8007498 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8logerrorEPKc>
      return -1;
 8007408:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 800740c:	4618      	mov	r0, r3
 800740e:	3720      	adds	r7, #32
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	08014ec0 	.word	0x08014ec0

08007418 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	3304      	adds	r3, #4
 8007426:	4618      	mov	r0, r3
 8007428:	f7fd fbec 	bl	8004c04 <_ZN13STM32Hardware4timeEv>
 800742c:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	4915      	ldr	r1, [pc, #84]	; (800748c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE6setNowERKNS_4TimeE+0x74>)
 8007436:	fba1 1303 	umull	r1, r3, r1, r3
 800743a:	099b      	lsrs	r3, r3, #6
 800743c:	1ad3      	subs	r3, r2, r3
 800743e:	1e5a      	subs	r2, r3, #1
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	6859      	ldr	r1, [r3, #4]
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	4b0f      	ldr	r3, [pc, #60]	; (800748c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE6setNowERKNS_4TimeE+0x74>)
 800744e:	fba3 0302 	umull	r0, r3, r3, r2
 8007452:	099b      	lsrs	r3, r3, #6
 8007454:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007458:	fb00 f303 	mul.w	r3, r0, r3
 800745c:	1ad3      	subs	r3, r2, r3
 800745e:	4a0c      	ldr	r2, [pc, #48]	; (8007490 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE6setNowERKNS_4TimeE+0x78>)
 8007460:	fb02 f303 	mul.w	r3, r2, r3
 8007464:	1aca      	subs	r2, r1, r3
 8007466:	4b0b      	ldr	r3, [pc, #44]	; (8007494 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE6setNowERKNS_4TimeE+0x7c>)
 8007468:	4413      	add	r3, r2
 800746a:	687a      	ldr	r2, [r7, #4]
 800746c:	f8c2 381c 	str.w	r3, [r2, #2076]	; 0x81c
    normalizeSecNSec(sec_offset, nsec_offset);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f603 0218 	addw	r2, r3, #2072	; 0x818
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f603 031c 	addw	r3, r3, #2076	; 0x81c
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f000 fdd8 	bl	8008034 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8007484:	bf00      	nop
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}
 800748c:	10624dd3 	.word	0x10624dd3
 8007490:	000f4240 	.word	0x000f4240
 8007494:	3b9aca00 	.word	0x3b9aca00

08007498 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 80074a2:	683a      	ldr	r2, [r7, #0]
 80074a4:	2103      	movs	r1, #3
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f804 	bl	80074b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE3logEcPKc>
  }
 80074ac:	bf00      	nop
 80074ae:	3708      	adds	r7, #8
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE3logEcPKc>:
  void log(char byte, const char * msg)
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b088      	sub	sp, #32
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	60f8      	str	r0, [r7, #12]
 80074bc:	460b      	mov	r3, r1
 80074be:	607a      	str	r2, [r7, #4]
 80074c0:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 80074c2:	f107 0314 	add.w	r3, r7, #20
 80074c6:	4618      	mov	r0, r3
 80074c8:	f7fc fecc 	bl	8004264 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 80074cc:	7afb      	ldrb	r3, [r7, #11]
 80074ce:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f107 0214 	add.w	r2, r7, #20
 80074de:	2107      	movs	r1, #7
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	4798      	blx	r3
  }
 80074e4:	bf00      	nop
 80074e6:	3720      	adds	r7, #32
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <_Z41__static_initialization_and_destruction_0ii>:
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d131      	bne.n	8007560 <_Z41__static_initialization_and_destruction_0ii+0x74>
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007502:	4293      	cmp	r3, r2
 8007504:	d12c      	bne.n	8007560 <_Z41__static_initialization_and_destruction_0ii+0x74>
ros::NodeHandle nh;
 8007506:	4818      	ldr	r0, [pc, #96]	; (8007568 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8007508:	f7ff f8d6 	bl	80066b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EEC1Ev>
geometry_msgs::Vector3 kinMsg;
 800750c:	4817      	ldr	r0, [pc, #92]	; (800756c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 800750e:	f7fe fa43 	bl	8005998 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 KinTarget_msg;
 8007512:	4817      	ldr	r0, [pc, #92]	; (8007570 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8007514:	f7fe fa40 	bl	8005998 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 aksenMsg;
 8007518:	4816      	ldr	r0, [pc, #88]	; (8007574 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800751a:	f7fe fa3d 	bl	8005998 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Quaternion sensMsg;
 800751e:	4816      	ldr	r0, [pc, #88]	; (8007578 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8007520:	f7fd fb7c 	bl	8004c1c <_ZN13geometry_msgs10QuaternionC1Ev>
std_msgs::Bool stateInv_msg;
 8007524:	4815      	ldr	r0, [pc, #84]	; (800757c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8007526:	f7fe ffe9 	bl	80064fc <_ZN8std_msgs4BoolC1Ev>
std_msgs::Float32 error_arr_msg;
 800752a:	4815      	ldr	r0, [pc, #84]	; (8007580 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 800752c:	f7fe ff4a 	bl	80063c4 <_ZN8std_msgs7Float32C1Ev>
ros::Subscriber<geometry_msgs::Vector3> kinematic("robot/target_kinematic", &kinCallback);
 8007530:	2301      	movs	r3, #1
 8007532:	4a14      	ldr	r2, [pc, #80]	; (8007584 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8007534:	4914      	ldr	r1, [pc, #80]	; (8007588 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8007536:	4815      	ldr	r0, [pc, #84]	; (800758c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007538:	f7ff fa16 	bl	8006968 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<geometry_msgs::Vector3> invKinematic("robot/inv_target_kinematic", &invkinCallback);
 800753c:	2301      	movs	r3, #1
 800753e:	4a14      	ldr	r2, [pc, #80]	; (8007590 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007540:	4914      	ldr	r1, [pc, #80]	; (8007594 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007542:	4815      	ldr	r0, [pc, #84]	; (8007598 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007544:	f7ff fa10 	bl	8006968 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Bool> stateInv_Sub("robot/stateInv", &stateInverseKin);
 8007548:	2301      	movs	r3, #1
 800754a:	4a14      	ldr	r2, [pc, #80]	; (800759c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 800754c:	4914      	ldr	r1, [pc, #80]	; (80075a0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800754e:	4815      	ldr	r0, [pc, #84]	; (80075a4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8007550:	f7ff fa2e 	bl	80069b0 <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei>
ros::Publisher errorArr("robot/Error_Aksen", &error_arr_msg);
 8007554:	2300      	movs	r3, #0
 8007556:	4a0a      	ldr	r2, [pc, #40]	; (8007580 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8007558:	4913      	ldr	r1, [pc, #76]	; (80075a8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 800755a:	4814      	ldr	r0, [pc, #80]	; (80075ac <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 800755c:	f7fd f9fe 	bl	800495c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 8007560:	bf00      	nop
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	20005764 	.word	0x20005764
 800756c:	200080a0 	.word	0x200080a0
 8007570:	200080c0 	.word	0x200080c0
 8007574:	200080e0 	.word	0x200080e0
 8007578:	20008100 	.word	0x20008100
 800757c:	20008128 	.word	0x20008128
 8007580:	20008130 	.word	0x20008130
 8007584:	080065d1 	.word	0x080065d1
 8007588:	08014efc 	.word	0x08014efc
 800758c:	20008138 	.word	0x20008138
 8007590:	08006629 	.word	0x08006629
 8007594:	08014f14 	.word	0x08014f14
 8007598:	20008170 	.word	0x20008170
 800759c:	08006679 	.word	0x08006679
 80075a0:	08014f30 	.word	0x08014f30
 80075a4:	200081a8 	.word	0x200081a8
 80075a8:	08014f40 	.word	0x08014f40
 80075ac:	200081c4 	.word	0x200081c4

080075b0 <_ZN3ros10SubscriberIN8std_msgs4BoolEvE8callbackEPh>:

  virtual void callback(unsigned char* data) override
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b082      	sub	sp, #8
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	330c      	adds	r3, #12
 80075be:	6839      	ldr	r1, [r7, #0]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f7fe ffca 	bl	800655a <_ZN8std_msgs4Bool11deserializeEPh>
    this->cb_(msg);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	695b      	ldr	r3, [r3, #20]
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	320c      	adds	r2, #12
 80075ce:	4610      	mov	r0, r2
 80075d0:	4798      	blx	r3
  }
 80075d2:	bf00      	nop
 80075d4:	3708      	adds	r7, #8
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <_ZN3ros10SubscriberIN8std_msgs4BoolEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5() override
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType() override
 80075da:	b480      	push	{r7}
 80075dc:	b083      	sub	sp, #12
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	699b      	ldr	r3, [r3, #24]
  }
 80075e6:	4618      	mov	r0, r3
 80075e8:	370c      	adds	r7, #12
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr

080075f2 <_ZN3ros10SubscriberIN8std_msgs4BoolEvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 80075f2:	b580      	push	{r7, lr}
 80075f4:	b082      	sub	sp, #8
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	330c      	adds	r3, #12
 80075fe:	4618      	mov	r0, r3
 8007600:	f7fe ffca 	bl	8006598 <_ZN8std_msgs4Bool7getTypeEv>
 8007604:	4603      	mov	r3, r0
  }
 8007606:	4618      	mov	r0, r3
 8007608:	3708      	adds	r7, #8
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}

0800760e <_ZN3ros10SubscriberIN8std_msgs4BoolEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 800760e:	b580      	push	{r7, lr}
 8007610:	b082      	sub	sp, #8
 8007612:	af00      	add	r7, sp, #0
 8007614:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	330c      	adds	r3, #12
 800761a:	4618      	mov	r0, r3
 800761c:	f7fe ffca 	bl	80065b4 <_ZN8std_msgs4Bool6getMD5Ev>
 8007620:	4603      	mov	r3, r0
  }
 8007622:	4618      	mov	r0, r3
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvE8callbackEPh>:
  virtual void callback(unsigned char* data) override
 800762a:	b580      	push	{r7, lr}
 800762c:	b082      	sub	sp, #8
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
 8007632:	6039      	str	r1, [r7, #0]
    msg.deserialize(data);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	3310      	adds	r3, #16
 8007638:	6839      	ldr	r1, [r7, #0]
 800763a:	4618      	mov	r0, r3
 800763c:	f7fe fb47 	bl	8005cce <_ZN13geometry_msgs7Vector311deserializeEPh>
    this->cb_(msg);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	3210      	adds	r2, #16
 8007648:	4610      	mov	r0, r2
 800764a:	4798      	blx	r3
  }
 800764c:	bf00      	nop
 800764e:	3708      	adds	r7, #8
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvE15getEndpointTypeEv>:
  virtual int getEndpointType() override
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
    return endpoint_;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  }
 8007660:	4618      	mov	r0, r3
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	3310      	adds	r3, #16
 8007678:	4618      	mov	r0, r3
 800767a:	f7fe fe87 	bl	800638c <_ZN13geometry_msgs7Vector37getTypeEv>
 800767e:	4603      	mov	r3, r0
  }
 8007680:	4618      	mov	r0, r3
 8007682:	3708      	adds	r7, #8
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <_ZN3ros10SubscriberIN13geometry_msgs7Vector3EvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	3310      	adds	r3, #16
 8007694:	4618      	mov	r0, r3
 8007696:	f7fe fe87 	bl	80063a8 <_ZN13geometry_msgs7Vector36getMD5Ev>
 800769a:	4603      	mov	r3, r0
  }
 800769c:	4618      	mov	r0, r3
 800769e:	3708      	adds	r7, #8
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi4096ELi4096EE9connectedEv>:
  virtual bool connected() override
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
    return configured_;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80076b2:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 80076b6:	4618      	mov	r0, r3
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <_GLOBAL__sub_I_xtarget>:
 80076c2:	b580      	push	{r7, lr}
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80076ca:	2001      	movs	r0, #1
 80076cc:	f7ff ff0e 	bl	80074ec <_Z41__static_initialization_and_destruction_0ii>
 80076d0:	bd80      	pop	{r7, pc}
	...

080076d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b082      	sub	sp, #8
 80076d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80076da:	2300      	movs	r3, #0
 80076dc:	607b      	str	r3, [r7, #4]
 80076de:	4b12      	ldr	r3, [pc, #72]	; (8007728 <HAL_MspInit+0x54>)
 80076e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076e2:	4a11      	ldr	r2, [pc, #68]	; (8007728 <HAL_MspInit+0x54>)
 80076e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80076e8:	6453      	str	r3, [r2, #68]	; 0x44
 80076ea:	4b0f      	ldr	r3, [pc, #60]	; (8007728 <HAL_MspInit+0x54>)
 80076ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076f2:	607b      	str	r3, [r7, #4]
 80076f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80076f6:	2300      	movs	r3, #0
 80076f8:	603b      	str	r3, [r7, #0]
 80076fa:	4b0b      	ldr	r3, [pc, #44]	; (8007728 <HAL_MspInit+0x54>)
 80076fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fe:	4a0a      	ldr	r2, [pc, #40]	; (8007728 <HAL_MspInit+0x54>)
 8007700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007704:	6413      	str	r3, [r2, #64]	; 0x40
 8007706:	4b08      	ldr	r3, [pc, #32]	; (8007728 <HAL_MspInit+0x54>)
 8007708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800770a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800770e:	603b      	str	r3, [r7, #0]
 8007710:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007712:	2200      	movs	r2, #0
 8007714:	210f      	movs	r1, #15
 8007716:	f06f 0001 	mvn.w	r0, #1
 800771a:	f000 fdff 	bl	800831c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800771e:	bf00      	nop
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	40023800 	.word	0x40023800

0800772c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b08c      	sub	sp, #48	; 0x30
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007734:	f107 031c 	add.w	r3, r7, #28
 8007738:	2200      	movs	r2, #0
 800773a:	601a      	str	r2, [r3, #0]
 800773c:	605a      	str	r2, [r3, #4]
 800773e:	609a      	str	r2, [r3, #8]
 8007740:	60da      	str	r2, [r3, #12]
 8007742:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a71      	ldr	r2, [pc, #452]	; (8007910 <HAL_I2C_MspInit+0x1e4>)
 800774a:	4293      	cmp	r3, r2
 800774c:	f040 808c 	bne.w	8007868 <HAL_I2C_MspInit+0x13c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007750:	2300      	movs	r3, #0
 8007752:	61bb      	str	r3, [r7, #24]
 8007754:	4b6f      	ldr	r3, [pc, #444]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 8007756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007758:	4a6e      	ldr	r2, [pc, #440]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 800775a:	f043 0302 	orr.w	r3, r3, #2
 800775e:	6313      	str	r3, [r2, #48]	; 0x30
 8007760:	4b6c      	ldr	r3, [pc, #432]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 8007762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007764:	f003 0302 	and.w	r3, r3, #2
 8007768:	61bb      	str	r3, [r7, #24]
 800776a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800776c:	f44f 7310 	mov.w	r3, #576	; 0x240
 8007770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007772:	2312      	movs	r3, #18
 8007774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007776:	2300      	movs	r3, #0
 8007778:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800777a:	2303      	movs	r3, #3
 800777c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800777e:	2304      	movs	r3, #4
 8007780:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007782:	f107 031c 	add.w	r3, r7, #28
 8007786:	4619      	mov	r1, r3
 8007788:	4863      	ldr	r0, [pc, #396]	; (8007918 <HAL_I2C_MspInit+0x1ec>)
 800778a:	f001 f9f3 	bl	8008b74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800778e:	2300      	movs	r3, #0
 8007790:	617b      	str	r3, [r7, #20]
 8007792:	4b60      	ldr	r3, [pc, #384]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 8007794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007796:	4a5f      	ldr	r2, [pc, #380]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 8007798:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800779c:	6413      	str	r3, [r2, #64]	; 0x40
 800779e:	4b5d      	ldr	r3, [pc, #372]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 80077a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80077a6:	617b      	str	r3, [r7, #20]
 80077a8:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80077aa:	4b5c      	ldr	r3, [pc, #368]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077ac:	4a5c      	ldr	r2, [pc, #368]	; (8007920 <HAL_I2C_MspInit+0x1f4>)
 80077ae:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80077b0:	4b5a      	ldr	r3, [pc, #360]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80077b6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80077b8:	4b58      	ldr	r3, [pc, #352]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80077be:	4b57      	ldr	r3, [pc, #348]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077c0:	2200      	movs	r2, #0
 80077c2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80077c4:	4b55      	ldr	r3, [pc, #340]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80077ca:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80077cc:	4b53      	ldr	r3, [pc, #332]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80077d2:	4b52      	ldr	r3, [pc, #328]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077d4:	2200      	movs	r2, #0
 80077d6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80077d8:	4b50      	ldr	r3, [pc, #320]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077da:	2200      	movs	r2, #0
 80077dc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80077de:	4b4f      	ldr	r3, [pc, #316]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80077e4:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80077e6:	4b4d      	ldr	r3, [pc, #308]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077e8:	2200      	movs	r2, #0
 80077ea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80077ec:	484b      	ldr	r0, [pc, #300]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 80077ee:	f000 fdbf 	bl	8008370 <HAL_DMA_Init>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d001      	beq.n	80077fc <HAL_I2C_MspInit+0xd0>
    {
      Error_Handler();
 80077f8:	f7fc fa5a 	bl	8003cb0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	4a47      	ldr	r2, [pc, #284]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 8007800:	639a      	str	r2, [r3, #56]	; 0x38
 8007802:	4a46      	ldr	r2, [pc, #280]	; (800791c <HAL_I2C_MspInit+0x1f0>)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8007808:	4b46      	ldr	r3, [pc, #280]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 800780a:	4a47      	ldr	r2, [pc, #284]	; (8007928 <HAL_I2C_MspInit+0x1fc>)
 800780c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800780e:	4b45      	ldr	r3, [pc, #276]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 8007810:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007814:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007816:	4b43      	ldr	r3, [pc, #268]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 8007818:	2240      	movs	r2, #64	; 0x40
 800781a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800781c:	4b41      	ldr	r3, [pc, #260]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 800781e:	2200      	movs	r2, #0
 8007820:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007822:	4b40      	ldr	r3, [pc, #256]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 8007824:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007828:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800782a:	4b3e      	ldr	r3, [pc, #248]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 800782c:	2200      	movs	r2, #0
 800782e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007830:	4b3c      	ldr	r3, [pc, #240]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 8007832:	2200      	movs	r2, #0
 8007834:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8007836:	4b3b      	ldr	r3, [pc, #236]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 8007838:	2200      	movs	r2, #0
 800783a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800783c:	4b39      	ldr	r3, [pc, #228]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 800783e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007842:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007844:	4b37      	ldr	r3, [pc, #220]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 8007846:	2200      	movs	r2, #0
 8007848:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800784a:	4836      	ldr	r0, [pc, #216]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 800784c:	f000 fd90 	bl	8008370 <HAL_DMA_Init>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d001      	beq.n	800785a <HAL_I2C_MspInit+0x12e>
    {
      Error_Handler();
 8007856:	f7fc fa2b 	bl	8003cb0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a31      	ldr	r2, [pc, #196]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 800785e:	635a      	str	r2, [r3, #52]	; 0x34
 8007860:	4a30      	ldr	r2, [pc, #192]	; (8007924 <HAL_I2C_MspInit+0x1f8>)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8007866:	e04f      	b.n	8007908 <HAL_I2C_MspInit+0x1dc>
  else if(hi2c->Instance==I2C2)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a2f      	ldr	r2, [pc, #188]	; (800792c <HAL_I2C_MspInit+0x200>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d14a      	bne.n	8007908 <HAL_I2C_MspInit+0x1dc>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007872:	2300      	movs	r3, #0
 8007874:	613b      	str	r3, [r7, #16]
 8007876:	4b27      	ldr	r3, [pc, #156]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 8007878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787a:	4a26      	ldr	r2, [pc, #152]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 800787c:	f043 0320 	orr.w	r3, r3, #32
 8007880:	6313      	str	r3, [r2, #48]	; 0x30
 8007882:	4b24      	ldr	r3, [pc, #144]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 8007884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007886:	f003 0320 	and.w	r3, r3, #32
 800788a:	613b      	str	r3, [r7, #16]
 800788c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800788e:	2300      	movs	r3, #0
 8007890:	60fb      	str	r3, [r7, #12]
 8007892:	4b20      	ldr	r3, [pc, #128]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 8007894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007896:	4a1f      	ldr	r2, [pc, #124]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 8007898:	f043 0302 	orr.w	r3, r3, #2
 800789c:	6313      	str	r3, [r2, #48]	; 0x30
 800789e:	4b1d      	ldr	r3, [pc, #116]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 80078a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a2:	f003 0302 	and.w	r3, r3, #2
 80078a6:	60fb      	str	r3, [r7, #12]
 80078a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80078aa:	2301      	movs	r3, #1
 80078ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80078ae:	2312      	movs	r3, #18
 80078b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078b2:	2300      	movs	r3, #0
 80078b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078b6:	2303      	movs	r3, #3
 80078b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80078ba:	2304      	movs	r3, #4
 80078bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80078be:	f107 031c 	add.w	r3, r7, #28
 80078c2:	4619      	mov	r1, r3
 80078c4:	481a      	ldr	r0, [pc, #104]	; (8007930 <HAL_I2C_MspInit+0x204>)
 80078c6:	f001 f955 	bl	8008b74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80078ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80078d0:	2312      	movs	r3, #18
 80078d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078d4:	2300      	movs	r3, #0
 80078d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078d8:	2303      	movs	r3, #3
 80078da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80078dc:	2304      	movs	r3, #4
 80078de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80078e0:	f107 031c 	add.w	r3, r7, #28
 80078e4:	4619      	mov	r1, r3
 80078e6:	480c      	ldr	r0, [pc, #48]	; (8007918 <HAL_I2C_MspInit+0x1ec>)
 80078e8:	f001 f944 	bl	8008b74 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80078ec:	2300      	movs	r3, #0
 80078ee:	60bb      	str	r3, [r7, #8]
 80078f0:	4b08      	ldr	r3, [pc, #32]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 80078f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f4:	4a07      	ldr	r2, [pc, #28]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 80078f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80078fa:	6413      	str	r3, [r2, #64]	; 0x40
 80078fc:	4b05      	ldr	r3, [pc, #20]	; (8007914 <HAL_I2C_MspInit+0x1e8>)
 80078fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007900:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007904:	60bb      	str	r3, [r7, #8]
 8007906:	68bb      	ldr	r3, [r7, #8]
}
 8007908:	bf00      	nop
 800790a:	3730      	adds	r7, #48	; 0x30
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}
 8007910:	40005400 	.word	0x40005400
 8007914:	40023800 	.word	0x40023800
 8007918:	40020400 	.word	0x40020400
 800791c:	200002f0 	.word	0x200002f0
 8007920:	40026010 	.word	0x40026010
 8007924:	20000350 	.word	0x20000350
 8007928:	400260a0 	.word	0x400260a0
 800792c:	40005800 	.word	0x40005800
 8007930:	40021400 	.word	0x40021400

08007934 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b086      	sub	sp, #24
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a22      	ldr	r2, [pc, #136]	; (80079cc <HAL_TIM_Base_MspInit+0x98>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d10e      	bne.n	8007964 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007946:	2300      	movs	r3, #0
 8007948:	617b      	str	r3, [r7, #20]
 800794a:	4b21      	ldr	r3, [pc, #132]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 800794c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800794e:	4a20      	ldr	r2, [pc, #128]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 8007950:	f043 0301 	orr.w	r3, r3, #1
 8007954:	6453      	str	r3, [r2, #68]	; 0x44
 8007956:	4b1e      	ldr	r3, [pc, #120]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 8007958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	617b      	str	r3, [r7, #20]
 8007960:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8007962:	e02e      	b.n	80079c2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a1a      	ldr	r2, [pc, #104]	; (80079d4 <HAL_TIM_Base_MspInit+0xa0>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d10e      	bne.n	800798c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800796e:	2300      	movs	r3, #0
 8007970:	613b      	str	r3, [r7, #16]
 8007972:	4b17      	ldr	r3, [pc, #92]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 8007974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007976:	4a16      	ldr	r2, [pc, #88]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 8007978:	f043 0302 	orr.w	r3, r3, #2
 800797c:	6413      	str	r3, [r2, #64]	; 0x40
 800797e:	4b14      	ldr	r3, [pc, #80]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 8007980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007982:	f003 0302 	and.w	r3, r3, #2
 8007986:	613b      	str	r3, [r7, #16]
 8007988:	693b      	ldr	r3, [r7, #16]
}
 800798a:	e01a      	b.n	80079c2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM13)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a11      	ldr	r2, [pc, #68]	; (80079d8 <HAL_TIM_Base_MspInit+0xa4>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d115      	bne.n	80079c2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8007996:	2300      	movs	r3, #0
 8007998:	60fb      	str	r3, [r7, #12]
 800799a:	4b0d      	ldr	r3, [pc, #52]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 800799c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799e:	4a0c      	ldr	r2, [pc, #48]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 80079a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079a4:	6413      	str	r3, [r2, #64]	; 0x40
 80079a6:	4b0a      	ldr	r3, [pc, #40]	; (80079d0 <HAL_TIM_Base_MspInit+0x9c>)
 80079a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ae:	60fb      	str	r3, [r7, #12]
 80079b0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 80079b2:	2200      	movs	r2, #0
 80079b4:	2105      	movs	r1, #5
 80079b6:	202c      	movs	r0, #44	; 0x2c
 80079b8:	f000 fcb0 	bl	800831c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80079bc:	202c      	movs	r0, #44	; 0x2c
 80079be:	f000 fcc9 	bl	8008354 <HAL_NVIC_EnableIRQ>
}
 80079c2:	bf00      	nop
 80079c4:	3718      	adds	r7, #24
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	40010000 	.word	0x40010000
 80079d0:	40023800 	.word	0x40023800
 80079d4:	40000400 	.word	0x40000400
 80079d8:	40001c00 	.word	0x40001c00

080079dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b08c      	sub	sp, #48	; 0x30
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079e4:	f107 031c 	add.w	r3, r7, #28
 80079e8:	2200      	movs	r2, #0
 80079ea:	601a      	str	r2, [r3, #0]
 80079ec:	605a      	str	r2, [r3, #4]
 80079ee:	609a      	str	r2, [r3, #8]
 80079f0:	60da      	str	r2, [r3, #12]
 80079f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a43      	ldr	r2, [pc, #268]	; (8007b08 <HAL_TIM_MspPostInit+0x12c>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d11f      	bne.n	8007a3e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80079fe:	2300      	movs	r3, #0
 8007a00:	61bb      	str	r3, [r7, #24]
 8007a02:	4b42      	ldr	r3, [pc, #264]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a06:	4a41      	ldr	r2, [pc, #260]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a08:	f043 0310 	orr.w	r3, r3, #16
 8007a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8007a0e:	4b3f      	ldr	r3, [pc, #252]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a12:	f003 0310 	and.w	r3, r3, #16
 8007a16:	61bb      	str	r3, [r7, #24]
 8007a18:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8007a1a:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8007a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a20:	2302      	movs	r3, #2
 8007a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a24:	2300      	movs	r3, #0
 8007a26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007a30:	f107 031c 	add.w	r3, r7, #28
 8007a34:	4619      	mov	r1, r3
 8007a36:	4836      	ldr	r0, [pc, #216]	; (8007b10 <HAL_TIM_MspPostInit+0x134>)
 8007a38:	f001 f89c 	bl	8008b74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8007a3c:	e05f      	b.n	8007afe <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM3)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a34      	ldr	r2, [pc, #208]	; (8007b14 <HAL_TIM_MspPostInit+0x138>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d15a      	bne.n	8007afe <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a48:	2300      	movs	r3, #0
 8007a4a:	617b      	str	r3, [r7, #20]
 8007a4c:	4b2f      	ldr	r3, [pc, #188]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a50:	4a2e      	ldr	r2, [pc, #184]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a52:	f043 0301 	orr.w	r3, r3, #1
 8007a56:	6313      	str	r3, [r2, #48]	; 0x30
 8007a58:	4b2c      	ldr	r3, [pc, #176]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a5c:	f003 0301 	and.w	r3, r3, #1
 8007a60:	617b      	str	r3, [r7, #20]
 8007a62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a64:	2300      	movs	r3, #0
 8007a66:	613b      	str	r3, [r7, #16]
 8007a68:	4b28      	ldr	r3, [pc, #160]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a6c:	4a27      	ldr	r2, [pc, #156]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a6e:	f043 0302 	orr.w	r3, r3, #2
 8007a72:	6313      	str	r3, [r2, #48]	; 0x30
 8007a74:	4b25      	ldr	r3, [pc, #148]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a78:	f003 0302 	and.w	r3, r3, #2
 8007a7c:	613b      	str	r3, [r7, #16]
 8007a7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a80:	2300      	movs	r3, #0
 8007a82:	60fb      	str	r3, [r7, #12]
 8007a84:	4b21      	ldr	r3, [pc, #132]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a88:	4a20      	ldr	r2, [pc, #128]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a8a:	f043 0304 	orr.w	r3, r3, #4
 8007a8e:	6313      	str	r3, [r2, #48]	; 0x30
 8007a90:	4b1e      	ldr	r3, [pc, #120]	; (8007b0c <HAL_TIM_MspPostInit+0x130>)
 8007a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a94:	f003 0304 	and.w	r3, r3, #4
 8007a98:	60fb      	str	r3, [r7, #12]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007a9c:	23c0      	movs	r3, #192	; 0xc0
 8007a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aa0:	2302      	movs	r3, #2
 8007aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007aac:	2302      	movs	r3, #2
 8007aae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ab0:	f107 031c 	add.w	r3, r7, #28
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	4818      	ldr	r0, [pc, #96]	; (8007b18 <HAL_TIM_MspPostInit+0x13c>)
 8007ab8:	f001 f85c 	bl	8008b74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007abc:	2302      	movs	r3, #2
 8007abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ac0:	2302      	movs	r3, #2
 8007ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007acc:	2302      	movs	r3, #2
 8007ace:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007ad0:	f107 031c 	add.w	r3, r7, #28
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	4811      	ldr	r0, [pc, #68]	; (8007b1c <HAL_TIM_MspPostInit+0x140>)
 8007ad8:	f001 f84c 	bl	8008b74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007adc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ae2:	2302      	movs	r3, #2
 8007ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007aea:	2300      	movs	r3, #0
 8007aec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007aee:	2302      	movs	r3, #2
 8007af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007af2:	f107 031c 	add.w	r3, r7, #28
 8007af6:	4619      	mov	r1, r3
 8007af8:	4809      	ldr	r0, [pc, #36]	; (8007b20 <HAL_TIM_MspPostInit+0x144>)
 8007afa:	f001 f83b 	bl	8008b74 <HAL_GPIO_Init>
}
 8007afe:	bf00      	nop
 8007b00:	3730      	adds	r7, #48	; 0x30
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	40010000 	.word	0x40010000
 8007b0c:	40023800 	.word	0x40023800
 8007b10:	40021000 	.word	0x40021000
 8007b14:	40000400 	.word	0x40000400
 8007b18:	40020000 	.word	0x40020000
 8007b1c:	40020400 	.word	0x40020400
 8007b20:	40020800 	.word	0x40020800

08007b24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b08a      	sub	sp, #40	; 0x28
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b2c:	f107 0314 	add.w	r3, r7, #20
 8007b30:	2200      	movs	r2, #0
 8007b32:	601a      	str	r2, [r3, #0]
 8007b34:	605a      	str	r2, [r3, #4]
 8007b36:	609a      	str	r2, [r3, #8]
 8007b38:	60da      	str	r2, [r3, #12]
 8007b3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a4d      	ldr	r2, [pc, #308]	; (8007c78 <HAL_UART_MspInit+0x154>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	f040 8093 	bne.w	8007c6e <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8007b48:	2300      	movs	r3, #0
 8007b4a:	613b      	str	r3, [r7, #16]
 8007b4c:	4b4b      	ldr	r3, [pc, #300]	; (8007c7c <HAL_UART_MspInit+0x158>)
 8007b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b50:	4a4a      	ldr	r2, [pc, #296]	; (8007c7c <HAL_UART_MspInit+0x158>)
 8007b52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b56:	6413      	str	r3, [r2, #64]	; 0x40
 8007b58:	4b48      	ldr	r3, [pc, #288]	; (8007c7c <HAL_UART_MspInit+0x158>)
 8007b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b60:	613b      	str	r3, [r7, #16]
 8007b62:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007b64:	2300      	movs	r3, #0
 8007b66:	60fb      	str	r3, [r7, #12]
 8007b68:	4b44      	ldr	r3, [pc, #272]	; (8007c7c <HAL_UART_MspInit+0x158>)
 8007b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b6c:	4a43      	ldr	r2, [pc, #268]	; (8007c7c <HAL_UART_MspInit+0x158>)
 8007b6e:	f043 0308 	orr.w	r3, r3, #8
 8007b72:	6313      	str	r3, [r2, #48]	; 0x30
 8007b74:	4b41      	ldr	r3, [pc, #260]	; (8007c7c <HAL_UART_MspInit+0x158>)
 8007b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b78:	f003 0308 	and.w	r3, r3, #8
 8007b7c:	60fb      	str	r3, [r7, #12]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007b80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b86:	2302      	movs	r3, #2
 8007b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007b92:	2307      	movs	r3, #7
 8007b94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007b96:	f107 0314 	add.w	r3, r7, #20
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	4838      	ldr	r0, [pc, #224]	; (8007c80 <HAL_UART_MspInit+0x15c>)
 8007b9e:	f000 ffe9 	bl	8008b74 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8007ba2:	4b38      	ldr	r3, [pc, #224]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007ba4:	4a38      	ldr	r2, [pc, #224]	; (8007c88 <HAL_UART_MspInit+0x164>)
 8007ba6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8007ba8:	4b36      	ldr	r3, [pc, #216]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007baa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007bae:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007bb0:	4b34      	ldr	r3, [pc, #208]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007bb6:	4b33      	ldr	r3, [pc, #204]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bb8:	2200      	movs	r2, #0
 8007bba:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007bbc:	4b31      	ldr	r3, [pc, #196]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007bc2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007bc4:	4b2f      	ldr	r3, [pc, #188]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007bca:	4b2e      	ldr	r3, [pc, #184]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8007bd0:	4b2c      	ldr	r3, [pc, #176]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8007bd6:	4b2b      	ldr	r3, [pc, #172]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bd8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007bdc:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007bde:	4b29      	ldr	r3, [pc, #164]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007be0:	2200      	movs	r2, #0
 8007be2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8007be4:	4827      	ldr	r0, [pc, #156]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007be6:	f000 fbc3 	bl	8008370 <HAL_DMA_Init>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d001      	beq.n	8007bf4 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8007bf0:	f7fc f85e 	bl	8003cb0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a23      	ldr	r2, [pc, #140]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bf8:	63da      	str	r2, [r3, #60]	; 0x3c
 8007bfa:	4a22      	ldr	r2, [pc, #136]	; (8007c84 <HAL_UART_MspInit+0x160>)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8007c00:	4b22      	ldr	r3, [pc, #136]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c02:	4a23      	ldr	r2, [pc, #140]	; (8007c90 <HAL_UART_MspInit+0x16c>)
 8007c04:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8007c06:	4b21      	ldr	r3, [pc, #132]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007c0c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007c0e:	4b1f      	ldr	r3, [pc, #124]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c10:	2240      	movs	r2, #64	; 0x40
 8007c12:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007c14:	4b1d      	ldr	r3, [pc, #116]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c16:	2200      	movs	r2, #0
 8007c18:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007c1a:	4b1c      	ldr	r3, [pc, #112]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c20:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007c22:	4b1a      	ldr	r3, [pc, #104]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c24:	2200      	movs	r2, #0
 8007c26:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007c28:	4b18      	ldr	r3, [pc, #96]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8007c2e:	4b17      	ldr	r3, [pc, #92]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c30:	2200      	movs	r2, #0
 8007c32:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8007c34:	4b15      	ldr	r3, [pc, #84]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007c3a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007c3c:	4b13      	ldr	r3, [pc, #76]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c3e:	2200      	movs	r2, #0
 8007c40:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8007c42:	4812      	ldr	r0, [pc, #72]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c44:	f000 fb94 	bl	8008370 <HAL_DMA_Init>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d001      	beq.n	8007c52 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8007c4e:	f7fc f82f 	bl	8003cb0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a0d      	ldr	r2, [pc, #52]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c56:	639a      	str	r2, [r3, #56]	; 0x38
 8007c58:	4a0c      	ldr	r2, [pc, #48]	; (8007c8c <HAL_UART_MspInit+0x168>)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8007c5e:	2200      	movs	r2, #0
 8007c60:	2105      	movs	r1, #5
 8007c62:	2027      	movs	r0, #39	; 0x27
 8007c64:	f000 fb5a 	bl	800831c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8007c68:	2027      	movs	r0, #39	; 0x27
 8007c6a:	f000 fb73 	bl	8008354 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8007c6e:	bf00      	nop
 8007c70:	3728      	adds	r7, #40	; 0x28
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	40004800 	.word	0x40004800
 8007c7c:	40023800 	.word	0x40023800
 8007c80:	40020c00 	.word	0x40020c00
 8007c84:	200004d0 	.word	0x200004d0
 8007c88:	40026028 	.word	0x40026028
 8007c8c:	20000530 	.word	0x20000530
 8007c90:	40026058 	.word	0x40026058

08007c94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b08e      	sub	sp, #56	; 0x38
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	60fb      	str	r3, [r7, #12]
 8007ca8:	4b33      	ldr	r3, [pc, #204]	; (8007d78 <HAL_InitTick+0xe4>)
 8007caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cac:	4a32      	ldr	r2, [pc, #200]	; (8007d78 <HAL_InitTick+0xe4>)
 8007cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cb2:	6413      	str	r3, [r2, #64]	; 0x40
 8007cb4:	4b30      	ldr	r3, [pc, #192]	; (8007d78 <HAL_InitTick+0xe4>)
 8007cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cbc:	60fb      	str	r3, [r7, #12]
 8007cbe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007cc0:	f107 0210 	add.w	r2, r7, #16
 8007cc4:	f107 0314 	add.w	r3, r7, #20
 8007cc8:	4611      	mov	r1, r2
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f002 fe30 	bl	800a930 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8007cd0:	6a3b      	ldr	r3, [r7, #32]
 8007cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8007cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d103      	bne.n	8007ce2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007cda:	f002 fe01 	bl	800a8e0 <HAL_RCC_GetPCLK1Freq>
 8007cde:	6378      	str	r0, [r7, #52]	; 0x34
 8007ce0:	e004      	b.n	8007cec <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8007ce2:	f002 fdfd 	bl	800a8e0 <HAL_RCC_GetPCLK1Freq>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	005b      	lsls	r3, r3, #1
 8007cea:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cee:	4a23      	ldr	r2, [pc, #140]	; (8007d7c <HAL_InitTick+0xe8>)
 8007cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf4:	0c9b      	lsrs	r3, r3, #18
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8007cfa:	4b21      	ldr	r3, [pc, #132]	; (8007d80 <HAL_InitTick+0xec>)
 8007cfc:	4a21      	ldr	r2, [pc, #132]	; (8007d84 <HAL_InitTick+0xf0>)
 8007cfe:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8007d00:	4b1f      	ldr	r3, [pc, #124]	; (8007d80 <HAL_InitTick+0xec>)
 8007d02:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007d06:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8007d08:	4a1d      	ldr	r2, [pc, #116]	; (8007d80 <HAL_InitTick+0xec>)
 8007d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d0c:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8007d0e:	4b1c      	ldr	r3, [pc, #112]	; (8007d80 <HAL_InitTick+0xec>)
 8007d10:	2200      	movs	r2, #0
 8007d12:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d14:	4b1a      	ldr	r3, [pc, #104]	; (8007d80 <HAL_InitTick+0xec>)
 8007d16:	2200      	movs	r2, #0
 8007d18:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d1a:	4b19      	ldr	r3, [pc, #100]	; (8007d80 <HAL_InitTick+0xec>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8007d20:	4817      	ldr	r0, [pc, #92]	; (8007d80 <HAL_InitTick+0xec>)
 8007d22:	f002 fe37 	bl	800a994 <HAL_TIM_Base_Init>
 8007d26:	4603      	mov	r3, r0
 8007d28:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8007d2c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d11b      	bne.n	8007d6c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8007d34:	4812      	ldr	r0, [pc, #72]	; (8007d80 <HAL_InitTick+0xec>)
 8007d36:	f002 fe7d 	bl	800aa34 <HAL_TIM_Base_Start_IT>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8007d40:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d111      	bne.n	8007d6c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8007d48:	202d      	movs	r0, #45	; 0x2d
 8007d4a:	f000 fb03 	bl	8008354 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2b0f      	cmp	r3, #15
 8007d52:	d808      	bhi.n	8007d66 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8007d54:	2200      	movs	r2, #0
 8007d56:	6879      	ldr	r1, [r7, #4]
 8007d58:	202d      	movs	r0, #45	; 0x2d
 8007d5a:	f000 fadf 	bl	800831c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007d5e:	4a0a      	ldr	r2, [pc, #40]	; (8007d88 <HAL_InitTick+0xf4>)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	e002      	b.n	8007d6c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8007d6c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3738      	adds	r7, #56	; 0x38
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	40023800 	.word	0x40023800
 8007d7c:	431bde83 	.word	0x431bde83
 8007d80:	200081d8 	.word	0x200081d8
 8007d84:	40002000 	.word	0x40002000
 8007d88:	20000010 	.word	0x20000010

08007d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007d90:	e7fe      	b.n	8007d90 <NMI_Handler+0x4>

08007d92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007d92:	b480      	push	{r7}
 8007d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007d96:	e7fe      	b.n	8007d96 <HardFault_Handler+0x4>

08007d98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007d9c:	e7fe      	b.n	8007d9c <MemManage_Handler+0x4>

08007d9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007d9e:	b480      	push	{r7}
 8007da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007da2:	e7fe      	b.n	8007da2 <BusFault_Handler+0x4>

08007da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007da4:	b480      	push	{r7}
 8007da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007da8:	e7fe      	b.n	8007da8 <UsageFault_Handler+0x4>

08007daa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007daa:	b480      	push	{r7}
 8007dac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007dae:	bf00      	nop
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT3_B_Pin);
 8007dbc:	2008      	movs	r0, #8
 8007dbe:	f001 f8b7 	bl	8008f30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8007dc2:	bf00      	nop
 8007dc4:	bd80      	pop	{r7, pc}
	...

08007dc8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8007dcc:	4802      	ldr	r0, [pc, #8]	; (8007dd8 <DMA1_Stream0_IRQHandler+0x10>)
 8007dce:	f000 fc67 	bl	80086a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8007dd2:	bf00      	nop
 8007dd4:	bd80      	pop	{r7, pc}
 8007dd6:	bf00      	nop
 8007dd8:	200002f0 	.word	0x200002f0

08007ddc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8007de0:	4802      	ldr	r0, [pc, #8]	; (8007dec <DMA1_Stream1_IRQHandler+0x10>)
 8007de2:	f000 fc5d 	bl	80086a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8007de6:	bf00      	nop
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	200004d0 	.word	0x200004d0

08007df0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007df4:	4802      	ldr	r0, [pc, #8]	; (8007e00 <DMA1_Stream3_IRQHandler+0x10>)
 8007df6:	f000 fc53 	bl	80086a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8007dfa:	bf00      	nop
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	20000530 	.word	0x20000530

08007e04 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8007e08:	4802      	ldr	r0, [pc, #8]	; (8007e14 <DMA1_Stream6_IRQHandler+0x10>)
 8007e0a:	f000 fc49 	bl	80086a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8007e0e:	bf00      	nop
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	20000350 	.word	0x20000350

08007e18 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007e1c:	4802      	ldr	r0, [pc, #8]	; (8007e28 <USART3_IRQHandler+0x10>)
 8007e1e:	f003 ff21 	bl	800bc64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007e22:	bf00      	nop
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	20000488 	.word	0x20000488

08007e2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT1_A_Pin);
 8007e30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007e34:	f001 f87c 	bl	8008f30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT2_A_Pin);
 8007e38:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007e3c:	f001 f878 	bl	8008f30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT3_A_Pin);
 8007e40:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007e44:	f001 f874 	bl	8008f30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT1_B_Pin);
 8007e48:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007e4c:	f001 f870 	bl	8008f30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_EXT2_B_Pin);
 8007e50:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007e54:	f001 f86c 	bl	8008f30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007e58:	bf00      	nop
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8007e60:	4802      	ldr	r0, [pc, #8]	; (8007e6c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8007e62:	f002 ff79 	bl	800ad58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8007e66:	bf00      	nop
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop
 8007e6c:	20000440 	.word	0x20000440

08007e70 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8007e74:	4802      	ldr	r0, [pc, #8]	; (8007e80 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8007e76:	f002 ff6f 	bl	800ad58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8007e7a:	bf00      	nop
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	200081d8 	.word	0x200081d8

08007e84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007e84:	b480      	push	{r7}
 8007e86:	af00      	add	r7, sp, #0
  return 1;
 8007e88:	2301      	movs	r3, #1
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <_kill>:

int _kill(int pid, int sig)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007e9e:	f00a fde9 	bl	8012a74 <__errno>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2216      	movs	r2, #22
 8007ea6:	601a      	str	r2, [r3, #0]
  return -1;
 8007ea8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <_exit>:

void _exit (int status)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f7ff ffe7 	bl	8007e94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007ec6:	e7fe      	b.n	8007ec6 <_exit+0x12>

08007ec8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b086      	sub	sp, #24
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	617b      	str	r3, [r7, #20]
 8007ed8:	e00a      	b.n	8007ef0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007eda:	f3af 8000 	nop.w
 8007ede:	4601      	mov	r1, r0
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	1c5a      	adds	r2, r3, #1
 8007ee4:	60ba      	str	r2, [r7, #8]
 8007ee6:	b2ca      	uxtb	r2, r1
 8007ee8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	3301      	adds	r3, #1
 8007eee:	617b      	str	r3, [r7, #20]
 8007ef0:	697a      	ldr	r2, [r7, #20]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	dbf0      	blt.n	8007eda <_read+0x12>
  }

  return len;
 8007ef8:	687b      	ldr	r3, [r7, #4]
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3718      	adds	r7, #24
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}

08007f02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007f02:	b580      	push	{r7, lr}
 8007f04:	b086      	sub	sp, #24
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	60f8      	str	r0, [r7, #12]
 8007f0a:	60b9      	str	r1, [r7, #8]
 8007f0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007f0e:	2300      	movs	r3, #0
 8007f10:	617b      	str	r3, [r7, #20]
 8007f12:	e009      	b.n	8007f28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	1c5a      	adds	r2, r3, #1
 8007f18:	60ba      	str	r2, [r7, #8]
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	3301      	adds	r3, #1
 8007f26:	617b      	str	r3, [r7, #20]
 8007f28:	697a      	ldr	r2, [r7, #20]
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	dbf1      	blt.n	8007f14 <_write+0x12>
  }
  return len;
 8007f30:	687b      	ldr	r3, [r7, #4]
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3718      	adds	r7, #24
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <_close>:

int _close(int file)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007f42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	370c      	adds	r7, #12
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr

08007f52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007f52:	b480      	push	{r7}
 8007f54:	b083      	sub	sp, #12
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
 8007f5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007f62:	605a      	str	r2, [r3, #4]
  return 0;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	370c      	adds	r7, #12
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr

08007f72 <_isatty>:

int _isatty(int file)
{
 8007f72:	b480      	push	{r7}
 8007f74:	b083      	sub	sp, #12
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007f7a:	2301      	movs	r3, #1
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3714      	adds	r7, #20
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
	...

08007fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b086      	sub	sp, #24
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007fac:	4a14      	ldr	r2, [pc, #80]	; (8008000 <_sbrk+0x5c>)
 8007fae:	4b15      	ldr	r3, [pc, #84]	; (8008004 <_sbrk+0x60>)
 8007fb0:	1ad3      	subs	r3, r2, r3
 8007fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007fb8:	4b13      	ldr	r3, [pc, #76]	; (8008008 <_sbrk+0x64>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d102      	bne.n	8007fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007fc0:	4b11      	ldr	r3, [pc, #68]	; (8008008 <_sbrk+0x64>)
 8007fc2:	4a12      	ldr	r2, [pc, #72]	; (800800c <_sbrk+0x68>)
 8007fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007fc6:	4b10      	ldr	r3, [pc, #64]	; (8008008 <_sbrk+0x64>)
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	4413      	add	r3, r2
 8007fce:	693a      	ldr	r2, [r7, #16]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d207      	bcs.n	8007fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007fd4:	f00a fd4e 	bl	8012a74 <__errno>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	220c      	movs	r2, #12
 8007fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007fde:	f04f 33ff 	mov.w	r3, #4294967295
 8007fe2:	e009      	b.n	8007ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007fe4:	4b08      	ldr	r3, [pc, #32]	; (8008008 <_sbrk+0x64>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007fea:	4b07      	ldr	r3, [pc, #28]	; (8008008 <_sbrk+0x64>)
 8007fec:	681a      	ldr	r2, [r3, #0]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	4a05      	ldr	r2, [pc, #20]	; (8008008 <_sbrk+0x64>)
 8007ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3718      	adds	r7, #24
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	20030000 	.word	0x20030000
 8008004:	00000400 	.word	0x00000400
 8008008:	20008220 	.word	0x20008220
 800800c:	2000cd60 	.word	0x2000cd60

08008010 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008010:	b480      	push	{r7}
 8008012:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008014:	4b06      	ldr	r3, [pc, #24]	; (8008030 <SystemInit+0x20>)
 8008016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800801a:	4a05      	ldr	r2, [pc, #20]	; (8008030 <SystemInit+0x20>)
 800801c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008020:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008024:	bf00      	nop
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	e000ed00 	.word	0xe000ed00

08008034 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	0a5a      	lsrs	r2, r3, #9
 8008044:	490f      	ldr	r1, [pc, #60]	; (8008084 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8008046:	fba1 1202 	umull	r1, r2, r1, r2
 800804a:	09d2      	lsrs	r2, r2, #7
 800804c:	490e      	ldr	r1, [pc, #56]	; (8008088 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 800804e:	fb01 f202 	mul.w	r2, r1, r2
 8008052:	1a9b      	subs	r3, r3, r2
 8008054:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	0a5b      	lsrs	r3, r3, #9
 800805c:	4a09      	ldr	r2, [pc, #36]	; (8008084 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800805e:	fba2 2303 	umull	r2, r3, r2, r3
 8008062:	09db      	lsrs	r3, r3, #7
 8008064:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	441a      	add	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	601a      	str	r2, [r3, #0]
}
 8008078:	bf00      	nop
 800807a:	3714      	adds	r7, #20
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr
 8008084:	00044b83 	.word	0x00044b83
 8008088:	3b9aca00 	.word	0x3b9aca00

0800808c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800808c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80080c4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8008090:	f7ff ffbe 	bl	8008010 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008094:	480c      	ldr	r0, [pc, #48]	; (80080c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008096:	490d      	ldr	r1, [pc, #52]	; (80080cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008098:	4a0d      	ldr	r2, [pc, #52]	; (80080d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800809a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800809c:	e002      	b.n	80080a4 <LoopCopyDataInit>

0800809e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800809e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80080a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80080a2:	3304      	adds	r3, #4

080080a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80080a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80080a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80080a8:	d3f9      	bcc.n	800809e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80080aa:	4a0a      	ldr	r2, [pc, #40]	; (80080d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80080ac:	4c0a      	ldr	r4, [pc, #40]	; (80080d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80080ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80080b0:	e001      	b.n	80080b6 <LoopFillZerobss>

080080b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80080b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80080b4:	3204      	adds	r2, #4

080080b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80080b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80080b8:	d3fb      	bcc.n	80080b2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80080ba:	f00a fce1 	bl	8012a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80080be:	f7fa fc9d 	bl	80029fc <main>
  bx  lr    
 80080c2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80080c4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80080c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80080cc:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80080d0:	08015720 	.word	0x08015720
  ldr r2, =_sbss
 80080d4:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80080d8:	2000cd5c 	.word	0x2000cd5c

080080dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80080dc:	e7fe      	b.n	80080dc <ADC_IRQHandler>
	...

080080e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80080e4:	4b0e      	ldr	r3, [pc, #56]	; (8008120 <HAL_Init+0x40>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a0d      	ldr	r2, [pc, #52]	; (8008120 <HAL_Init+0x40>)
 80080ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80080ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80080f0:	4b0b      	ldr	r3, [pc, #44]	; (8008120 <HAL_Init+0x40>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a0a      	ldr	r2, [pc, #40]	; (8008120 <HAL_Init+0x40>)
 80080f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80080fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80080fc:	4b08      	ldr	r3, [pc, #32]	; (8008120 <HAL_Init+0x40>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a07      	ldr	r2, [pc, #28]	; (8008120 <HAL_Init+0x40>)
 8008102:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008106:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008108:	2003      	movs	r0, #3
 800810a:	f000 f8fc 	bl	8008306 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800810e:	200f      	movs	r0, #15
 8008110:	f7ff fdc0 	bl	8007c94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008114:	f7ff fade 	bl	80076d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	40023c00 	.word	0x40023c00

08008124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008124:	b480      	push	{r7}
 8008126:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008128:	4b06      	ldr	r3, [pc, #24]	; (8008144 <HAL_IncTick+0x20>)
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	461a      	mov	r2, r3
 800812e:	4b06      	ldr	r3, [pc, #24]	; (8008148 <HAL_IncTick+0x24>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4413      	add	r3, r2
 8008134:	4a04      	ldr	r2, [pc, #16]	; (8008148 <HAL_IncTick+0x24>)
 8008136:	6013      	str	r3, [r2, #0]
}
 8008138:	bf00      	nop
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr
 8008142:	bf00      	nop
 8008144:	20000014 	.word	0x20000014
 8008148:	20008224 	.word	0x20008224

0800814c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800814c:	b480      	push	{r7}
 800814e:	af00      	add	r7, sp, #0
  return uwTick;
 8008150:	4b03      	ldr	r3, [pc, #12]	; (8008160 <HAL_GetTick+0x14>)
 8008152:	681b      	ldr	r3, [r3, #0]
}
 8008154:	4618      	mov	r0, r3
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	20008224 	.word	0x20008224

08008164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800816c:	f7ff ffee 	bl	800814c <HAL_GetTick>
 8008170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800817c:	d005      	beq.n	800818a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800817e:	4b0a      	ldr	r3, [pc, #40]	; (80081a8 <HAL_Delay+0x44>)
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	4413      	add	r3, r2
 8008188:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800818a:	bf00      	nop
 800818c:	f7ff ffde 	bl	800814c <HAL_GetTick>
 8008190:	4602      	mov	r2, r0
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	1ad3      	subs	r3, r2, r3
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	429a      	cmp	r2, r3
 800819a:	d8f7      	bhi.n	800818c <HAL_Delay+0x28>
  {
  }
}
 800819c:	bf00      	nop
 800819e:	bf00      	nop
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	20000014 	.word	0x20000014

080081ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f003 0307 	and.w	r3, r3, #7
 80081ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80081bc:	4b0c      	ldr	r3, [pc, #48]	; (80081f0 <__NVIC_SetPriorityGrouping+0x44>)
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80081c2:	68ba      	ldr	r2, [r7, #8]
 80081c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80081c8:	4013      	ands	r3, r2
 80081ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80081d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80081d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80081de:	4a04      	ldr	r2, [pc, #16]	; (80081f0 <__NVIC_SetPriorityGrouping+0x44>)
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	60d3      	str	r3, [r2, #12]
}
 80081e4:	bf00      	nop
 80081e6:	3714      	adds	r7, #20
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr
 80081f0:	e000ed00 	.word	0xe000ed00

080081f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80081f4:	b480      	push	{r7}
 80081f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80081f8:	4b04      	ldr	r3, [pc, #16]	; (800820c <__NVIC_GetPriorityGrouping+0x18>)
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	0a1b      	lsrs	r3, r3, #8
 80081fe:	f003 0307 	and.w	r3, r3, #7
}
 8008202:	4618      	mov	r0, r3
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr
 800820c:	e000ed00 	.word	0xe000ed00

08008210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	4603      	mov	r3, r0
 8008218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800821a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800821e:	2b00      	cmp	r3, #0
 8008220:	db0b      	blt.n	800823a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008222:	79fb      	ldrb	r3, [r7, #7]
 8008224:	f003 021f 	and.w	r2, r3, #31
 8008228:	4907      	ldr	r1, [pc, #28]	; (8008248 <__NVIC_EnableIRQ+0x38>)
 800822a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800822e:	095b      	lsrs	r3, r3, #5
 8008230:	2001      	movs	r0, #1
 8008232:	fa00 f202 	lsl.w	r2, r0, r2
 8008236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800823a:	bf00      	nop
 800823c:	370c      	adds	r7, #12
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr
 8008246:	bf00      	nop
 8008248:	e000e100 	.word	0xe000e100

0800824c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	4603      	mov	r3, r0
 8008254:	6039      	str	r1, [r7, #0]
 8008256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800825c:	2b00      	cmp	r3, #0
 800825e:	db0a      	blt.n	8008276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	b2da      	uxtb	r2, r3
 8008264:	490c      	ldr	r1, [pc, #48]	; (8008298 <__NVIC_SetPriority+0x4c>)
 8008266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800826a:	0112      	lsls	r2, r2, #4
 800826c:	b2d2      	uxtb	r2, r2
 800826e:	440b      	add	r3, r1
 8008270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008274:	e00a      	b.n	800828c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	b2da      	uxtb	r2, r3
 800827a:	4908      	ldr	r1, [pc, #32]	; (800829c <__NVIC_SetPriority+0x50>)
 800827c:	79fb      	ldrb	r3, [r7, #7]
 800827e:	f003 030f 	and.w	r3, r3, #15
 8008282:	3b04      	subs	r3, #4
 8008284:	0112      	lsls	r2, r2, #4
 8008286:	b2d2      	uxtb	r2, r2
 8008288:	440b      	add	r3, r1
 800828a:	761a      	strb	r2, [r3, #24]
}
 800828c:	bf00      	nop
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr
 8008298:	e000e100 	.word	0xe000e100
 800829c:	e000ed00 	.word	0xe000ed00

080082a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b089      	sub	sp, #36	; 0x24
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	60b9      	str	r1, [r7, #8]
 80082aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f003 0307 	and.w	r3, r3, #7
 80082b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	f1c3 0307 	rsb	r3, r3, #7
 80082ba:	2b04      	cmp	r3, #4
 80082bc:	bf28      	it	cs
 80082be:	2304      	movcs	r3, #4
 80082c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	3304      	adds	r3, #4
 80082c6:	2b06      	cmp	r3, #6
 80082c8:	d902      	bls.n	80082d0 <NVIC_EncodePriority+0x30>
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	3b03      	subs	r3, #3
 80082ce:	e000      	b.n	80082d2 <NVIC_EncodePriority+0x32>
 80082d0:	2300      	movs	r3, #0
 80082d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082d4:	f04f 32ff 	mov.w	r2, #4294967295
 80082d8:	69bb      	ldr	r3, [r7, #24]
 80082da:	fa02 f303 	lsl.w	r3, r2, r3
 80082de:	43da      	mvns	r2, r3
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	401a      	ands	r2, r3
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80082e8:	f04f 31ff 	mov.w	r1, #4294967295
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	fa01 f303 	lsl.w	r3, r1, r3
 80082f2:	43d9      	mvns	r1, r3
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082f8:	4313      	orrs	r3, r2
         );
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3724      	adds	r7, #36	; 0x24
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b082      	sub	sp, #8
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f7ff ff4c 	bl	80081ac <__NVIC_SetPriorityGrouping>
}
 8008314:	bf00      	nop
 8008316:	3708      	adds	r7, #8
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800831c:	b580      	push	{r7, lr}
 800831e:	b086      	sub	sp, #24
 8008320:	af00      	add	r7, sp, #0
 8008322:	4603      	mov	r3, r0
 8008324:	60b9      	str	r1, [r7, #8]
 8008326:	607a      	str	r2, [r7, #4]
 8008328:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800832a:	2300      	movs	r3, #0
 800832c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800832e:	f7ff ff61 	bl	80081f4 <__NVIC_GetPriorityGrouping>
 8008332:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	68b9      	ldr	r1, [r7, #8]
 8008338:	6978      	ldr	r0, [r7, #20]
 800833a:	f7ff ffb1 	bl	80082a0 <NVIC_EncodePriority>
 800833e:	4602      	mov	r2, r0
 8008340:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008344:	4611      	mov	r1, r2
 8008346:	4618      	mov	r0, r3
 8008348:	f7ff ff80 	bl	800824c <__NVIC_SetPriority>
}
 800834c:	bf00      	nop
 800834e:	3718      	adds	r7, #24
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b082      	sub	sp, #8
 8008358:	af00      	add	r7, sp, #0
 800835a:	4603      	mov	r3, r0
 800835c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800835e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008362:	4618      	mov	r0, r3
 8008364:	f7ff ff54 	bl	8008210 <__NVIC_EnableIRQ>
}
 8008368:	bf00      	nop
 800836a:	3708      	adds	r7, #8
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b086      	sub	sp, #24
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008378:	2300      	movs	r3, #0
 800837a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800837c:	f7ff fee6 	bl	800814c <HAL_GetTick>
 8008380:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d101      	bne.n	800838c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	e099      	b.n	80084c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2202      	movs	r2, #2
 8008390:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f022 0201 	bic.w	r2, r2, #1
 80083aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80083ac:	e00f      	b.n	80083ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80083ae:	f7ff fecd 	bl	800814c <HAL_GetTick>
 80083b2:	4602      	mov	r2, r0
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	1ad3      	subs	r3, r2, r3
 80083b8:	2b05      	cmp	r3, #5
 80083ba:	d908      	bls.n	80083ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2220      	movs	r2, #32
 80083c0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2203      	movs	r2, #3
 80083c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80083ca:	2303      	movs	r3, #3
 80083cc:	e078      	b.n	80084c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f003 0301 	and.w	r3, r3, #1
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d1e8      	bne.n	80083ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	4b38      	ldr	r3, [pc, #224]	; (80084c8 <HAL_DMA_Init+0x158>)
 80083e8:	4013      	ands	r3, r2
 80083ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	685a      	ldr	r2, [r3, #4]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80083fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	691b      	ldr	r3, [r3, #16]
 8008400:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008406:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	699b      	ldr	r3, [r3, #24]
 800840c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008412:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6a1b      	ldr	r3, [r3, #32]
 8008418:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800841a:	697a      	ldr	r2, [r7, #20]
 800841c:	4313      	orrs	r3, r2
 800841e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008424:	2b04      	cmp	r3, #4
 8008426:	d107      	bne.n	8008438 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008430:	4313      	orrs	r3, r2
 8008432:	697a      	ldr	r2, [r7, #20]
 8008434:	4313      	orrs	r3, r2
 8008436:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	697a      	ldr	r2, [r7, #20]
 800843e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	695b      	ldr	r3, [r3, #20]
 8008446:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	f023 0307 	bic.w	r3, r3, #7
 800844e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	4313      	orrs	r3, r2
 8008458:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800845e:	2b04      	cmp	r3, #4
 8008460:	d117      	bne.n	8008492 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	4313      	orrs	r3, r2
 800846a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008470:	2b00      	cmp	r3, #0
 8008472:	d00e      	beq.n	8008492 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 fb01 	bl	8008a7c <DMA_CheckFifoParam>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d008      	beq.n	8008492 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2240      	movs	r2, #64	; 0x40
 8008484:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800848e:	2301      	movs	r3, #1
 8008490:	e016      	b.n	80084c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 fab8 	bl	8008a10 <DMA_CalcBaseAndBitshift>
 80084a0:	4603      	mov	r3, r0
 80084a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084a8:	223f      	movs	r2, #63	; 0x3f
 80084aa:	409a      	lsls	r2, r3
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2201      	movs	r2, #1
 80084ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80084be:	2300      	movs	r3, #0
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3718      	adds	r7, #24
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	f010803f 	.word	0xf010803f

080084cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b086      	sub	sp, #24
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	607a      	str	r2, [r7, #4]
 80084d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80084da:	2300      	movs	r3, #0
 80084dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d101      	bne.n	80084f2 <HAL_DMA_Start_IT+0x26>
 80084ee:	2302      	movs	r3, #2
 80084f0:	e040      	b.n	8008574 <HAL_DMA_Start_IT+0xa8>
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008500:	b2db      	uxtb	r3, r3
 8008502:	2b01      	cmp	r3, #1
 8008504:	d12f      	bne.n	8008566 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2202      	movs	r2, #2
 800850a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2200      	movs	r2, #0
 8008512:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	68b9      	ldr	r1, [r7, #8]
 800851a:	68f8      	ldr	r0, [r7, #12]
 800851c:	f000 fa4a 	bl	80089b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008524:	223f      	movs	r2, #63	; 0x3f
 8008526:	409a      	lsls	r2, r3
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	681a      	ldr	r2, [r3, #0]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f042 0216 	orr.w	r2, r2, #22
 800853a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008540:	2b00      	cmp	r3, #0
 8008542:	d007      	beq.n	8008554 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f042 0208 	orr.w	r2, r2, #8
 8008552:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f042 0201 	orr.w	r2, r2, #1
 8008562:	601a      	str	r2, [r3, #0]
 8008564:	e005      	b.n	8008572 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2200      	movs	r2, #0
 800856a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800856e:	2302      	movs	r3, #2
 8008570:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008572:	7dfb      	ldrb	r3, [r7, #23]
}
 8008574:	4618      	mov	r0, r3
 8008576:	3718      	adds	r7, #24
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008588:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800858a:	f7ff fddf 	bl	800814c <HAL_GetTick>
 800858e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008596:	b2db      	uxtb	r3, r3
 8008598:	2b02      	cmp	r3, #2
 800859a:	d008      	beq.n	80085ae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2280      	movs	r2, #128	; 0x80
 80085a0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e052      	b.n	8008654 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f022 0216 	bic.w	r2, r2, #22
 80085bc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	695a      	ldr	r2, [r3, #20]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80085cc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d103      	bne.n	80085de <HAL_DMA_Abort+0x62>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d007      	beq.n	80085ee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f022 0208 	bic.w	r2, r2, #8
 80085ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f022 0201 	bic.w	r2, r2, #1
 80085fc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80085fe:	e013      	b.n	8008628 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008600:	f7ff fda4 	bl	800814c <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	2b05      	cmp	r3, #5
 800860c:	d90c      	bls.n	8008628 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2220      	movs	r2, #32
 8008612:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2203      	movs	r2, #3
 8008618:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8008624:	2303      	movs	r3, #3
 8008626:	e015      	b.n	8008654 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	2b00      	cmp	r3, #0
 8008634:	d1e4      	bne.n	8008600 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800863a:	223f      	movs	r2, #63	; 0x3f
 800863c:	409a      	lsls	r2, r3
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2201      	movs	r2, #1
 8008646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800866a:	b2db      	uxtb	r3, r3
 800866c:	2b02      	cmp	r3, #2
 800866e:	d004      	beq.n	800867a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2280      	movs	r2, #128	; 0x80
 8008674:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	e00c      	b.n	8008694 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2205      	movs	r2, #5
 800867e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f022 0201 	bic.w	r2, r2, #1
 8008690:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b086      	sub	sp, #24
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80086a8:	2300      	movs	r3, #0
 80086aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80086ac:	4b8e      	ldr	r3, [pc, #568]	; (80088e8 <HAL_DMA_IRQHandler+0x248>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a8e      	ldr	r2, [pc, #568]	; (80088ec <HAL_DMA_IRQHandler+0x24c>)
 80086b2:	fba2 2303 	umull	r2, r3, r2, r3
 80086b6:	0a9b      	lsrs	r3, r3, #10
 80086b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086ca:	2208      	movs	r2, #8
 80086cc:	409a      	lsls	r2, r3
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	4013      	ands	r3, r2
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d01a      	beq.n	800870c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 0304 	and.w	r3, r3, #4
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d013      	beq.n	800870c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f022 0204 	bic.w	r2, r2, #4
 80086f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086f8:	2208      	movs	r2, #8
 80086fa:	409a      	lsls	r2, r3
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008704:	f043 0201 	orr.w	r2, r3, #1
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008710:	2201      	movs	r2, #1
 8008712:	409a      	lsls	r2, r3
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	4013      	ands	r3, r2
 8008718:	2b00      	cmp	r3, #0
 800871a:	d012      	beq.n	8008742 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	695b      	ldr	r3, [r3, #20]
 8008722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008726:	2b00      	cmp	r3, #0
 8008728:	d00b      	beq.n	8008742 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800872e:	2201      	movs	r2, #1
 8008730:	409a      	lsls	r2, r3
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800873a:	f043 0202 	orr.w	r2, r3, #2
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008746:	2204      	movs	r2, #4
 8008748:	409a      	lsls	r2, r3
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	4013      	ands	r3, r2
 800874e:	2b00      	cmp	r3, #0
 8008750:	d012      	beq.n	8008778 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f003 0302 	and.w	r3, r3, #2
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00b      	beq.n	8008778 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008764:	2204      	movs	r2, #4
 8008766:	409a      	lsls	r2, r3
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008770:	f043 0204 	orr.w	r2, r3, #4
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800877c:	2210      	movs	r2, #16
 800877e:	409a      	lsls	r2, r3
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	4013      	ands	r3, r2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d043      	beq.n	8008810 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f003 0308 	and.w	r3, r3, #8
 8008792:	2b00      	cmp	r3, #0
 8008794:	d03c      	beq.n	8008810 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800879a:	2210      	movs	r2, #16
 800879c:	409a      	lsls	r2, r3
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d018      	beq.n	80087e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d108      	bne.n	80087d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d024      	beq.n	8008810 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	4798      	blx	r3
 80087ce:	e01f      	b.n	8008810 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d01b      	beq.n	8008810 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	4798      	blx	r3
 80087e0:	e016      	b.n	8008810 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d107      	bne.n	8008800 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f022 0208 	bic.w	r2, r2, #8
 80087fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008804:	2b00      	cmp	r3, #0
 8008806:	d003      	beq.n	8008810 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008814:	2220      	movs	r2, #32
 8008816:	409a      	lsls	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	4013      	ands	r3, r2
 800881c:	2b00      	cmp	r3, #0
 800881e:	f000 808f 	beq.w	8008940 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f003 0310 	and.w	r3, r3, #16
 800882c:	2b00      	cmp	r3, #0
 800882e:	f000 8087 	beq.w	8008940 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008836:	2220      	movs	r2, #32
 8008838:	409a      	lsls	r2, r3
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008844:	b2db      	uxtb	r3, r3
 8008846:	2b05      	cmp	r3, #5
 8008848:	d136      	bne.n	80088b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f022 0216 	bic.w	r2, r2, #22
 8008858:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	695a      	ldr	r2, [r3, #20]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008868:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800886e:	2b00      	cmp	r3, #0
 8008870:	d103      	bne.n	800887a <HAL_DMA_IRQHandler+0x1da>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008876:	2b00      	cmp	r3, #0
 8008878:	d007      	beq.n	800888a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f022 0208 	bic.w	r2, r2, #8
 8008888:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800888e:	223f      	movs	r2, #63	; 0x3f
 8008890:	409a      	lsls	r2, r3
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2201      	movs	r2, #1
 800889a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d07e      	beq.n	80089ac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	4798      	blx	r3
        }
        return;
 80088b6:	e079      	b.n	80089ac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d01d      	beq.n	8008902 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d10d      	bne.n	80088f0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d031      	beq.n	8008940 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	4798      	blx	r3
 80088e4:	e02c      	b.n	8008940 <HAL_DMA_IRQHandler+0x2a0>
 80088e6:	bf00      	nop
 80088e8:	2000000c 	.word	0x2000000c
 80088ec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d023      	beq.n	8008940 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	4798      	blx	r3
 8008900:	e01e      	b.n	8008940 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800890c:	2b00      	cmp	r3, #0
 800890e:	d10f      	bne.n	8008930 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f022 0210 	bic.w	r2, r2, #16
 800891e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008934:	2b00      	cmp	r3, #0
 8008936:	d003      	beq.n	8008940 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008944:	2b00      	cmp	r3, #0
 8008946:	d032      	beq.n	80089ae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800894c:	f003 0301 	and.w	r3, r3, #1
 8008950:	2b00      	cmp	r3, #0
 8008952:	d022      	beq.n	800899a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2205      	movs	r2, #5
 8008958:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f022 0201 	bic.w	r2, r2, #1
 800896a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	3301      	adds	r3, #1
 8008970:	60bb      	str	r3, [r7, #8]
 8008972:	697a      	ldr	r2, [r7, #20]
 8008974:	429a      	cmp	r2, r3
 8008976:	d307      	bcc.n	8008988 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f003 0301 	and.w	r3, r3, #1
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1f2      	bne.n	800896c <HAL_DMA_IRQHandler+0x2cc>
 8008986:	e000      	b.n	800898a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008988:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d005      	beq.n	80089ae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	4798      	blx	r3
 80089aa:	e000      	b.n	80089ae <HAL_DMA_IRQHandler+0x30e>
        return;
 80089ac:	bf00      	nop
    }
  }
}
 80089ae:	3718      	adds	r7, #24
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b085      	sub	sp, #20
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	60f8      	str	r0, [r7, #12]
 80089bc:	60b9      	str	r1, [r7, #8]
 80089be:	607a      	str	r2, [r7, #4]
 80089c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80089d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	2b40      	cmp	r3, #64	; 0x40
 80089e0:	d108      	bne.n	80089f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	68ba      	ldr	r2, [r7, #8]
 80089f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80089f2:	e007      	b.n	8008a04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	68ba      	ldr	r2, [r7, #8]
 80089fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	60da      	str	r2, [r3, #12]
}
 8008a04:	bf00      	nop
 8008a06:	3714      	adds	r7, #20
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr

08008a10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b085      	sub	sp, #20
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	3b10      	subs	r3, #16
 8008a20:	4a14      	ldr	r2, [pc, #80]	; (8008a74 <DMA_CalcBaseAndBitshift+0x64>)
 8008a22:	fba2 2303 	umull	r2, r3, r2, r3
 8008a26:	091b      	lsrs	r3, r3, #4
 8008a28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008a2a:	4a13      	ldr	r2, [pc, #76]	; (8008a78 <DMA_CalcBaseAndBitshift+0x68>)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	4413      	add	r3, r2
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	461a      	mov	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2b03      	cmp	r3, #3
 8008a3c:	d909      	bls.n	8008a52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008a46:	f023 0303 	bic.w	r3, r3, #3
 8008a4a:	1d1a      	adds	r2, r3, #4
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	659a      	str	r2, [r3, #88]	; 0x58
 8008a50:	e007      	b.n	8008a62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008a5a:	f023 0303 	bic.w	r3, r3, #3
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3714      	adds	r7, #20
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	aaaaaaab 	.word	0xaaaaaaab
 8008a78:	08015188 	.word	0x08015188

08008a7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a84:	2300      	movs	r3, #0
 8008a86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d11f      	bne.n	8008ad6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	2b03      	cmp	r3, #3
 8008a9a:	d856      	bhi.n	8008b4a <DMA_CheckFifoParam+0xce>
 8008a9c:	a201      	add	r2, pc, #4	; (adr r2, 8008aa4 <DMA_CheckFifoParam+0x28>)
 8008a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa2:	bf00      	nop
 8008aa4:	08008ab5 	.word	0x08008ab5
 8008aa8:	08008ac7 	.word	0x08008ac7
 8008aac:	08008ab5 	.word	0x08008ab5
 8008ab0:	08008b4b 	.word	0x08008b4b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ab8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d046      	beq.n	8008b4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008ac4:	e043      	b.n	8008b4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008ace:	d140      	bne.n	8008b52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008ad4:	e03d      	b.n	8008b52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	699b      	ldr	r3, [r3, #24]
 8008ada:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ade:	d121      	bne.n	8008b24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	2b03      	cmp	r3, #3
 8008ae4:	d837      	bhi.n	8008b56 <DMA_CheckFifoParam+0xda>
 8008ae6:	a201      	add	r2, pc, #4	; (adr r2, 8008aec <DMA_CheckFifoParam+0x70>)
 8008ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aec:	08008afd 	.word	0x08008afd
 8008af0:	08008b03 	.word	0x08008b03
 8008af4:	08008afd 	.word	0x08008afd
 8008af8:	08008b15 	.word	0x08008b15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008afc:	2301      	movs	r3, #1
 8008afe:	73fb      	strb	r3, [r7, #15]
      break;
 8008b00:	e030      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d025      	beq.n	8008b5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b12:	e022      	b.n	8008b5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b18:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008b1c:	d11f      	bne.n	8008b5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008b22:	e01c      	b.n	8008b5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b02      	cmp	r3, #2
 8008b28:	d903      	bls.n	8008b32 <DMA_CheckFifoParam+0xb6>
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	2b03      	cmp	r3, #3
 8008b2e:	d003      	beq.n	8008b38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008b30:	e018      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	73fb      	strb	r3, [r7, #15]
      break;
 8008b36:	e015      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00e      	beq.n	8008b62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008b44:	2301      	movs	r3, #1
 8008b46:	73fb      	strb	r3, [r7, #15]
      break;
 8008b48:	e00b      	b.n	8008b62 <DMA_CheckFifoParam+0xe6>
      break;
 8008b4a:	bf00      	nop
 8008b4c:	e00a      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
      break;
 8008b4e:	bf00      	nop
 8008b50:	e008      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
      break;
 8008b52:	bf00      	nop
 8008b54:	e006      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
      break;
 8008b56:	bf00      	nop
 8008b58:	e004      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
      break;
 8008b5a:	bf00      	nop
 8008b5c:	e002      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
      break;   
 8008b5e:	bf00      	nop
 8008b60:	e000      	b.n	8008b64 <DMA_CheckFifoParam+0xe8>
      break;
 8008b62:	bf00      	nop
    }
  } 
  
  return status; 
 8008b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3714      	adds	r7, #20
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b70:	4770      	bx	lr
 8008b72:	bf00      	nop

08008b74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b089      	sub	sp, #36	; 0x24
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008b82:	2300      	movs	r3, #0
 8008b84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008b86:	2300      	movs	r3, #0
 8008b88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	61fb      	str	r3, [r7, #28]
 8008b8e:	e177      	b.n	8008e80 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008b90:	2201      	movs	r2, #1
 8008b92:	69fb      	ldr	r3, [r7, #28]
 8008b94:	fa02 f303 	lsl.w	r3, r2, r3
 8008b98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	697a      	ldr	r2, [r7, #20]
 8008ba0:	4013      	ands	r3, r2
 8008ba2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008ba4:	693a      	ldr	r2, [r7, #16]
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	f040 8166 	bne.w	8008e7a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	f003 0303 	and.w	r3, r3, #3
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d005      	beq.n	8008bc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d130      	bne.n	8008c28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008bcc:	69fb      	ldr	r3, [r7, #28]
 8008bce:	005b      	lsls	r3, r3, #1
 8008bd0:	2203      	movs	r2, #3
 8008bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd6:	43db      	mvns	r3, r3
 8008bd8:	69ba      	ldr	r2, [r7, #24]
 8008bda:	4013      	ands	r3, r2
 8008bdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	68da      	ldr	r2, [r3, #12]
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	005b      	lsls	r3, r3, #1
 8008be6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bea:	69ba      	ldr	r2, [r7, #24]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	69ba      	ldr	r2, [r7, #24]
 8008bf4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	69fb      	ldr	r3, [r7, #28]
 8008c00:	fa02 f303 	lsl.w	r3, r2, r3
 8008c04:	43db      	mvns	r3, r3
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	4013      	ands	r3, r2
 8008c0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	091b      	lsrs	r3, r3, #4
 8008c12:	f003 0201 	and.w	r2, r3, #1
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	fa02 f303 	lsl.w	r3, r2, r3
 8008c1c:	69ba      	ldr	r2, [r7, #24]
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	69ba      	ldr	r2, [r7, #24]
 8008c26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	f003 0303 	and.w	r3, r3, #3
 8008c30:	2b03      	cmp	r3, #3
 8008c32:	d017      	beq.n	8008c64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	005b      	lsls	r3, r3, #1
 8008c3e:	2203      	movs	r2, #3
 8008c40:	fa02 f303 	lsl.w	r3, r2, r3
 8008c44:	43db      	mvns	r3, r3
 8008c46:	69ba      	ldr	r2, [r7, #24]
 8008c48:	4013      	ands	r3, r2
 8008c4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	689a      	ldr	r2, [r3, #8]
 8008c50:	69fb      	ldr	r3, [r7, #28]
 8008c52:	005b      	lsls	r3, r3, #1
 8008c54:	fa02 f303 	lsl.w	r3, r2, r3
 8008c58:	69ba      	ldr	r2, [r7, #24]
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	69ba      	ldr	r2, [r7, #24]
 8008c62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	f003 0303 	and.w	r3, r3, #3
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d123      	bne.n	8008cb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008c70:	69fb      	ldr	r3, [r7, #28]
 8008c72:	08da      	lsrs	r2, r3, #3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	3208      	adds	r2, #8
 8008c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	f003 0307 	and.w	r3, r3, #7
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	220f      	movs	r2, #15
 8008c88:	fa02 f303 	lsl.w	r3, r2, r3
 8008c8c:	43db      	mvns	r3, r3
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	4013      	ands	r3, r2
 8008c92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	691a      	ldr	r2, [r3, #16]
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	f003 0307 	and.w	r3, r3, #7
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ca4:	69ba      	ldr	r2, [r7, #24]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	08da      	lsrs	r2, r3, #3
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	3208      	adds	r2, #8
 8008cb2:	69b9      	ldr	r1, [r7, #24]
 8008cb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	005b      	lsls	r3, r3, #1
 8008cc2:	2203      	movs	r2, #3
 8008cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc8:	43db      	mvns	r3, r3
 8008cca:	69ba      	ldr	r2, [r7, #24]
 8008ccc:	4013      	ands	r3, r2
 8008cce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	f003 0203 	and.w	r2, r3, #3
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	005b      	lsls	r3, r3, #1
 8008cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce0:	69ba      	ldr	r2, [r7, #24]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	69ba      	ldr	r2, [r7, #24]
 8008cea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	f000 80c0 	beq.w	8008e7a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	60fb      	str	r3, [r7, #12]
 8008cfe:	4b66      	ldr	r3, [pc, #408]	; (8008e98 <HAL_GPIO_Init+0x324>)
 8008d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d02:	4a65      	ldr	r2, [pc, #404]	; (8008e98 <HAL_GPIO_Init+0x324>)
 8008d04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008d08:	6453      	str	r3, [r2, #68]	; 0x44
 8008d0a:	4b63      	ldr	r3, [pc, #396]	; (8008e98 <HAL_GPIO_Init+0x324>)
 8008d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d12:	60fb      	str	r3, [r7, #12]
 8008d14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d16:	4a61      	ldr	r2, [pc, #388]	; (8008e9c <HAL_GPIO_Init+0x328>)
 8008d18:	69fb      	ldr	r3, [r7, #28]
 8008d1a:	089b      	lsrs	r3, r3, #2
 8008d1c:	3302      	adds	r3, #2
 8008d1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008d24:	69fb      	ldr	r3, [r7, #28]
 8008d26:	f003 0303 	and.w	r3, r3, #3
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	220f      	movs	r2, #15
 8008d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d32:	43db      	mvns	r3, r3
 8008d34:	69ba      	ldr	r2, [r7, #24]
 8008d36:	4013      	ands	r3, r2
 8008d38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a58      	ldr	r2, [pc, #352]	; (8008ea0 <HAL_GPIO_Init+0x32c>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d037      	beq.n	8008db2 <HAL_GPIO_Init+0x23e>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a57      	ldr	r2, [pc, #348]	; (8008ea4 <HAL_GPIO_Init+0x330>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d031      	beq.n	8008dae <HAL_GPIO_Init+0x23a>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a56      	ldr	r2, [pc, #344]	; (8008ea8 <HAL_GPIO_Init+0x334>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d02b      	beq.n	8008daa <HAL_GPIO_Init+0x236>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a55      	ldr	r2, [pc, #340]	; (8008eac <HAL_GPIO_Init+0x338>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d025      	beq.n	8008da6 <HAL_GPIO_Init+0x232>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a54      	ldr	r2, [pc, #336]	; (8008eb0 <HAL_GPIO_Init+0x33c>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d01f      	beq.n	8008da2 <HAL_GPIO_Init+0x22e>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a53      	ldr	r2, [pc, #332]	; (8008eb4 <HAL_GPIO_Init+0x340>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d019      	beq.n	8008d9e <HAL_GPIO_Init+0x22a>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4a52      	ldr	r2, [pc, #328]	; (8008eb8 <HAL_GPIO_Init+0x344>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d013      	beq.n	8008d9a <HAL_GPIO_Init+0x226>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a51      	ldr	r2, [pc, #324]	; (8008ebc <HAL_GPIO_Init+0x348>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d00d      	beq.n	8008d96 <HAL_GPIO_Init+0x222>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a50      	ldr	r2, [pc, #320]	; (8008ec0 <HAL_GPIO_Init+0x34c>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d007      	beq.n	8008d92 <HAL_GPIO_Init+0x21e>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a4f      	ldr	r2, [pc, #316]	; (8008ec4 <HAL_GPIO_Init+0x350>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d101      	bne.n	8008d8e <HAL_GPIO_Init+0x21a>
 8008d8a:	2309      	movs	r3, #9
 8008d8c:	e012      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008d8e:	230a      	movs	r3, #10
 8008d90:	e010      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008d92:	2308      	movs	r3, #8
 8008d94:	e00e      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008d96:	2307      	movs	r3, #7
 8008d98:	e00c      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008d9a:	2306      	movs	r3, #6
 8008d9c:	e00a      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008d9e:	2305      	movs	r3, #5
 8008da0:	e008      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008da2:	2304      	movs	r3, #4
 8008da4:	e006      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008da6:	2303      	movs	r3, #3
 8008da8:	e004      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008daa:	2302      	movs	r3, #2
 8008dac:	e002      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008dae:	2301      	movs	r3, #1
 8008db0:	e000      	b.n	8008db4 <HAL_GPIO_Init+0x240>
 8008db2:	2300      	movs	r3, #0
 8008db4:	69fa      	ldr	r2, [r7, #28]
 8008db6:	f002 0203 	and.w	r2, r2, #3
 8008dba:	0092      	lsls	r2, r2, #2
 8008dbc:	4093      	lsls	r3, r2
 8008dbe:	69ba      	ldr	r2, [r7, #24]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008dc4:	4935      	ldr	r1, [pc, #212]	; (8008e9c <HAL_GPIO_Init+0x328>)
 8008dc6:	69fb      	ldr	r3, [r7, #28]
 8008dc8:	089b      	lsrs	r3, r3, #2
 8008dca:	3302      	adds	r3, #2
 8008dcc:	69ba      	ldr	r2, [r7, #24]
 8008dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008dd2:	4b3d      	ldr	r3, [pc, #244]	; (8008ec8 <HAL_GPIO_Init+0x354>)
 8008dd4:	689b      	ldr	r3, [r3, #8]
 8008dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	43db      	mvns	r3, r3
 8008ddc:	69ba      	ldr	r2, [r7, #24]
 8008dde:	4013      	ands	r3, r2
 8008de0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	685b      	ldr	r3, [r3, #4]
 8008de6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d003      	beq.n	8008df6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008dee:	69ba      	ldr	r2, [r7, #24]
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008df6:	4a34      	ldr	r2, [pc, #208]	; (8008ec8 <HAL_GPIO_Init+0x354>)
 8008df8:	69bb      	ldr	r3, [r7, #24]
 8008dfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008dfc:	4b32      	ldr	r3, [pc, #200]	; (8008ec8 <HAL_GPIO_Init+0x354>)
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	43db      	mvns	r3, r3
 8008e06:	69ba      	ldr	r2, [r7, #24]
 8008e08:	4013      	ands	r3, r2
 8008e0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d003      	beq.n	8008e20 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008e20:	4a29      	ldr	r2, [pc, #164]	; (8008ec8 <HAL_GPIO_Init+0x354>)
 8008e22:	69bb      	ldr	r3, [r7, #24]
 8008e24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008e26:	4b28      	ldr	r3, [pc, #160]	; (8008ec8 <HAL_GPIO_Init+0x354>)
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e2c:	693b      	ldr	r3, [r7, #16]
 8008e2e:	43db      	mvns	r3, r3
 8008e30:	69ba      	ldr	r2, [r7, #24]
 8008e32:	4013      	ands	r3, r2
 8008e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d003      	beq.n	8008e4a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008e42:	69ba      	ldr	r2, [r7, #24]
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008e4a:	4a1f      	ldr	r2, [pc, #124]	; (8008ec8 <HAL_GPIO_Init+0x354>)
 8008e4c:	69bb      	ldr	r3, [r7, #24]
 8008e4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008e50:	4b1d      	ldr	r3, [pc, #116]	; (8008ec8 <HAL_GPIO_Init+0x354>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e56:	693b      	ldr	r3, [r7, #16]
 8008e58:	43db      	mvns	r3, r3
 8008e5a:	69ba      	ldr	r2, [r7, #24]
 8008e5c:	4013      	ands	r3, r2
 8008e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d003      	beq.n	8008e74 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008e6c:	69ba      	ldr	r2, [r7, #24]
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008e74:	4a14      	ldr	r2, [pc, #80]	; (8008ec8 <HAL_GPIO_Init+0x354>)
 8008e76:	69bb      	ldr	r3, [r7, #24]
 8008e78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	61fb      	str	r3, [r7, #28]
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	2b0f      	cmp	r3, #15
 8008e84:	f67f ae84 	bls.w	8008b90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008e88:	bf00      	nop
 8008e8a:	bf00      	nop
 8008e8c:	3724      	adds	r7, #36	; 0x24
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	40023800 	.word	0x40023800
 8008e9c:	40013800 	.word	0x40013800
 8008ea0:	40020000 	.word	0x40020000
 8008ea4:	40020400 	.word	0x40020400
 8008ea8:	40020800 	.word	0x40020800
 8008eac:	40020c00 	.word	0x40020c00
 8008eb0:	40021000 	.word	0x40021000
 8008eb4:	40021400 	.word	0x40021400
 8008eb8:	40021800 	.word	0x40021800
 8008ebc:	40021c00 	.word	0x40021c00
 8008ec0:	40022000 	.word	0x40022000
 8008ec4:	40022400 	.word	0x40022400
 8008ec8:	40013c00 	.word	0x40013c00

08008ecc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	691a      	ldr	r2, [r3, #16]
 8008edc:	887b      	ldrh	r3, [r7, #2]
 8008ede:	4013      	ands	r3, r2
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d002      	beq.n	8008eea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	73fb      	strb	r3, [r7, #15]
 8008ee8:	e001      	b.n	8008eee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008eea:	2300      	movs	r3, #0
 8008eec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3714      	adds	r7, #20
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b083      	sub	sp, #12
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	460b      	mov	r3, r1
 8008f06:	807b      	strh	r3, [r7, #2]
 8008f08:	4613      	mov	r3, r2
 8008f0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008f0c:	787b      	ldrb	r3, [r7, #1]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d003      	beq.n	8008f1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008f12:	887a      	ldrh	r2, [r7, #2]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008f18:	e003      	b.n	8008f22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008f1a:	887b      	ldrh	r3, [r7, #2]
 8008f1c:	041a      	lsls	r2, r3, #16
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	619a      	str	r2, [r3, #24]
}
 8008f22:	bf00      	nop
 8008f24:	370c      	adds	r7, #12
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
	...

08008f30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	4603      	mov	r3, r0
 8008f38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008f3a:	4b08      	ldr	r3, [pc, #32]	; (8008f5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f3c:	695a      	ldr	r2, [r3, #20]
 8008f3e:	88fb      	ldrh	r3, [r7, #6]
 8008f40:	4013      	ands	r3, r2
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d006      	beq.n	8008f54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008f46:	4a05      	ldr	r2, [pc, #20]	; (8008f5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f48:	88fb      	ldrh	r3, [r7, #6]
 8008f4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008f4c:	88fb      	ldrh	r3, [r7, #6]
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fa faaa 	bl	80034a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8008f54:	bf00      	nop
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	40013c00 	.word	0x40013c00

08008f60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e12b      	b.n	80091ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d106      	bne.n	8008f8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f7fe fbd0 	bl	800772c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2224      	movs	r2, #36	; 0x24
 8008f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f022 0201 	bic.w	r2, r2, #1
 8008fa2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	681a      	ldr	r2, [r3, #0]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008fb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008fc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008fc4:	f001 fc8c 	bl	800a8e0 <HAL_RCC_GetPCLK1Freq>
 8008fc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	4a81      	ldr	r2, [pc, #516]	; (80091d4 <HAL_I2C_Init+0x274>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d807      	bhi.n	8008fe4 <HAL_I2C_Init+0x84>
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	4a80      	ldr	r2, [pc, #512]	; (80091d8 <HAL_I2C_Init+0x278>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	bf94      	ite	ls
 8008fdc:	2301      	movls	r3, #1
 8008fde:	2300      	movhi	r3, #0
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	e006      	b.n	8008ff2 <HAL_I2C_Init+0x92>
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	4a7d      	ldr	r2, [pc, #500]	; (80091dc <HAL_I2C_Init+0x27c>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	bf94      	ite	ls
 8008fec:	2301      	movls	r3, #1
 8008fee:	2300      	movhi	r3, #0
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d001      	beq.n	8008ffa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e0e7      	b.n	80091ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	4a78      	ldr	r2, [pc, #480]	; (80091e0 <HAL_I2C_Init+0x280>)
 8008ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8009002:	0c9b      	lsrs	r3, r3, #18
 8009004:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	430a      	orrs	r2, r1
 8009018:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	6a1b      	ldr	r3, [r3, #32]
 8009020:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	4a6a      	ldr	r2, [pc, #424]	; (80091d4 <HAL_I2C_Init+0x274>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d802      	bhi.n	8009034 <HAL_I2C_Init+0xd4>
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	3301      	adds	r3, #1
 8009032:	e009      	b.n	8009048 <HAL_I2C_Init+0xe8>
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800903a:	fb02 f303 	mul.w	r3, r2, r3
 800903e:	4a69      	ldr	r2, [pc, #420]	; (80091e4 <HAL_I2C_Init+0x284>)
 8009040:	fba2 2303 	umull	r2, r3, r2, r3
 8009044:	099b      	lsrs	r3, r3, #6
 8009046:	3301      	adds	r3, #1
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	6812      	ldr	r2, [r2, #0]
 800904c:	430b      	orrs	r3, r1
 800904e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	69db      	ldr	r3, [r3, #28]
 8009056:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800905a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	495c      	ldr	r1, [pc, #368]	; (80091d4 <HAL_I2C_Init+0x274>)
 8009064:	428b      	cmp	r3, r1
 8009066:	d819      	bhi.n	800909c <HAL_I2C_Init+0x13c>
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	1e59      	subs	r1, r3, #1
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	005b      	lsls	r3, r3, #1
 8009072:	fbb1 f3f3 	udiv	r3, r1, r3
 8009076:	1c59      	adds	r1, r3, #1
 8009078:	f640 73fc 	movw	r3, #4092	; 0xffc
 800907c:	400b      	ands	r3, r1
 800907e:	2b00      	cmp	r3, #0
 8009080:	d00a      	beq.n	8009098 <HAL_I2C_Init+0x138>
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	1e59      	subs	r1, r3, #1
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	005b      	lsls	r3, r3, #1
 800908c:	fbb1 f3f3 	udiv	r3, r1, r3
 8009090:	3301      	adds	r3, #1
 8009092:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009096:	e051      	b.n	800913c <HAL_I2C_Init+0x1dc>
 8009098:	2304      	movs	r3, #4
 800909a:	e04f      	b.n	800913c <HAL_I2C_Init+0x1dc>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d111      	bne.n	80090c8 <HAL_I2C_Init+0x168>
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	1e58      	subs	r0, r3, #1
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6859      	ldr	r1, [r3, #4]
 80090ac:	460b      	mov	r3, r1
 80090ae:	005b      	lsls	r3, r3, #1
 80090b0:	440b      	add	r3, r1
 80090b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80090b6:	3301      	adds	r3, #1
 80090b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090bc:	2b00      	cmp	r3, #0
 80090be:	bf0c      	ite	eq
 80090c0:	2301      	moveq	r3, #1
 80090c2:	2300      	movne	r3, #0
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	e012      	b.n	80090ee <HAL_I2C_Init+0x18e>
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	1e58      	subs	r0, r3, #1
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6859      	ldr	r1, [r3, #4]
 80090d0:	460b      	mov	r3, r1
 80090d2:	009b      	lsls	r3, r3, #2
 80090d4:	440b      	add	r3, r1
 80090d6:	0099      	lsls	r1, r3, #2
 80090d8:	440b      	add	r3, r1
 80090da:	fbb0 f3f3 	udiv	r3, r0, r3
 80090de:	3301      	adds	r3, #1
 80090e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	bf0c      	ite	eq
 80090e8:	2301      	moveq	r3, #1
 80090ea:	2300      	movne	r3, #0
 80090ec:	b2db      	uxtb	r3, r3
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d001      	beq.n	80090f6 <HAL_I2C_Init+0x196>
 80090f2:	2301      	movs	r3, #1
 80090f4:	e022      	b.n	800913c <HAL_I2C_Init+0x1dc>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d10e      	bne.n	800911c <HAL_I2C_Init+0x1bc>
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	1e58      	subs	r0, r3, #1
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6859      	ldr	r1, [r3, #4]
 8009106:	460b      	mov	r3, r1
 8009108:	005b      	lsls	r3, r3, #1
 800910a:	440b      	add	r3, r1
 800910c:	fbb0 f3f3 	udiv	r3, r0, r3
 8009110:	3301      	adds	r3, #1
 8009112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009116:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800911a:	e00f      	b.n	800913c <HAL_I2C_Init+0x1dc>
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	1e58      	subs	r0, r3, #1
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6859      	ldr	r1, [r3, #4]
 8009124:	460b      	mov	r3, r1
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	440b      	add	r3, r1
 800912a:	0099      	lsls	r1, r3, #2
 800912c:	440b      	add	r3, r1
 800912e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009132:	3301      	adds	r3, #1
 8009134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009138:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800913c:	6879      	ldr	r1, [r7, #4]
 800913e:	6809      	ldr	r1, [r1, #0]
 8009140:	4313      	orrs	r3, r2
 8009142:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	69da      	ldr	r2, [r3, #28]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6a1b      	ldr	r3, [r3, #32]
 8009156:	431a      	orrs	r2, r3
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	430a      	orrs	r2, r1
 800915e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800916a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800916e:	687a      	ldr	r2, [r7, #4]
 8009170:	6911      	ldr	r1, [r2, #16]
 8009172:	687a      	ldr	r2, [r7, #4]
 8009174:	68d2      	ldr	r2, [r2, #12]
 8009176:	4311      	orrs	r1, r2
 8009178:	687a      	ldr	r2, [r7, #4]
 800917a:	6812      	ldr	r2, [r2, #0]
 800917c:	430b      	orrs	r3, r1
 800917e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68db      	ldr	r3, [r3, #12]
 8009186:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	695a      	ldr	r2, [r3, #20]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	699b      	ldr	r3, [r3, #24]
 8009192:	431a      	orrs	r2, r3
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	430a      	orrs	r2, r1
 800919a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f042 0201 	orr.w	r2, r2, #1
 80091aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2220      	movs	r2, #32
 80091b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3710      	adds	r7, #16
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	000186a0 	.word	0x000186a0
 80091d8:	001e847f 	.word	0x001e847f
 80091dc:	003d08ff 	.word	0x003d08ff
 80091e0:	431bde83 	.word	0x431bde83
 80091e4:	10624dd3 	.word	0x10624dd3

080091e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b088      	sub	sp, #32
 80091ec:	af02      	add	r7, sp, #8
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	607a      	str	r2, [r7, #4]
 80091f2:	461a      	mov	r2, r3
 80091f4:	460b      	mov	r3, r1
 80091f6:	817b      	strh	r3, [r7, #10]
 80091f8:	4613      	mov	r3, r2
 80091fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80091fc:	f7fe ffa6 	bl	800814c <HAL_GetTick>
 8009200:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009208:	b2db      	uxtb	r3, r3
 800920a:	2b20      	cmp	r3, #32
 800920c:	f040 80e0 	bne.w	80093d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	2319      	movs	r3, #25
 8009216:	2201      	movs	r2, #1
 8009218:	4970      	ldr	r1, [pc, #448]	; (80093dc <HAL_I2C_Master_Transmit+0x1f4>)
 800921a:	68f8      	ldr	r0, [r7, #12]
 800921c:	f000 fc7e 	bl	8009b1c <I2C_WaitOnFlagUntilTimeout>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d001      	beq.n	800922a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8009226:	2302      	movs	r3, #2
 8009228:	e0d3      	b.n	80093d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009230:	2b01      	cmp	r3, #1
 8009232:	d101      	bne.n	8009238 <HAL_I2C_Master_Transmit+0x50>
 8009234:	2302      	movs	r3, #2
 8009236:	e0cc      	b.n	80093d2 <HAL_I2C_Master_Transmit+0x1ea>
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2201      	movs	r2, #1
 800923c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f003 0301 	and.w	r3, r3, #1
 800924a:	2b01      	cmp	r3, #1
 800924c:	d007      	beq.n	800925e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f042 0201 	orr.w	r2, r2, #1
 800925c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800926c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2221      	movs	r2, #33	; 0x21
 8009272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	2210      	movs	r2, #16
 800927a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2200      	movs	r2, #0
 8009282:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	687a      	ldr	r2, [r7, #4]
 8009288:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	893a      	ldrh	r2, [r7, #8]
 800928e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009294:	b29a      	uxth	r2, r3
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	4a50      	ldr	r2, [pc, #320]	; (80093e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800929e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80092a0:	8979      	ldrh	r1, [r7, #10]
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	6a3a      	ldr	r2, [r7, #32]
 80092a6:	68f8      	ldr	r0, [r7, #12]
 80092a8:	f000 fae8 	bl	800987c <I2C_MasterRequestWrite>
 80092ac:	4603      	mov	r3, r0
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d001      	beq.n	80092b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80092b2:	2301      	movs	r3, #1
 80092b4:	e08d      	b.n	80093d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80092b6:	2300      	movs	r3, #0
 80092b8:	613b      	str	r3, [r7, #16]
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	695b      	ldr	r3, [r3, #20]
 80092c0:	613b      	str	r3, [r7, #16]
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	699b      	ldr	r3, [r3, #24]
 80092c8:	613b      	str	r3, [r7, #16]
 80092ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80092cc:	e066      	b.n	800939c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092ce:	697a      	ldr	r2, [r7, #20]
 80092d0:	6a39      	ldr	r1, [r7, #32]
 80092d2:	68f8      	ldr	r0, [r7, #12]
 80092d4:	f000 fd3c 	bl	8009d50 <I2C_WaitOnTXEFlagUntilTimeout>
 80092d8:	4603      	mov	r3, r0
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00d      	beq.n	80092fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092e2:	2b04      	cmp	r3, #4
 80092e4:	d107      	bne.n	80092f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	681a      	ldr	r2, [r3, #0]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80092f6:	2301      	movs	r3, #1
 80092f8:	e06b      	b.n	80093d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092fe:	781a      	ldrb	r2, [r3, #0]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800930a:	1c5a      	adds	r2, r3, #1
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009314:	b29b      	uxth	r3, r3
 8009316:	3b01      	subs	r3, #1
 8009318:	b29a      	uxth	r2, r3
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009322:	3b01      	subs	r3, #1
 8009324:	b29a      	uxth	r2, r3
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	695b      	ldr	r3, [r3, #20]
 8009330:	f003 0304 	and.w	r3, r3, #4
 8009334:	2b04      	cmp	r3, #4
 8009336:	d11b      	bne.n	8009370 <HAL_I2C_Master_Transmit+0x188>
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800933c:	2b00      	cmp	r3, #0
 800933e:	d017      	beq.n	8009370 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009344:	781a      	ldrb	r2, [r3, #0]
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009350:	1c5a      	adds	r2, r3, #1
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800935a:	b29b      	uxth	r3, r3
 800935c:	3b01      	subs	r3, #1
 800935e:	b29a      	uxth	r2, r3
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009368:	3b01      	subs	r3, #1
 800936a:	b29a      	uxth	r2, r3
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	6a39      	ldr	r1, [r7, #32]
 8009374:	68f8      	ldr	r0, [r7, #12]
 8009376:	f000 fd33 	bl	8009de0 <I2C_WaitOnBTFFlagUntilTimeout>
 800937a:	4603      	mov	r3, r0
 800937c:	2b00      	cmp	r3, #0
 800937e:	d00d      	beq.n	800939c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009384:	2b04      	cmp	r3, #4
 8009386:	d107      	bne.n	8009398 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	681a      	ldr	r2, [r3, #0]
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009396:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	e01a      	b.n	80093d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d194      	bne.n	80092ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	681a      	ldr	r2, [r3, #0]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2220      	movs	r2, #32
 80093b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2200      	movs	r2, #0
 80093c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2200      	movs	r2, #0
 80093c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80093cc:	2300      	movs	r3, #0
 80093ce:	e000      	b.n	80093d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80093d0:	2302      	movs	r3, #2
  }
}
 80093d2:	4618      	mov	r0, r3
 80093d4:	3718      	adds	r7, #24
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}
 80093da:	bf00      	nop
 80093dc:	00100002 	.word	0x00100002
 80093e0:	ffff0000 	.word	0xffff0000

080093e4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b08c      	sub	sp, #48	; 0x30
 80093e8:	af02      	add	r7, sp, #8
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	607a      	str	r2, [r7, #4]
 80093ee:	461a      	mov	r2, r3
 80093f0:	460b      	mov	r3, r1
 80093f2:	817b      	strh	r3, [r7, #10]
 80093f4:	4613      	mov	r3, r2
 80093f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80093f8:	f7fe fea8 	bl	800814c <HAL_GetTick>
 80093fc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009404:	b2db      	uxtb	r3, r3
 8009406:	2b20      	cmp	r3, #32
 8009408:	f040 8217 	bne.w	800983a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800940c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800940e:	9300      	str	r3, [sp, #0]
 8009410:	2319      	movs	r3, #25
 8009412:	2201      	movs	r2, #1
 8009414:	497c      	ldr	r1, [pc, #496]	; (8009608 <HAL_I2C_Master_Receive+0x224>)
 8009416:	68f8      	ldr	r0, [r7, #12]
 8009418:	f000 fb80 	bl	8009b1c <I2C_WaitOnFlagUntilTimeout>
 800941c:	4603      	mov	r3, r0
 800941e:	2b00      	cmp	r3, #0
 8009420:	d001      	beq.n	8009426 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8009422:	2302      	movs	r3, #2
 8009424:	e20a      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800942c:	2b01      	cmp	r3, #1
 800942e:	d101      	bne.n	8009434 <HAL_I2C_Master_Receive+0x50>
 8009430:	2302      	movs	r3, #2
 8009432:	e203      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f003 0301 	and.w	r3, r3, #1
 8009446:	2b01      	cmp	r3, #1
 8009448:	d007      	beq.n	800945a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f042 0201 	orr.w	r2, r2, #1
 8009458:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	681a      	ldr	r2, [r3, #0]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009468:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2222      	movs	r2, #34	; 0x22
 800946e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2210      	movs	r2, #16
 8009476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2200      	movs	r2, #0
 800947e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	893a      	ldrh	r2, [r7, #8]
 800948a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009490:	b29a      	uxth	r2, r3
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	4a5c      	ldr	r2, [pc, #368]	; (800960c <HAL_I2C_Master_Receive+0x228>)
 800949a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800949c:	8979      	ldrh	r1, [r7, #10]
 800949e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094a2:	68f8      	ldr	r0, [r7, #12]
 80094a4:	f000 fa6c 	bl	8009980 <I2C_MasterRequestRead>
 80094a8:	4603      	mov	r3, r0
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d001      	beq.n	80094b2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	e1c4      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d113      	bne.n	80094e2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094ba:	2300      	movs	r3, #0
 80094bc:	623b      	str	r3, [r7, #32]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	695b      	ldr	r3, [r3, #20]
 80094c4:	623b      	str	r3, [r7, #32]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	699b      	ldr	r3, [r3, #24]
 80094cc:	623b      	str	r3, [r7, #32]
 80094ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80094de:	601a      	str	r2, [r3, #0]
 80094e0:	e198      	b.n	8009814 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d11b      	bne.n	8009522 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094fa:	2300      	movs	r3, #0
 80094fc:	61fb      	str	r3, [r7, #28]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	695b      	ldr	r3, [r3, #20]
 8009504:	61fb      	str	r3, [r7, #28]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	699b      	ldr	r3, [r3, #24]
 800950c:	61fb      	str	r3, [r7, #28]
 800950e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	681a      	ldr	r2, [r3, #0]
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800951e:	601a      	str	r2, [r3, #0]
 8009520:	e178      	b.n	8009814 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009526:	2b02      	cmp	r3, #2
 8009528:	d11b      	bne.n	8009562 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009538:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	681a      	ldr	r2, [r3, #0]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009548:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800954a:	2300      	movs	r3, #0
 800954c:	61bb      	str	r3, [r7, #24]
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	695b      	ldr	r3, [r3, #20]
 8009554:	61bb      	str	r3, [r7, #24]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	699b      	ldr	r3, [r3, #24]
 800955c:	61bb      	str	r3, [r7, #24]
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	e158      	b.n	8009814 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	681a      	ldr	r2, [r3, #0]
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009570:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009572:	2300      	movs	r3, #0
 8009574:	617b      	str	r3, [r7, #20]
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	695b      	ldr	r3, [r3, #20]
 800957c:	617b      	str	r3, [r7, #20]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	699b      	ldr	r3, [r3, #24]
 8009584:	617b      	str	r3, [r7, #20]
 8009586:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009588:	e144      	b.n	8009814 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800958e:	2b03      	cmp	r3, #3
 8009590:	f200 80f1 	bhi.w	8009776 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009598:	2b01      	cmp	r3, #1
 800959a:	d123      	bne.n	80095e4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800959c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800959e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80095a0:	68f8      	ldr	r0, [r7, #12]
 80095a2:	f000 fc65 	bl	8009e70 <I2C_WaitOnRXNEFlagUntilTimeout>
 80095a6:	4603      	mov	r3, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d001      	beq.n	80095b0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	e145      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	691a      	ldr	r2, [r3, #16]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ba:	b2d2      	uxtb	r2, r2
 80095bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c2:	1c5a      	adds	r2, r3, #1
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095cc:	3b01      	subs	r3, #1
 80095ce:	b29a      	uxth	r2, r3
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095d8:	b29b      	uxth	r3, r3
 80095da:	3b01      	subs	r3, #1
 80095dc:	b29a      	uxth	r2, r3
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80095e2:	e117      	b.n	8009814 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095e8:	2b02      	cmp	r3, #2
 80095ea:	d14e      	bne.n	800968a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80095ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f2:	2200      	movs	r2, #0
 80095f4:	4906      	ldr	r1, [pc, #24]	; (8009610 <HAL_I2C_Master_Receive+0x22c>)
 80095f6:	68f8      	ldr	r0, [r7, #12]
 80095f8:	f000 fa90 	bl	8009b1c <I2C_WaitOnFlagUntilTimeout>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d008      	beq.n	8009614 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009602:	2301      	movs	r3, #1
 8009604:	e11a      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
 8009606:	bf00      	nop
 8009608:	00100002 	.word	0x00100002
 800960c:	ffff0000 	.word	0xffff0000
 8009610:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009622:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	691a      	ldr	r2, [r3, #16]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962e:	b2d2      	uxtb	r2, r2
 8009630:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009636:	1c5a      	adds	r2, r3, #1
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009640:	3b01      	subs	r3, #1
 8009642:	b29a      	uxth	r2, r3
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800964c:	b29b      	uxth	r3, r3
 800964e:	3b01      	subs	r3, #1
 8009650:	b29a      	uxth	r2, r3
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	691a      	ldr	r2, [r3, #16]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009660:	b2d2      	uxtb	r2, r2
 8009662:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009668:	1c5a      	adds	r2, r3, #1
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009672:	3b01      	subs	r3, #1
 8009674:	b29a      	uxth	r2, r3
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800967e:	b29b      	uxth	r3, r3
 8009680:	3b01      	subs	r3, #1
 8009682:	b29a      	uxth	r2, r3
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009688:	e0c4      	b.n	8009814 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800968a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009690:	2200      	movs	r2, #0
 8009692:	496c      	ldr	r1, [pc, #432]	; (8009844 <HAL_I2C_Master_Receive+0x460>)
 8009694:	68f8      	ldr	r0, [r7, #12]
 8009696:	f000 fa41 	bl	8009b1c <I2C_WaitOnFlagUntilTimeout>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d001      	beq.n	80096a4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80096a0:	2301      	movs	r3, #1
 80096a2:	e0cb      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	691a      	ldr	r2, [r3, #16]
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096be:	b2d2      	uxtb	r2, r2
 80096c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c6:	1c5a      	adds	r2, r3, #1
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096d0:	3b01      	subs	r3, #1
 80096d2:	b29a      	uxth	r2, r3
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096dc:	b29b      	uxth	r3, r3
 80096de:	3b01      	subs	r3, #1
 80096e0:	b29a      	uxth	r2, r3
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80096e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e8:	9300      	str	r3, [sp, #0]
 80096ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096ec:	2200      	movs	r2, #0
 80096ee:	4955      	ldr	r1, [pc, #340]	; (8009844 <HAL_I2C_Master_Receive+0x460>)
 80096f0:	68f8      	ldr	r0, [r7, #12]
 80096f2:	f000 fa13 	bl	8009b1c <I2C_WaitOnFlagUntilTimeout>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d001      	beq.n	8009700 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80096fc:	2301      	movs	r3, #1
 80096fe:	e09d      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800970e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	691a      	ldr	r2, [r3, #16]
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800971a:	b2d2      	uxtb	r2, r2
 800971c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009722:	1c5a      	adds	r2, r3, #1
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800972c:	3b01      	subs	r3, #1
 800972e:	b29a      	uxth	r2, r3
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009738:	b29b      	uxth	r3, r3
 800973a:	3b01      	subs	r3, #1
 800973c:	b29a      	uxth	r2, r3
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	691a      	ldr	r2, [r3, #16]
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800974c:	b2d2      	uxtb	r2, r2
 800974e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009754:	1c5a      	adds	r2, r3, #1
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800975e:	3b01      	subs	r3, #1
 8009760:	b29a      	uxth	r2, r3
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800976a:	b29b      	uxth	r3, r3
 800976c:	3b01      	subs	r3, #1
 800976e:	b29a      	uxth	r2, r3
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009774:	e04e      	b.n	8009814 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009778:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800977a:	68f8      	ldr	r0, [r7, #12]
 800977c:	f000 fb78 	bl	8009e70 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d001      	beq.n	800978a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e058      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	691a      	ldr	r2, [r3, #16]
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009794:	b2d2      	uxtb	r2, r2
 8009796:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800979c:	1c5a      	adds	r2, r3, #1
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097a6:	3b01      	subs	r3, #1
 80097a8:	b29a      	uxth	r2, r3
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097b2:	b29b      	uxth	r3, r3
 80097b4:	3b01      	subs	r3, #1
 80097b6:	b29a      	uxth	r2, r3
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	695b      	ldr	r3, [r3, #20]
 80097c2:	f003 0304 	and.w	r3, r3, #4
 80097c6:	2b04      	cmp	r3, #4
 80097c8:	d124      	bne.n	8009814 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097ce:	2b03      	cmp	r3, #3
 80097d0:	d107      	bne.n	80097e2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	681a      	ldr	r2, [r3, #0]
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097e0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	691a      	ldr	r2, [r3, #16]
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ec:	b2d2      	uxtb	r2, r2
 80097ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097f4:	1c5a      	adds	r2, r3, #1
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097fe:	3b01      	subs	r3, #1
 8009800:	b29a      	uxth	r2, r3
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800980a:	b29b      	uxth	r3, r3
 800980c:	3b01      	subs	r3, #1
 800980e:	b29a      	uxth	r2, r3
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009818:	2b00      	cmp	r3, #0
 800981a:	f47f aeb6 	bne.w	800958a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2220      	movs	r2, #32
 8009822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2200      	movs	r2, #0
 800982a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2200      	movs	r2, #0
 8009832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009836:	2300      	movs	r3, #0
 8009838:	e000      	b.n	800983c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800983a:	2302      	movs	r3, #2
  }
}
 800983c:	4618      	mov	r0, r3
 800983e:	3728      	adds	r7, #40	; 0x28
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}
 8009844:	00010004 	.word	0x00010004

08009848 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009856:	b2db      	uxtb	r3, r3
}
 8009858:	4618      	mov	r0, r3
 800985a:	370c      	adds	r7, #12
 800985c:	46bd      	mov	sp, r7
 800985e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009862:	4770      	bx	lr

08009864 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8009864:	b480      	push	{r7}
 8009866:	b083      	sub	sp, #12
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8009870:	4618      	mov	r0, r3
 8009872:	370c      	adds	r7, #12
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr

0800987c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b088      	sub	sp, #32
 8009880:	af02      	add	r7, sp, #8
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	607a      	str	r2, [r7, #4]
 8009886:	603b      	str	r3, [r7, #0]
 8009888:	460b      	mov	r3, r1
 800988a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009890:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	2b08      	cmp	r3, #8
 8009896:	d006      	beq.n	80098a6 <I2C_MasterRequestWrite+0x2a>
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	2b01      	cmp	r3, #1
 800989c:	d003      	beq.n	80098a6 <I2C_MasterRequestWrite+0x2a>
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80098a4:	d108      	bne.n	80098b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	681a      	ldr	r2, [r3, #0]
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098b4:	601a      	str	r2, [r3, #0]
 80098b6:	e00b      	b.n	80098d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098bc:	2b12      	cmp	r3, #18
 80098be:	d107      	bne.n	80098d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80098dc:	68f8      	ldr	r0, [r7, #12]
 80098de:	f000 f91d 	bl	8009b1c <I2C_WaitOnFlagUntilTimeout>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00d      	beq.n	8009904 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098f6:	d103      	bne.n	8009900 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009900:	2303      	movs	r3, #3
 8009902:	e035      	b.n	8009970 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	691b      	ldr	r3, [r3, #16]
 8009908:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800990c:	d108      	bne.n	8009920 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800990e:	897b      	ldrh	r3, [r7, #10]
 8009910:	b2db      	uxtb	r3, r3
 8009912:	461a      	mov	r2, r3
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800991c:	611a      	str	r2, [r3, #16]
 800991e:	e01b      	b.n	8009958 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009920:	897b      	ldrh	r3, [r7, #10]
 8009922:	11db      	asrs	r3, r3, #7
 8009924:	b2db      	uxtb	r3, r3
 8009926:	f003 0306 	and.w	r3, r3, #6
 800992a:	b2db      	uxtb	r3, r3
 800992c:	f063 030f 	orn	r3, r3, #15
 8009930:	b2da      	uxtb	r2, r3
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	490e      	ldr	r1, [pc, #56]	; (8009978 <I2C_MasterRequestWrite+0xfc>)
 800993e:	68f8      	ldr	r0, [r7, #12]
 8009940:	f000 f966 	bl	8009c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009944:	4603      	mov	r3, r0
 8009946:	2b00      	cmp	r3, #0
 8009948:	d001      	beq.n	800994e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800994a:	2301      	movs	r3, #1
 800994c:	e010      	b.n	8009970 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800994e:	897b      	ldrh	r3, [r7, #10]
 8009950:	b2da      	uxtb	r2, r3
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	4907      	ldr	r1, [pc, #28]	; (800997c <I2C_MasterRequestWrite+0x100>)
 800995e:	68f8      	ldr	r0, [r7, #12]
 8009960:	f000 f956 	bl	8009c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009964:	4603      	mov	r3, r0
 8009966:	2b00      	cmp	r3, #0
 8009968:	d001      	beq.n	800996e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e000      	b.n	8009970 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3718      	adds	r7, #24
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}
 8009978:	00010008 	.word	0x00010008
 800997c:	00010002 	.word	0x00010002

08009980 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b088      	sub	sp, #32
 8009984:	af02      	add	r7, sp, #8
 8009986:	60f8      	str	r0, [r7, #12]
 8009988:	607a      	str	r2, [r7, #4]
 800998a:	603b      	str	r3, [r7, #0]
 800998c:	460b      	mov	r3, r1
 800998e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009994:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80099a4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	2b08      	cmp	r3, #8
 80099aa:	d006      	beq.n	80099ba <I2C_MasterRequestRead+0x3a>
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d003      	beq.n	80099ba <I2C_MasterRequestRead+0x3a>
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80099b8:	d108      	bne.n	80099cc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80099c8:	601a      	str	r2, [r3, #0]
 80099ca:	e00b      	b.n	80099e4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099d0:	2b11      	cmp	r3, #17
 80099d2:	d107      	bne.n	80099e4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80099e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f000 f893 	bl	8009b1c <I2C_WaitOnFlagUntilTimeout>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d00d      	beq.n	8009a18 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a0a:	d103      	bne.n	8009a14 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009a14:	2303      	movs	r3, #3
 8009a16:	e079      	b.n	8009b0c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	691b      	ldr	r3, [r3, #16]
 8009a1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a20:	d108      	bne.n	8009a34 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009a22:	897b      	ldrh	r3, [r7, #10]
 8009a24:	b2db      	uxtb	r3, r3
 8009a26:	f043 0301 	orr.w	r3, r3, #1
 8009a2a:	b2da      	uxtb	r2, r3
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	611a      	str	r2, [r3, #16]
 8009a32:	e05f      	b.n	8009af4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009a34:	897b      	ldrh	r3, [r7, #10]
 8009a36:	11db      	asrs	r3, r3, #7
 8009a38:	b2db      	uxtb	r3, r3
 8009a3a:	f003 0306 	and.w	r3, r3, #6
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	f063 030f 	orn	r3, r3, #15
 8009a44:	b2da      	uxtb	r2, r3
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	687a      	ldr	r2, [r7, #4]
 8009a50:	4930      	ldr	r1, [pc, #192]	; (8009b14 <I2C_MasterRequestRead+0x194>)
 8009a52:	68f8      	ldr	r0, [r7, #12]
 8009a54:	f000 f8dc 	bl	8009c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d001      	beq.n	8009a62 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e054      	b.n	8009b0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009a62:	897b      	ldrh	r3, [r7, #10]
 8009a64:	b2da      	uxtb	r2, r3
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	4929      	ldr	r1, [pc, #164]	; (8009b18 <I2C_MasterRequestRead+0x198>)
 8009a72:	68f8      	ldr	r0, [r7, #12]
 8009a74:	f000 f8cc 	bl	8009c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d001      	beq.n	8009a82 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e044      	b.n	8009b0c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a82:	2300      	movs	r3, #0
 8009a84:	613b      	str	r3, [r7, #16]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	695b      	ldr	r3, [r3, #20]
 8009a8c:	613b      	str	r3, [r7, #16]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	699b      	ldr	r3, [r3, #24]
 8009a94:	613b      	str	r3, [r7, #16]
 8009a96:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009aa6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	9300      	str	r3, [sp, #0]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 f831 	bl	8009b1c <I2C_WaitOnFlagUntilTimeout>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d00d      	beq.n	8009adc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ace:	d103      	bne.n	8009ad8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ad6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	e017      	b.n	8009b0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009adc:	897b      	ldrh	r3, [r7, #10]
 8009ade:	11db      	asrs	r3, r3, #7
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	f003 0306 	and.w	r3, r3, #6
 8009ae6:	b2db      	uxtb	r3, r3
 8009ae8:	f063 030e 	orn	r3, r3, #14
 8009aec:	b2da      	uxtb	r2, r3
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	4907      	ldr	r1, [pc, #28]	; (8009b18 <I2C_MasterRequestRead+0x198>)
 8009afa:	68f8      	ldr	r0, [r7, #12]
 8009afc:	f000 f888 	bl	8009c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b00:	4603      	mov	r3, r0
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d001      	beq.n	8009b0a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009b06:	2301      	movs	r3, #1
 8009b08:	e000      	b.n	8009b0c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3718      	adds	r7, #24
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	00010008 	.word	0x00010008
 8009b18:	00010002 	.word	0x00010002

08009b1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	60b9      	str	r1, [r7, #8]
 8009b26:	603b      	str	r3, [r7, #0]
 8009b28:	4613      	mov	r3, r2
 8009b2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009b2c:	e048      	b.n	8009bc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b34:	d044      	beq.n	8009bc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b36:	f7fe fb09 	bl	800814c <HAL_GetTick>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	1ad3      	subs	r3, r2, r3
 8009b40:	683a      	ldr	r2, [r7, #0]
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d302      	bcc.n	8009b4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d139      	bne.n	8009bc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	0c1b      	lsrs	r3, r3, #16
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	2b01      	cmp	r3, #1
 8009b54:	d10d      	bne.n	8009b72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	695b      	ldr	r3, [r3, #20]
 8009b5c:	43da      	mvns	r2, r3
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	4013      	ands	r3, r2
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	bf0c      	ite	eq
 8009b68:	2301      	moveq	r3, #1
 8009b6a:	2300      	movne	r3, #0
 8009b6c:	b2db      	uxtb	r3, r3
 8009b6e:	461a      	mov	r2, r3
 8009b70:	e00c      	b.n	8009b8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	699b      	ldr	r3, [r3, #24]
 8009b78:	43da      	mvns	r2, r3
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	4013      	ands	r3, r2
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	bf0c      	ite	eq
 8009b84:	2301      	moveq	r3, #1
 8009b86:	2300      	movne	r3, #0
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	461a      	mov	r2, r3
 8009b8c:	79fb      	ldrb	r3, [r7, #7]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d116      	bne.n	8009bc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2200      	movs	r2, #0
 8009b96:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2220      	movs	r2, #32
 8009b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bac:	f043 0220 	orr.w	r2, r3, #32
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	e023      	b.n	8009c08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	0c1b      	lsrs	r3, r3, #16
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	2b01      	cmp	r3, #1
 8009bc8:	d10d      	bne.n	8009be6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	695b      	ldr	r3, [r3, #20]
 8009bd0:	43da      	mvns	r2, r3
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	bf0c      	ite	eq
 8009bdc:	2301      	moveq	r3, #1
 8009bde:	2300      	movne	r3, #0
 8009be0:	b2db      	uxtb	r3, r3
 8009be2:	461a      	mov	r2, r3
 8009be4:	e00c      	b.n	8009c00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	699b      	ldr	r3, [r3, #24]
 8009bec:	43da      	mvns	r2, r3
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	4013      	ands	r3, r2
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	bf0c      	ite	eq
 8009bf8:	2301      	moveq	r3, #1
 8009bfa:	2300      	movne	r3, #0
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	461a      	mov	r2, r3
 8009c00:	79fb      	ldrb	r3, [r7, #7]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d093      	beq.n	8009b2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009c06:	2300      	movs	r3, #0
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	3710      	adds	r7, #16
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b084      	sub	sp, #16
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	60b9      	str	r1, [r7, #8]
 8009c1a:	607a      	str	r2, [r7, #4]
 8009c1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009c1e:	e071      	b.n	8009d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	695b      	ldr	r3, [r3, #20]
 8009c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c2e:	d123      	bne.n	8009c78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009c48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2220      	movs	r2, #32
 8009c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c64:	f043 0204 	orr.w	r2, r3, #4
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009c74:	2301      	movs	r3, #1
 8009c76:	e067      	b.n	8009d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c7e:	d041      	beq.n	8009d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c80:	f7fe fa64 	bl	800814c <HAL_GetTick>
 8009c84:	4602      	mov	r2, r0
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	1ad3      	subs	r3, r2, r3
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d302      	bcc.n	8009c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d136      	bne.n	8009d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	0c1b      	lsrs	r3, r3, #16
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d10c      	bne.n	8009cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	695b      	ldr	r3, [r3, #20]
 8009ca6:	43da      	mvns	r2, r3
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	4013      	ands	r3, r2
 8009cac:	b29b      	uxth	r3, r3
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	bf14      	ite	ne
 8009cb2:	2301      	movne	r3, #1
 8009cb4:	2300      	moveq	r3, #0
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	e00b      	b.n	8009cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	699b      	ldr	r3, [r3, #24]
 8009cc0:	43da      	mvns	r2, r3
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	4013      	ands	r3, r2
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	bf14      	ite	ne
 8009ccc:	2301      	movne	r3, #1
 8009cce:	2300      	moveq	r3, #0
 8009cd0:	b2db      	uxtb	r3, r3
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d016      	beq.n	8009d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	2220      	movs	r2, #32
 8009ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf0:	f043 0220 	orr.w	r2, r3, #32
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
 8009d02:	e021      	b.n	8009d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	0c1b      	lsrs	r3, r3, #16
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d10c      	bne.n	8009d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	695b      	ldr	r3, [r3, #20]
 8009d14:	43da      	mvns	r2, r3
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	4013      	ands	r3, r2
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	bf14      	ite	ne
 8009d20:	2301      	movne	r3, #1
 8009d22:	2300      	moveq	r3, #0
 8009d24:	b2db      	uxtb	r3, r3
 8009d26:	e00b      	b.n	8009d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	43da      	mvns	r2, r3
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	4013      	ands	r3, r2
 8009d34:	b29b      	uxth	r3, r3
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	bf14      	ite	ne
 8009d3a:	2301      	movne	r3, #1
 8009d3c:	2300      	moveq	r3, #0
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	f47f af6d 	bne.w	8009c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3710      	adds	r7, #16
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b084      	sub	sp, #16
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009d5c:	e034      	b.n	8009dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009d5e:	68f8      	ldr	r0, [r7, #12]
 8009d60:	f000 f8e3 	bl	8009f2a <I2C_IsAcknowledgeFailed>
 8009d64:	4603      	mov	r3, r0
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d001      	beq.n	8009d6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e034      	b.n	8009dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d74:	d028      	beq.n	8009dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d76:	f7fe f9e9 	bl	800814c <HAL_GetTick>
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	1ad3      	subs	r3, r2, r3
 8009d80:	68ba      	ldr	r2, [r7, #8]
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d302      	bcc.n	8009d8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d11d      	bne.n	8009dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	695b      	ldr	r3, [r3, #20]
 8009d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d96:	2b80      	cmp	r3, #128	; 0x80
 8009d98:	d016      	beq.n	8009dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2220      	movs	r2, #32
 8009da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2200      	movs	r2, #0
 8009dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009db4:	f043 0220 	orr.w	r2, r3, #32
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e007      	b.n	8009dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	695b      	ldr	r3, [r3, #20]
 8009dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009dd2:	2b80      	cmp	r3, #128	; 0x80
 8009dd4:	d1c3      	bne.n	8009d5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009dd6:	2300      	movs	r3, #0
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3710      	adds	r7, #16
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}

08009de0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b084      	sub	sp, #16
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009dec:	e034      	b.n	8009e58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009dee:	68f8      	ldr	r0, [r7, #12]
 8009df0:	f000 f89b 	bl	8009f2a <I2C_IsAcknowledgeFailed>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d001      	beq.n	8009dfe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e034      	b.n	8009e68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e04:	d028      	beq.n	8009e58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e06:	f7fe f9a1 	bl	800814c <HAL_GetTick>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	1ad3      	subs	r3, r2, r3
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d302      	bcc.n	8009e1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d11d      	bne.n	8009e58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	695b      	ldr	r3, [r3, #20]
 8009e22:	f003 0304 	and.w	r3, r3, #4
 8009e26:	2b04      	cmp	r3, #4
 8009e28:	d016      	beq.n	8009e58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	2220      	movs	r2, #32
 8009e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e44:	f043 0220 	orr.w	r2, r3, #32
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8009e54:	2301      	movs	r3, #1
 8009e56:	e007      	b.n	8009e68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	695b      	ldr	r3, [r3, #20]
 8009e5e:	f003 0304 	and.w	r3, r3, #4
 8009e62:	2b04      	cmp	r3, #4
 8009e64:	d1c3      	bne.n	8009dee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009e66:	2300      	movs	r3, #0
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	3710      	adds	r7, #16
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b084      	sub	sp, #16
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	60f8      	str	r0, [r7, #12]
 8009e78:	60b9      	str	r1, [r7, #8]
 8009e7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009e7c:	e049      	b.n	8009f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	695b      	ldr	r3, [r3, #20]
 8009e84:	f003 0310 	and.w	r3, r3, #16
 8009e88:	2b10      	cmp	r3, #16
 8009e8a:	d119      	bne.n	8009ec0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f06f 0210 	mvn.w	r2, #16
 8009e94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2220      	movs	r2, #32
 8009ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	e030      	b.n	8009f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ec0:	f7fe f944 	bl	800814c <HAL_GetTick>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	1ad3      	subs	r3, r2, r3
 8009eca:	68ba      	ldr	r2, [r7, #8]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d302      	bcc.n	8009ed6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d11d      	bne.n	8009f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	695b      	ldr	r3, [r3, #20]
 8009edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee0:	2b40      	cmp	r3, #64	; 0x40
 8009ee2:	d016      	beq.n	8009f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2220      	movs	r2, #32
 8009eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009efe:	f043 0220 	orr.w	r2, r3, #32
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e007      	b.n	8009f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	695b      	ldr	r3, [r3, #20]
 8009f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f1c:	2b40      	cmp	r3, #64	; 0x40
 8009f1e:	d1ae      	bne.n	8009e7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3710      	adds	r7, #16
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}

08009f2a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009f2a:	b480      	push	{r7}
 8009f2c:	b083      	sub	sp, #12
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	695b      	ldr	r3, [r3, #20]
 8009f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f40:	d11b      	bne.n	8009f7a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009f4a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2220      	movs	r2, #32
 8009f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f66:	f043 0204 	orr.w	r2, r3, #4
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009f76:	2301      	movs	r3, #1
 8009f78:	e000      	b.n	8009f7c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009f7a:	2300      	movs	r3, #0
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	370c      	adds	r7, #12
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b083      	sub	sp, #12
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	2b20      	cmp	r3, #32
 8009f9c:	d129      	bne.n	8009ff2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2224      	movs	r2, #36	; 0x24
 8009fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f022 0201 	bic.w	r2, r2, #1
 8009fb4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f022 0210 	bic.w	r2, r2, #16
 8009fc4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	683a      	ldr	r2, [r7, #0]
 8009fd2:	430a      	orrs	r2, r1
 8009fd4:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	681a      	ldr	r2, [r3, #0]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f042 0201 	orr.w	r2, r2, #1
 8009fe4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2220      	movs	r2, #32
 8009fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	e000      	b.n	8009ff4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8009ff2:	2302      	movs	r3, #2
  }
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	370c      	adds	r7, #12
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr

0800a000 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a000:	b480      	push	{r7}
 800a002:	b085      	sub	sp, #20
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
 800a008:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800a00a:	2300      	movs	r3, #0
 800a00c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a014:	b2db      	uxtb	r3, r3
 800a016:	2b20      	cmp	r3, #32
 800a018:	d12a      	bne.n	800a070 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2224      	movs	r2, #36	; 0x24
 800a01e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	681a      	ldr	r2, [r3, #0]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f022 0201 	bic.w	r2, r2, #1
 800a030:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a038:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800a03a:	89fb      	ldrh	r3, [r7, #14]
 800a03c:	f023 030f 	bic.w	r3, r3, #15
 800a040:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	b29a      	uxth	r2, r3
 800a046:	89fb      	ldrh	r3, [r7, #14]
 800a048:	4313      	orrs	r3, r2
 800a04a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	89fa      	ldrh	r2, [r7, #14]
 800a052:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f042 0201 	orr.w	r2, r2, #1
 800a062:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2220      	movs	r2, #32
 800a068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a06c:	2300      	movs	r3, #0
 800a06e:	e000      	b.n	800a072 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800a070:	2302      	movs	r3, #2
  }
}
 800a072:	4618      	mov	r0, r3
 800a074:	3714      	adds	r7, #20
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr
	...

0800a080 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b086      	sub	sp, #24
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d101      	bne.n	800a092 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a08e:	2301      	movs	r3, #1
 800a090:	e267      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f003 0301 	and.w	r3, r3, #1
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d075      	beq.n	800a18a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a09e:	4b88      	ldr	r3, [pc, #544]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	f003 030c 	and.w	r3, r3, #12
 800a0a6:	2b04      	cmp	r3, #4
 800a0a8:	d00c      	beq.n	800a0c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a0aa:	4b85      	ldr	r3, [pc, #532]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a0ac:	689b      	ldr	r3, [r3, #8]
 800a0ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a0b2:	2b08      	cmp	r3, #8
 800a0b4:	d112      	bne.n	800a0dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a0b6:	4b82      	ldr	r3, [pc, #520]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a0be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a0c2:	d10b      	bne.n	800a0dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a0c4:	4b7e      	ldr	r3, [pc, #504]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d05b      	beq.n	800a188 <HAL_RCC_OscConfig+0x108>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d157      	bne.n	800a188 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	e242      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	685b      	ldr	r3, [r3, #4]
 800a0e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0e4:	d106      	bne.n	800a0f4 <HAL_RCC_OscConfig+0x74>
 800a0e6:	4b76      	ldr	r3, [pc, #472]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a75      	ldr	r2, [pc, #468]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a0ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a0f0:	6013      	str	r3, [r2, #0]
 800a0f2:	e01d      	b.n	800a130 <HAL_RCC_OscConfig+0xb0>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a0fc:	d10c      	bne.n	800a118 <HAL_RCC_OscConfig+0x98>
 800a0fe:	4b70      	ldr	r3, [pc, #448]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a6f      	ldr	r2, [pc, #444]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a104:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a108:	6013      	str	r3, [r2, #0]
 800a10a:	4b6d      	ldr	r3, [pc, #436]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a6c      	ldr	r2, [pc, #432]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a114:	6013      	str	r3, [r2, #0]
 800a116:	e00b      	b.n	800a130 <HAL_RCC_OscConfig+0xb0>
 800a118:	4b69      	ldr	r3, [pc, #420]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a68      	ldr	r2, [pc, #416]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a11e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a122:	6013      	str	r3, [r2, #0]
 800a124:	4b66      	ldr	r3, [pc, #408]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4a65      	ldr	r2, [pc, #404]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a12a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a12e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d013      	beq.n	800a160 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a138:	f7fe f808 	bl	800814c <HAL_GetTick>
 800a13c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a13e:	e008      	b.n	800a152 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a140:	f7fe f804 	bl	800814c <HAL_GetTick>
 800a144:	4602      	mov	r2, r0
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	1ad3      	subs	r3, r2, r3
 800a14a:	2b64      	cmp	r3, #100	; 0x64
 800a14c:	d901      	bls.n	800a152 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a14e:	2303      	movs	r3, #3
 800a150:	e207      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a152:	4b5b      	ldr	r3, [pc, #364]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d0f0      	beq.n	800a140 <HAL_RCC_OscConfig+0xc0>
 800a15e:	e014      	b.n	800a18a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a160:	f7fd fff4 	bl	800814c <HAL_GetTick>
 800a164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a166:	e008      	b.n	800a17a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a168:	f7fd fff0 	bl	800814c <HAL_GetTick>
 800a16c:	4602      	mov	r2, r0
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	1ad3      	subs	r3, r2, r3
 800a172:	2b64      	cmp	r3, #100	; 0x64
 800a174:	d901      	bls.n	800a17a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a176:	2303      	movs	r3, #3
 800a178:	e1f3      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a17a:	4b51      	ldr	r3, [pc, #324]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a182:	2b00      	cmp	r3, #0
 800a184:	d1f0      	bne.n	800a168 <HAL_RCC_OscConfig+0xe8>
 800a186:	e000      	b.n	800a18a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a188:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f003 0302 	and.w	r3, r3, #2
 800a192:	2b00      	cmp	r3, #0
 800a194:	d063      	beq.n	800a25e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a196:	4b4a      	ldr	r3, [pc, #296]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a198:	689b      	ldr	r3, [r3, #8]
 800a19a:	f003 030c 	and.w	r3, r3, #12
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d00b      	beq.n	800a1ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a1a2:	4b47      	ldr	r3, [pc, #284]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a1a4:	689b      	ldr	r3, [r3, #8]
 800a1a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a1aa:	2b08      	cmp	r3, #8
 800a1ac:	d11c      	bne.n	800a1e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a1ae:	4b44      	ldr	r3, [pc, #272]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d116      	bne.n	800a1e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a1ba:	4b41      	ldr	r3, [pc, #260]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f003 0302 	and.w	r3, r3, #2
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d005      	beq.n	800a1d2 <HAL_RCC_OscConfig+0x152>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	68db      	ldr	r3, [r3, #12]
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	d001      	beq.n	800a1d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e1c7      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a1d2:	4b3b      	ldr	r3, [pc, #236]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	691b      	ldr	r3, [r3, #16]
 800a1de:	00db      	lsls	r3, r3, #3
 800a1e0:	4937      	ldr	r1, [pc, #220]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a1e6:	e03a      	b.n	800a25e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d020      	beq.n	800a232 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a1f0:	4b34      	ldr	r3, [pc, #208]	; (800a2c4 <HAL_RCC_OscConfig+0x244>)
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1f6:	f7fd ffa9 	bl	800814c <HAL_GetTick>
 800a1fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a1fc:	e008      	b.n	800a210 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a1fe:	f7fd ffa5 	bl	800814c <HAL_GetTick>
 800a202:	4602      	mov	r2, r0
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	1ad3      	subs	r3, r2, r3
 800a208:	2b02      	cmp	r3, #2
 800a20a:	d901      	bls.n	800a210 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a20c:	2303      	movs	r3, #3
 800a20e:	e1a8      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a210:	4b2b      	ldr	r3, [pc, #172]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f003 0302 	and.w	r3, r3, #2
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d0f0      	beq.n	800a1fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a21c:	4b28      	ldr	r3, [pc, #160]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	691b      	ldr	r3, [r3, #16]
 800a228:	00db      	lsls	r3, r3, #3
 800a22a:	4925      	ldr	r1, [pc, #148]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a22c:	4313      	orrs	r3, r2
 800a22e:	600b      	str	r3, [r1, #0]
 800a230:	e015      	b.n	800a25e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a232:	4b24      	ldr	r3, [pc, #144]	; (800a2c4 <HAL_RCC_OscConfig+0x244>)
 800a234:	2200      	movs	r2, #0
 800a236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a238:	f7fd ff88 	bl	800814c <HAL_GetTick>
 800a23c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a23e:	e008      	b.n	800a252 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a240:	f7fd ff84 	bl	800814c <HAL_GetTick>
 800a244:	4602      	mov	r2, r0
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	1ad3      	subs	r3, r2, r3
 800a24a:	2b02      	cmp	r3, #2
 800a24c:	d901      	bls.n	800a252 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a24e:	2303      	movs	r3, #3
 800a250:	e187      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a252:	4b1b      	ldr	r3, [pc, #108]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f003 0302 	and.w	r3, r3, #2
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d1f0      	bne.n	800a240 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f003 0308 	and.w	r3, r3, #8
 800a266:	2b00      	cmp	r3, #0
 800a268:	d036      	beq.n	800a2d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	695b      	ldr	r3, [r3, #20]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d016      	beq.n	800a2a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a272:	4b15      	ldr	r3, [pc, #84]	; (800a2c8 <HAL_RCC_OscConfig+0x248>)
 800a274:	2201      	movs	r2, #1
 800a276:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a278:	f7fd ff68 	bl	800814c <HAL_GetTick>
 800a27c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a27e:	e008      	b.n	800a292 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a280:	f7fd ff64 	bl	800814c <HAL_GetTick>
 800a284:	4602      	mov	r2, r0
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	1ad3      	subs	r3, r2, r3
 800a28a:	2b02      	cmp	r3, #2
 800a28c:	d901      	bls.n	800a292 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a28e:	2303      	movs	r3, #3
 800a290:	e167      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a292:	4b0b      	ldr	r3, [pc, #44]	; (800a2c0 <HAL_RCC_OscConfig+0x240>)
 800a294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a296:	f003 0302 	and.w	r3, r3, #2
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d0f0      	beq.n	800a280 <HAL_RCC_OscConfig+0x200>
 800a29e:	e01b      	b.n	800a2d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a2a0:	4b09      	ldr	r3, [pc, #36]	; (800a2c8 <HAL_RCC_OscConfig+0x248>)
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a2a6:	f7fd ff51 	bl	800814c <HAL_GetTick>
 800a2aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a2ac:	e00e      	b.n	800a2cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a2ae:	f7fd ff4d 	bl	800814c <HAL_GetTick>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d907      	bls.n	800a2cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a2bc:	2303      	movs	r3, #3
 800a2be:	e150      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
 800a2c0:	40023800 	.word	0x40023800
 800a2c4:	42470000 	.word	0x42470000
 800a2c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a2cc:	4b88      	ldr	r3, [pc, #544]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a2ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a2d0:	f003 0302 	and.w	r3, r3, #2
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d1ea      	bne.n	800a2ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f003 0304 	and.w	r3, r3, #4
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	f000 8097 	beq.w	800a414 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a2ea:	4b81      	ldr	r3, [pc, #516]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a2ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d10f      	bne.n	800a316 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	60bb      	str	r3, [r7, #8]
 800a2fa:	4b7d      	ldr	r3, [pc, #500]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a2fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2fe:	4a7c      	ldr	r2, [pc, #496]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a304:	6413      	str	r3, [r2, #64]	; 0x40
 800a306:	4b7a      	ldr	r3, [pc, #488]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a30a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a30e:	60bb      	str	r3, [r7, #8]
 800a310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a312:	2301      	movs	r3, #1
 800a314:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a316:	4b77      	ldr	r3, [pc, #476]	; (800a4f4 <HAL_RCC_OscConfig+0x474>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d118      	bne.n	800a354 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a322:	4b74      	ldr	r3, [pc, #464]	; (800a4f4 <HAL_RCC_OscConfig+0x474>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a73      	ldr	r2, [pc, #460]	; (800a4f4 <HAL_RCC_OscConfig+0x474>)
 800a328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a32c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a32e:	f7fd ff0d 	bl	800814c <HAL_GetTick>
 800a332:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a334:	e008      	b.n	800a348 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a336:	f7fd ff09 	bl	800814c <HAL_GetTick>
 800a33a:	4602      	mov	r2, r0
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	1ad3      	subs	r3, r2, r3
 800a340:	2b02      	cmp	r3, #2
 800a342:	d901      	bls.n	800a348 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a344:	2303      	movs	r3, #3
 800a346:	e10c      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a348:	4b6a      	ldr	r3, [pc, #424]	; (800a4f4 <HAL_RCC_OscConfig+0x474>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a350:	2b00      	cmp	r3, #0
 800a352:	d0f0      	beq.n	800a336 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d106      	bne.n	800a36a <HAL_RCC_OscConfig+0x2ea>
 800a35c:	4b64      	ldr	r3, [pc, #400]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a35e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a360:	4a63      	ldr	r2, [pc, #396]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a362:	f043 0301 	orr.w	r3, r3, #1
 800a366:	6713      	str	r3, [r2, #112]	; 0x70
 800a368:	e01c      	b.n	800a3a4 <HAL_RCC_OscConfig+0x324>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	2b05      	cmp	r3, #5
 800a370:	d10c      	bne.n	800a38c <HAL_RCC_OscConfig+0x30c>
 800a372:	4b5f      	ldr	r3, [pc, #380]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a376:	4a5e      	ldr	r2, [pc, #376]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a378:	f043 0304 	orr.w	r3, r3, #4
 800a37c:	6713      	str	r3, [r2, #112]	; 0x70
 800a37e:	4b5c      	ldr	r3, [pc, #368]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a382:	4a5b      	ldr	r2, [pc, #364]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a384:	f043 0301 	orr.w	r3, r3, #1
 800a388:	6713      	str	r3, [r2, #112]	; 0x70
 800a38a:	e00b      	b.n	800a3a4 <HAL_RCC_OscConfig+0x324>
 800a38c:	4b58      	ldr	r3, [pc, #352]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a38e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a390:	4a57      	ldr	r2, [pc, #348]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a392:	f023 0301 	bic.w	r3, r3, #1
 800a396:	6713      	str	r3, [r2, #112]	; 0x70
 800a398:	4b55      	ldr	r3, [pc, #340]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a39a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a39c:	4a54      	ldr	r2, [pc, #336]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a39e:	f023 0304 	bic.w	r3, r3, #4
 800a3a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d015      	beq.n	800a3d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3ac:	f7fd fece 	bl	800814c <HAL_GetTick>
 800a3b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3b2:	e00a      	b.n	800a3ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a3b4:	f7fd feca 	bl	800814c <HAL_GetTick>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	1ad3      	subs	r3, r2, r3
 800a3be:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d901      	bls.n	800a3ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a3c6:	2303      	movs	r3, #3
 800a3c8:	e0cb      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3ca:	4b49      	ldr	r3, [pc, #292]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a3cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3ce:	f003 0302 	and.w	r3, r3, #2
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d0ee      	beq.n	800a3b4 <HAL_RCC_OscConfig+0x334>
 800a3d6:	e014      	b.n	800a402 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a3d8:	f7fd feb8 	bl	800814c <HAL_GetTick>
 800a3dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a3de:	e00a      	b.n	800a3f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a3e0:	f7fd feb4 	bl	800814c <HAL_GetTick>
 800a3e4:	4602      	mov	r2, r0
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	1ad3      	subs	r3, r2, r3
 800a3ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d901      	bls.n	800a3f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a3f2:	2303      	movs	r3, #3
 800a3f4:	e0b5      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a3f6:	4b3e      	ldr	r3, [pc, #248]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a3f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3fa:	f003 0302 	and.w	r3, r3, #2
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d1ee      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a402:	7dfb      	ldrb	r3, [r7, #23]
 800a404:	2b01      	cmp	r3, #1
 800a406:	d105      	bne.n	800a414 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a408:	4b39      	ldr	r3, [pc, #228]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a40a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a40c:	4a38      	ldr	r2, [pc, #224]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a40e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a412:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	699b      	ldr	r3, [r3, #24]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	f000 80a1 	beq.w	800a560 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a41e:	4b34      	ldr	r3, [pc, #208]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a420:	689b      	ldr	r3, [r3, #8]
 800a422:	f003 030c 	and.w	r3, r3, #12
 800a426:	2b08      	cmp	r3, #8
 800a428:	d05c      	beq.n	800a4e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	699b      	ldr	r3, [r3, #24]
 800a42e:	2b02      	cmp	r3, #2
 800a430:	d141      	bne.n	800a4b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a432:	4b31      	ldr	r3, [pc, #196]	; (800a4f8 <HAL_RCC_OscConfig+0x478>)
 800a434:	2200      	movs	r2, #0
 800a436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a438:	f7fd fe88 	bl	800814c <HAL_GetTick>
 800a43c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a43e:	e008      	b.n	800a452 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a440:	f7fd fe84 	bl	800814c <HAL_GetTick>
 800a444:	4602      	mov	r2, r0
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	1ad3      	subs	r3, r2, r3
 800a44a:	2b02      	cmp	r3, #2
 800a44c:	d901      	bls.n	800a452 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a44e:	2303      	movs	r3, #3
 800a450:	e087      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a452:	4b27      	ldr	r3, [pc, #156]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d1f0      	bne.n	800a440 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	69da      	ldr	r2, [r3, #28]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6a1b      	ldr	r3, [r3, #32]
 800a466:	431a      	orrs	r2, r3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a46c:	019b      	lsls	r3, r3, #6
 800a46e:	431a      	orrs	r2, r3
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a474:	085b      	lsrs	r3, r3, #1
 800a476:	3b01      	subs	r3, #1
 800a478:	041b      	lsls	r3, r3, #16
 800a47a:	431a      	orrs	r2, r3
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a480:	061b      	lsls	r3, r3, #24
 800a482:	491b      	ldr	r1, [pc, #108]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a484:	4313      	orrs	r3, r2
 800a486:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a488:	4b1b      	ldr	r3, [pc, #108]	; (800a4f8 <HAL_RCC_OscConfig+0x478>)
 800a48a:	2201      	movs	r2, #1
 800a48c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a48e:	f7fd fe5d 	bl	800814c <HAL_GetTick>
 800a492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a494:	e008      	b.n	800a4a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a496:	f7fd fe59 	bl	800814c <HAL_GetTick>
 800a49a:	4602      	mov	r2, r0
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	1ad3      	subs	r3, r2, r3
 800a4a0:	2b02      	cmp	r3, #2
 800a4a2:	d901      	bls.n	800a4a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a4a4:	2303      	movs	r3, #3
 800a4a6:	e05c      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a4a8:	4b11      	ldr	r3, [pc, #68]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d0f0      	beq.n	800a496 <HAL_RCC_OscConfig+0x416>
 800a4b4:	e054      	b.n	800a560 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a4b6:	4b10      	ldr	r3, [pc, #64]	; (800a4f8 <HAL_RCC_OscConfig+0x478>)
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a4bc:	f7fd fe46 	bl	800814c <HAL_GetTick>
 800a4c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a4c2:	e008      	b.n	800a4d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a4c4:	f7fd fe42 	bl	800814c <HAL_GetTick>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	2b02      	cmp	r3, #2
 800a4d0:	d901      	bls.n	800a4d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a4d2:	2303      	movs	r3, #3
 800a4d4:	e045      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a4d6:	4b06      	ldr	r3, [pc, #24]	; (800a4f0 <HAL_RCC_OscConfig+0x470>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d1f0      	bne.n	800a4c4 <HAL_RCC_OscConfig+0x444>
 800a4e2:	e03d      	b.n	800a560 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	699b      	ldr	r3, [r3, #24]
 800a4e8:	2b01      	cmp	r3, #1
 800a4ea:	d107      	bne.n	800a4fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e038      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
 800a4f0:	40023800 	.word	0x40023800
 800a4f4:	40007000 	.word	0x40007000
 800a4f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a4fc:	4b1b      	ldr	r3, [pc, #108]	; (800a56c <HAL_RCC_OscConfig+0x4ec>)
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	699b      	ldr	r3, [r3, #24]
 800a506:	2b01      	cmp	r3, #1
 800a508:	d028      	beq.n	800a55c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a514:	429a      	cmp	r2, r3
 800a516:	d121      	bne.n	800a55c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a522:	429a      	cmp	r2, r3
 800a524:	d11a      	bne.n	800a55c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a526:	68fa      	ldr	r2, [r7, #12]
 800a528:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a52c:	4013      	ands	r3, r2
 800a52e:	687a      	ldr	r2, [r7, #4]
 800a530:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a532:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a534:	4293      	cmp	r3, r2
 800a536:	d111      	bne.n	800a55c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a542:	085b      	lsrs	r3, r3, #1
 800a544:	3b01      	subs	r3, #1
 800a546:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a548:	429a      	cmp	r2, r3
 800a54a:	d107      	bne.n	800a55c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a556:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a558:	429a      	cmp	r2, r3
 800a55a:	d001      	beq.n	800a560 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e000      	b.n	800a562 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3718      	adds	r7, #24
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	40023800 	.word	0x40023800

0800a570 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b084      	sub	sp, #16
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
 800a578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d101      	bne.n	800a584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a580:	2301      	movs	r3, #1
 800a582:	e0cc      	b.n	800a71e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a584:	4b68      	ldr	r3, [pc, #416]	; (800a728 <HAL_RCC_ClockConfig+0x1b8>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f003 030f 	and.w	r3, r3, #15
 800a58c:	683a      	ldr	r2, [r7, #0]
 800a58e:	429a      	cmp	r2, r3
 800a590:	d90c      	bls.n	800a5ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a592:	4b65      	ldr	r3, [pc, #404]	; (800a728 <HAL_RCC_ClockConfig+0x1b8>)
 800a594:	683a      	ldr	r2, [r7, #0]
 800a596:	b2d2      	uxtb	r2, r2
 800a598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a59a:	4b63      	ldr	r3, [pc, #396]	; (800a728 <HAL_RCC_ClockConfig+0x1b8>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f003 030f 	and.w	r3, r3, #15
 800a5a2:	683a      	ldr	r2, [r7, #0]
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	d001      	beq.n	800a5ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	e0b8      	b.n	800a71e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f003 0302 	and.w	r3, r3, #2
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d020      	beq.n	800a5fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f003 0304 	and.w	r3, r3, #4
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d005      	beq.n	800a5d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a5c4:	4b59      	ldr	r3, [pc, #356]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a5c6:	689b      	ldr	r3, [r3, #8]
 800a5c8:	4a58      	ldr	r2, [pc, #352]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a5ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a5ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f003 0308 	and.w	r3, r3, #8
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d005      	beq.n	800a5e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a5dc:	4b53      	ldr	r3, [pc, #332]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	4a52      	ldr	r2, [pc, #328]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a5e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a5e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a5e8:	4b50      	ldr	r3, [pc, #320]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	689b      	ldr	r3, [r3, #8]
 800a5f4:	494d      	ldr	r1, [pc, #308]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f003 0301 	and.w	r3, r3, #1
 800a602:	2b00      	cmp	r3, #0
 800a604:	d044      	beq.n	800a690 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	685b      	ldr	r3, [r3, #4]
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d107      	bne.n	800a61e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a60e:	4b47      	ldr	r3, [pc, #284]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a616:	2b00      	cmp	r3, #0
 800a618:	d119      	bne.n	800a64e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a61a:	2301      	movs	r3, #1
 800a61c:	e07f      	b.n	800a71e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	2b02      	cmp	r3, #2
 800a624:	d003      	beq.n	800a62e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a62a:	2b03      	cmp	r3, #3
 800a62c:	d107      	bne.n	800a63e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a62e:	4b3f      	ldr	r3, [pc, #252]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a636:	2b00      	cmp	r3, #0
 800a638:	d109      	bne.n	800a64e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a63a:	2301      	movs	r3, #1
 800a63c:	e06f      	b.n	800a71e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a63e:	4b3b      	ldr	r3, [pc, #236]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f003 0302 	and.w	r3, r3, #2
 800a646:	2b00      	cmp	r3, #0
 800a648:	d101      	bne.n	800a64e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a64a:	2301      	movs	r3, #1
 800a64c:	e067      	b.n	800a71e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a64e:	4b37      	ldr	r3, [pc, #220]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a650:	689b      	ldr	r3, [r3, #8]
 800a652:	f023 0203 	bic.w	r2, r3, #3
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	4934      	ldr	r1, [pc, #208]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a65c:	4313      	orrs	r3, r2
 800a65e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a660:	f7fd fd74 	bl	800814c <HAL_GetTick>
 800a664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a666:	e00a      	b.n	800a67e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a668:	f7fd fd70 	bl	800814c <HAL_GetTick>
 800a66c:	4602      	mov	r2, r0
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	1ad3      	subs	r3, r2, r3
 800a672:	f241 3288 	movw	r2, #5000	; 0x1388
 800a676:	4293      	cmp	r3, r2
 800a678:	d901      	bls.n	800a67e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a67a:	2303      	movs	r3, #3
 800a67c:	e04f      	b.n	800a71e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a67e:	4b2b      	ldr	r3, [pc, #172]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	f003 020c 	and.w	r2, r3, #12
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	685b      	ldr	r3, [r3, #4]
 800a68a:	009b      	lsls	r3, r3, #2
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d1eb      	bne.n	800a668 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a690:	4b25      	ldr	r3, [pc, #148]	; (800a728 <HAL_RCC_ClockConfig+0x1b8>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f003 030f 	and.w	r3, r3, #15
 800a698:	683a      	ldr	r2, [r7, #0]
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d20c      	bcs.n	800a6b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a69e:	4b22      	ldr	r3, [pc, #136]	; (800a728 <HAL_RCC_ClockConfig+0x1b8>)
 800a6a0:	683a      	ldr	r2, [r7, #0]
 800a6a2:	b2d2      	uxtb	r2, r2
 800a6a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6a6:	4b20      	ldr	r3, [pc, #128]	; (800a728 <HAL_RCC_ClockConfig+0x1b8>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f003 030f 	and.w	r3, r3, #15
 800a6ae:	683a      	ldr	r2, [r7, #0]
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	d001      	beq.n	800a6b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a6b4:	2301      	movs	r3, #1
 800a6b6:	e032      	b.n	800a71e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f003 0304 	and.w	r3, r3, #4
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d008      	beq.n	800a6d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a6c4:	4b19      	ldr	r3, [pc, #100]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	68db      	ldr	r3, [r3, #12]
 800a6d0:	4916      	ldr	r1, [pc, #88]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a6d2:	4313      	orrs	r3, r2
 800a6d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f003 0308 	and.w	r3, r3, #8
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d009      	beq.n	800a6f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a6e2:	4b12      	ldr	r3, [pc, #72]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a6e4:	689b      	ldr	r3, [r3, #8]
 800a6e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	691b      	ldr	r3, [r3, #16]
 800a6ee:	00db      	lsls	r3, r3, #3
 800a6f0:	490e      	ldr	r1, [pc, #56]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a6f6:	f000 f821 	bl	800a73c <HAL_RCC_GetSysClockFreq>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	4b0b      	ldr	r3, [pc, #44]	; (800a72c <HAL_RCC_ClockConfig+0x1bc>)
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	091b      	lsrs	r3, r3, #4
 800a702:	f003 030f 	and.w	r3, r3, #15
 800a706:	490a      	ldr	r1, [pc, #40]	; (800a730 <HAL_RCC_ClockConfig+0x1c0>)
 800a708:	5ccb      	ldrb	r3, [r1, r3]
 800a70a:	fa22 f303 	lsr.w	r3, r2, r3
 800a70e:	4a09      	ldr	r2, [pc, #36]	; (800a734 <HAL_RCC_ClockConfig+0x1c4>)
 800a710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a712:	4b09      	ldr	r3, [pc, #36]	; (800a738 <HAL_RCC_ClockConfig+0x1c8>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	4618      	mov	r0, r3
 800a718:	f7fd fabc 	bl	8007c94 <HAL_InitTick>

  return HAL_OK;
 800a71c:	2300      	movs	r3, #0
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3710      	adds	r7, #16
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	40023c00 	.word	0x40023c00
 800a72c:	40023800 	.word	0x40023800
 800a730:	08015170 	.word	0x08015170
 800a734:	2000000c 	.word	0x2000000c
 800a738:	20000010 	.word	0x20000010

0800a73c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a73c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a740:	b090      	sub	sp, #64	; 0x40
 800a742:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a744:	2300      	movs	r3, #0
 800a746:	637b      	str	r3, [r7, #52]	; 0x34
 800a748:	2300      	movs	r3, #0
 800a74a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a74c:	2300      	movs	r3, #0
 800a74e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800a750:	2300      	movs	r3, #0
 800a752:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a754:	4b59      	ldr	r3, [pc, #356]	; (800a8bc <HAL_RCC_GetSysClockFreq+0x180>)
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	f003 030c 	and.w	r3, r3, #12
 800a75c:	2b08      	cmp	r3, #8
 800a75e:	d00d      	beq.n	800a77c <HAL_RCC_GetSysClockFreq+0x40>
 800a760:	2b08      	cmp	r3, #8
 800a762:	f200 80a1 	bhi.w	800a8a8 <HAL_RCC_GetSysClockFreq+0x16c>
 800a766:	2b00      	cmp	r3, #0
 800a768:	d002      	beq.n	800a770 <HAL_RCC_GetSysClockFreq+0x34>
 800a76a:	2b04      	cmp	r3, #4
 800a76c:	d003      	beq.n	800a776 <HAL_RCC_GetSysClockFreq+0x3a>
 800a76e:	e09b      	b.n	800a8a8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a770:	4b53      	ldr	r3, [pc, #332]	; (800a8c0 <HAL_RCC_GetSysClockFreq+0x184>)
 800a772:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800a774:	e09b      	b.n	800a8ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a776:	4b53      	ldr	r3, [pc, #332]	; (800a8c4 <HAL_RCC_GetSysClockFreq+0x188>)
 800a778:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a77a:	e098      	b.n	800a8ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a77c:	4b4f      	ldr	r3, [pc, #316]	; (800a8bc <HAL_RCC_GetSysClockFreq+0x180>)
 800a77e:	685b      	ldr	r3, [r3, #4]
 800a780:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a784:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a786:	4b4d      	ldr	r3, [pc, #308]	; (800a8bc <HAL_RCC_GetSysClockFreq+0x180>)
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d028      	beq.n	800a7e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a792:	4b4a      	ldr	r3, [pc, #296]	; (800a8bc <HAL_RCC_GetSysClockFreq+0x180>)
 800a794:	685b      	ldr	r3, [r3, #4]
 800a796:	099b      	lsrs	r3, r3, #6
 800a798:	2200      	movs	r2, #0
 800a79a:	623b      	str	r3, [r7, #32]
 800a79c:	627a      	str	r2, [r7, #36]	; 0x24
 800a79e:	6a3b      	ldr	r3, [r7, #32]
 800a7a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800a7a4:	2100      	movs	r1, #0
 800a7a6:	4b47      	ldr	r3, [pc, #284]	; (800a8c4 <HAL_RCC_GetSysClockFreq+0x188>)
 800a7a8:	fb03 f201 	mul.w	r2, r3, r1
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	fb00 f303 	mul.w	r3, r0, r3
 800a7b2:	4413      	add	r3, r2
 800a7b4:	4a43      	ldr	r2, [pc, #268]	; (800a8c4 <HAL_RCC_GetSysClockFreq+0x188>)
 800a7b6:	fba0 1202 	umull	r1, r2, r0, r2
 800a7ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a7bc:	460a      	mov	r2, r1
 800a7be:	62ba      	str	r2, [r7, #40]	; 0x28
 800a7c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7c2:	4413      	add	r3, r2
 800a7c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a7c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	61bb      	str	r3, [r7, #24]
 800a7cc:	61fa      	str	r2, [r7, #28]
 800a7ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a7d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a7d6:	f7f6 fa47 	bl	8000c68 <__aeabi_uldivmod>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	460b      	mov	r3, r1
 800a7de:	4613      	mov	r3, r2
 800a7e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7e2:	e053      	b.n	800a88c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a7e4:	4b35      	ldr	r3, [pc, #212]	; (800a8bc <HAL_RCC_GetSysClockFreq+0x180>)
 800a7e6:	685b      	ldr	r3, [r3, #4]
 800a7e8:	099b      	lsrs	r3, r3, #6
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	613b      	str	r3, [r7, #16]
 800a7ee:	617a      	str	r2, [r7, #20]
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800a7f6:	f04f 0b00 	mov.w	fp, #0
 800a7fa:	4652      	mov	r2, sl
 800a7fc:	465b      	mov	r3, fp
 800a7fe:	f04f 0000 	mov.w	r0, #0
 800a802:	f04f 0100 	mov.w	r1, #0
 800a806:	0159      	lsls	r1, r3, #5
 800a808:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a80c:	0150      	lsls	r0, r2, #5
 800a80e:	4602      	mov	r2, r0
 800a810:	460b      	mov	r3, r1
 800a812:	ebb2 080a 	subs.w	r8, r2, sl
 800a816:	eb63 090b 	sbc.w	r9, r3, fp
 800a81a:	f04f 0200 	mov.w	r2, #0
 800a81e:	f04f 0300 	mov.w	r3, #0
 800a822:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800a826:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800a82a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800a82e:	ebb2 0408 	subs.w	r4, r2, r8
 800a832:	eb63 0509 	sbc.w	r5, r3, r9
 800a836:	f04f 0200 	mov.w	r2, #0
 800a83a:	f04f 0300 	mov.w	r3, #0
 800a83e:	00eb      	lsls	r3, r5, #3
 800a840:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a844:	00e2      	lsls	r2, r4, #3
 800a846:	4614      	mov	r4, r2
 800a848:	461d      	mov	r5, r3
 800a84a:	eb14 030a 	adds.w	r3, r4, sl
 800a84e:	603b      	str	r3, [r7, #0]
 800a850:	eb45 030b 	adc.w	r3, r5, fp
 800a854:	607b      	str	r3, [r7, #4]
 800a856:	f04f 0200 	mov.w	r2, #0
 800a85a:	f04f 0300 	mov.w	r3, #0
 800a85e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a862:	4629      	mov	r1, r5
 800a864:	028b      	lsls	r3, r1, #10
 800a866:	4621      	mov	r1, r4
 800a868:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a86c:	4621      	mov	r1, r4
 800a86e:	028a      	lsls	r2, r1, #10
 800a870:	4610      	mov	r0, r2
 800a872:	4619      	mov	r1, r3
 800a874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a876:	2200      	movs	r2, #0
 800a878:	60bb      	str	r3, [r7, #8]
 800a87a:	60fa      	str	r2, [r7, #12]
 800a87c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a880:	f7f6 f9f2 	bl	8000c68 <__aeabi_uldivmod>
 800a884:	4602      	mov	r2, r0
 800a886:	460b      	mov	r3, r1
 800a888:	4613      	mov	r3, r2
 800a88a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a88c:	4b0b      	ldr	r3, [pc, #44]	; (800a8bc <HAL_RCC_GetSysClockFreq+0x180>)
 800a88e:	685b      	ldr	r3, [r3, #4]
 800a890:	0c1b      	lsrs	r3, r3, #16
 800a892:	f003 0303 	and.w	r3, r3, #3
 800a896:	3301      	adds	r3, #1
 800a898:	005b      	lsls	r3, r3, #1
 800a89a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800a89c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a89e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8a4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a8a6:	e002      	b.n	800a8ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a8a8:	4b05      	ldr	r3, [pc, #20]	; (800a8c0 <HAL_RCC_GetSysClockFreq+0x184>)
 800a8aa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a8ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a8ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3740      	adds	r7, #64	; 0x40
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a8ba:	bf00      	nop
 800a8bc:	40023800 	.word	0x40023800
 800a8c0:	00f42400 	.word	0x00f42400
 800a8c4:	017d7840 	.word	0x017d7840

0800a8c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a8cc:	4b03      	ldr	r3, [pc, #12]	; (800a8dc <HAL_RCC_GetHCLKFreq+0x14>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr
 800a8da:	bf00      	nop
 800a8dc:	2000000c 	.word	0x2000000c

0800a8e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a8e4:	f7ff fff0 	bl	800a8c8 <HAL_RCC_GetHCLKFreq>
 800a8e8:	4602      	mov	r2, r0
 800a8ea:	4b05      	ldr	r3, [pc, #20]	; (800a900 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a8ec:	689b      	ldr	r3, [r3, #8]
 800a8ee:	0a9b      	lsrs	r3, r3, #10
 800a8f0:	f003 0307 	and.w	r3, r3, #7
 800a8f4:	4903      	ldr	r1, [pc, #12]	; (800a904 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a8f6:	5ccb      	ldrb	r3, [r1, r3]
 800a8f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	bd80      	pop	{r7, pc}
 800a900:	40023800 	.word	0x40023800
 800a904:	08015180 	.word	0x08015180

0800a908 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a90c:	f7ff ffdc 	bl	800a8c8 <HAL_RCC_GetHCLKFreq>
 800a910:	4602      	mov	r2, r0
 800a912:	4b05      	ldr	r3, [pc, #20]	; (800a928 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a914:	689b      	ldr	r3, [r3, #8]
 800a916:	0b5b      	lsrs	r3, r3, #13
 800a918:	f003 0307 	and.w	r3, r3, #7
 800a91c:	4903      	ldr	r1, [pc, #12]	; (800a92c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a91e:	5ccb      	ldrb	r3, [r1, r3]
 800a920:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a924:	4618      	mov	r0, r3
 800a926:	bd80      	pop	{r7, pc}
 800a928:	40023800 	.word	0x40023800
 800a92c:	08015180 	.word	0x08015180

0800a930 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a930:	b480      	push	{r7}
 800a932:	b083      	sub	sp, #12
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	220f      	movs	r2, #15
 800a93e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a940:	4b12      	ldr	r3, [pc, #72]	; (800a98c <HAL_RCC_GetClockConfig+0x5c>)
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	f003 0203 	and.w	r2, r3, #3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a94c:	4b0f      	ldr	r3, [pc, #60]	; (800a98c <HAL_RCC_GetClockConfig+0x5c>)
 800a94e:	689b      	ldr	r3, [r3, #8]
 800a950:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a958:	4b0c      	ldr	r3, [pc, #48]	; (800a98c <HAL_RCC_GetClockConfig+0x5c>)
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a964:	4b09      	ldr	r3, [pc, #36]	; (800a98c <HAL_RCC_GetClockConfig+0x5c>)
 800a966:	689b      	ldr	r3, [r3, #8]
 800a968:	08db      	lsrs	r3, r3, #3
 800a96a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a972:	4b07      	ldr	r3, [pc, #28]	; (800a990 <HAL_RCC_GetClockConfig+0x60>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f003 020f 	and.w	r2, r3, #15
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	601a      	str	r2, [r3, #0]
}
 800a97e:	bf00      	nop
 800a980:	370c      	adds	r7, #12
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr
 800a98a:	bf00      	nop
 800a98c:	40023800 	.word	0x40023800
 800a990:	40023c00 	.word	0x40023c00

0800a994 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b082      	sub	sp, #8
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d101      	bne.n	800a9a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	e041      	b.n	800aa2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d106      	bne.n	800a9c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f7fc ffba 	bl	8007934 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2202      	movs	r2, #2
 800a9c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681a      	ldr	r2, [r3, #0]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	3304      	adds	r3, #4
 800a9d0:	4619      	mov	r1, r3
 800a9d2:	4610      	mov	r0, r2
 800a9d4:	f000 fc62 	bl	800b29c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2201      	movs	r2, #1
 800aa04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2201      	movs	r2, #1
 800aa14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2201      	movs	r2, #1
 800aa24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aa28:	2300      	movs	r3, #0
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3708      	adds	r7, #8
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
	...

0800aa34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d001      	beq.n	800aa4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aa48:	2301      	movs	r3, #1
 800aa4a:	e04e      	b.n	800aaea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	68da      	ldr	r2, [r3, #12]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f042 0201 	orr.w	r2, r2, #1
 800aa62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a23      	ldr	r2, [pc, #140]	; (800aaf8 <HAL_TIM_Base_Start_IT+0xc4>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d022      	beq.n	800aab4 <HAL_TIM_Base_Start_IT+0x80>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa76:	d01d      	beq.n	800aab4 <HAL_TIM_Base_Start_IT+0x80>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4a1f      	ldr	r2, [pc, #124]	; (800aafc <HAL_TIM_Base_Start_IT+0xc8>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d018      	beq.n	800aab4 <HAL_TIM_Base_Start_IT+0x80>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4a1e      	ldr	r2, [pc, #120]	; (800ab00 <HAL_TIM_Base_Start_IT+0xcc>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d013      	beq.n	800aab4 <HAL_TIM_Base_Start_IT+0x80>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a1c      	ldr	r2, [pc, #112]	; (800ab04 <HAL_TIM_Base_Start_IT+0xd0>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d00e      	beq.n	800aab4 <HAL_TIM_Base_Start_IT+0x80>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4a1b      	ldr	r2, [pc, #108]	; (800ab08 <HAL_TIM_Base_Start_IT+0xd4>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d009      	beq.n	800aab4 <HAL_TIM_Base_Start_IT+0x80>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a19      	ldr	r2, [pc, #100]	; (800ab0c <HAL_TIM_Base_Start_IT+0xd8>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d004      	beq.n	800aab4 <HAL_TIM_Base_Start_IT+0x80>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4a18      	ldr	r2, [pc, #96]	; (800ab10 <HAL_TIM_Base_Start_IT+0xdc>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d111      	bne.n	800aad8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	f003 0307 	and.w	r3, r3, #7
 800aabe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2b06      	cmp	r3, #6
 800aac4:	d010      	beq.n	800aae8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f042 0201 	orr.w	r2, r2, #1
 800aad4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aad6:	e007      	b.n	800aae8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	681a      	ldr	r2, [r3, #0]
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f042 0201 	orr.w	r2, r2, #1
 800aae6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800aae8:	2300      	movs	r3, #0
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3714      	adds	r7, #20
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr
 800aaf6:	bf00      	nop
 800aaf8:	40010000 	.word	0x40010000
 800aafc:	40000400 	.word	0x40000400
 800ab00:	40000800 	.word	0x40000800
 800ab04:	40000c00 	.word	0x40000c00
 800ab08:	40010400 	.word	0x40010400
 800ab0c:	40014000 	.word	0x40014000
 800ab10:	40001800 	.word	0x40001800

0800ab14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d101      	bne.n	800ab26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ab22:	2301      	movs	r3, #1
 800ab24:	e041      	b.n	800abaa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab2c:	b2db      	uxtb	r3, r3
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d106      	bne.n	800ab40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2200      	movs	r2, #0
 800ab36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 f839 	bl	800abb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2202      	movs	r2, #2
 800ab44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681a      	ldr	r2, [r3, #0]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	3304      	adds	r3, #4
 800ab50:	4619      	mov	r1, r3
 800ab52:	4610      	mov	r0, r2
 800ab54:	f000 fba2 	bl	800b29c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2201      	movs	r2, #1
 800ab64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2201      	movs	r2, #1
 800ab74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2201      	movs	r2, #1
 800ab84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2201      	movs	r2, #1
 800ab94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2201      	movs	r2, #1
 800aba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aba8:	2300      	movs	r3, #0
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3708      	adds	r7, #8
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}

0800abb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800abb2:	b480      	push	{r7}
 800abb4:	b083      	sub	sp, #12
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800abba:	bf00      	nop
 800abbc:	370c      	adds	r7, #12
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr
	...

0800abc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b084      	sub	sp, #16
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d109      	bne.n	800abec <HAL_TIM_PWM_Start+0x24>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800abde:	b2db      	uxtb	r3, r3
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	bf14      	ite	ne
 800abe4:	2301      	movne	r3, #1
 800abe6:	2300      	moveq	r3, #0
 800abe8:	b2db      	uxtb	r3, r3
 800abea:	e022      	b.n	800ac32 <HAL_TIM_PWM_Start+0x6a>
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	2b04      	cmp	r3, #4
 800abf0:	d109      	bne.n	800ac06 <HAL_TIM_PWM_Start+0x3e>
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	bf14      	ite	ne
 800abfe:	2301      	movne	r3, #1
 800ac00:	2300      	moveq	r3, #0
 800ac02:	b2db      	uxtb	r3, r3
 800ac04:	e015      	b.n	800ac32 <HAL_TIM_PWM_Start+0x6a>
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	2b08      	cmp	r3, #8
 800ac0a:	d109      	bne.n	800ac20 <HAL_TIM_PWM_Start+0x58>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	bf14      	ite	ne
 800ac18:	2301      	movne	r3, #1
 800ac1a:	2300      	moveq	r3, #0
 800ac1c:	b2db      	uxtb	r3, r3
 800ac1e:	e008      	b.n	800ac32 <HAL_TIM_PWM_Start+0x6a>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ac26:	b2db      	uxtb	r3, r3
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	bf14      	ite	ne
 800ac2c:	2301      	movne	r3, #1
 800ac2e:	2300      	moveq	r3, #0
 800ac30:	b2db      	uxtb	r3, r3
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d001      	beq.n	800ac3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800ac36:	2301      	movs	r3, #1
 800ac38:	e07c      	b.n	800ad34 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d104      	bne.n	800ac4a <HAL_TIM_PWM_Start+0x82>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2202      	movs	r2, #2
 800ac44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ac48:	e013      	b.n	800ac72 <HAL_TIM_PWM_Start+0xaa>
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	2b04      	cmp	r3, #4
 800ac4e:	d104      	bne.n	800ac5a <HAL_TIM_PWM_Start+0x92>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2202      	movs	r2, #2
 800ac54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ac58:	e00b      	b.n	800ac72 <HAL_TIM_PWM_Start+0xaa>
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	2b08      	cmp	r3, #8
 800ac5e:	d104      	bne.n	800ac6a <HAL_TIM_PWM_Start+0xa2>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2202      	movs	r2, #2
 800ac64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ac68:	e003      	b.n	800ac72 <HAL_TIM_PWM_Start+0xaa>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2202      	movs	r2, #2
 800ac6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	2201      	movs	r2, #1
 800ac78:	6839      	ldr	r1, [r7, #0]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f000 fe04 	bl	800b888 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	4a2d      	ldr	r2, [pc, #180]	; (800ad3c <HAL_TIM_PWM_Start+0x174>)
 800ac86:	4293      	cmp	r3, r2
 800ac88:	d004      	beq.n	800ac94 <HAL_TIM_PWM_Start+0xcc>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	4a2c      	ldr	r2, [pc, #176]	; (800ad40 <HAL_TIM_PWM_Start+0x178>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d101      	bne.n	800ac98 <HAL_TIM_PWM_Start+0xd0>
 800ac94:	2301      	movs	r3, #1
 800ac96:	e000      	b.n	800ac9a <HAL_TIM_PWM_Start+0xd2>
 800ac98:	2300      	movs	r3, #0
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d007      	beq.n	800acae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800acac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4a22      	ldr	r2, [pc, #136]	; (800ad3c <HAL_TIM_PWM_Start+0x174>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d022      	beq.n	800acfe <HAL_TIM_PWM_Start+0x136>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800acc0:	d01d      	beq.n	800acfe <HAL_TIM_PWM_Start+0x136>
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	4a1f      	ldr	r2, [pc, #124]	; (800ad44 <HAL_TIM_PWM_Start+0x17c>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d018      	beq.n	800acfe <HAL_TIM_PWM_Start+0x136>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a1d      	ldr	r2, [pc, #116]	; (800ad48 <HAL_TIM_PWM_Start+0x180>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d013      	beq.n	800acfe <HAL_TIM_PWM_Start+0x136>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4a1c      	ldr	r2, [pc, #112]	; (800ad4c <HAL_TIM_PWM_Start+0x184>)
 800acdc:	4293      	cmp	r3, r2
 800acde:	d00e      	beq.n	800acfe <HAL_TIM_PWM_Start+0x136>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4a16      	ldr	r2, [pc, #88]	; (800ad40 <HAL_TIM_PWM_Start+0x178>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d009      	beq.n	800acfe <HAL_TIM_PWM_Start+0x136>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a18      	ldr	r2, [pc, #96]	; (800ad50 <HAL_TIM_PWM_Start+0x188>)
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d004      	beq.n	800acfe <HAL_TIM_PWM_Start+0x136>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4a16      	ldr	r2, [pc, #88]	; (800ad54 <HAL_TIM_PWM_Start+0x18c>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d111      	bne.n	800ad22 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	689b      	ldr	r3, [r3, #8]
 800ad04:	f003 0307 	and.w	r3, r3, #7
 800ad08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2b06      	cmp	r3, #6
 800ad0e:	d010      	beq.n	800ad32 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	681a      	ldr	r2, [r3, #0]
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f042 0201 	orr.w	r2, r2, #1
 800ad1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad20:	e007      	b.n	800ad32 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f042 0201 	orr.w	r2, r2, #1
 800ad30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ad32:	2300      	movs	r3, #0
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3710      	adds	r7, #16
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	40010000 	.word	0x40010000
 800ad40:	40010400 	.word	0x40010400
 800ad44:	40000400 	.word	0x40000400
 800ad48:	40000800 	.word	0x40000800
 800ad4c:	40000c00 	.word	0x40000c00
 800ad50:	40014000 	.word	0x40014000
 800ad54:	40001800 	.word	0x40001800

0800ad58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b084      	sub	sp, #16
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	68db      	ldr	r3, [r3, #12]
 800ad66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	691b      	ldr	r3, [r3, #16]
 800ad6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	f003 0302 	and.w	r3, r3, #2
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d020      	beq.n	800adbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	f003 0302 	and.w	r3, r3, #2
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d01b      	beq.n	800adbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f06f 0202 	mvn.w	r2, #2
 800ad8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2201      	movs	r2, #1
 800ad92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	699b      	ldr	r3, [r3, #24]
 800ad9a:	f003 0303 	and.w	r3, r3, #3
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d003      	beq.n	800adaa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 fa5b 	bl	800b25e <HAL_TIM_IC_CaptureCallback>
 800ada8:	e005      	b.n	800adb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 fa4d 	bl	800b24a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800adb0:	6878      	ldr	r0, [r7, #4]
 800adb2:	f000 fa5e 	bl	800b272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2200      	movs	r2, #0
 800adba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	f003 0304 	and.w	r3, r3, #4
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d020      	beq.n	800ae08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f003 0304 	and.w	r3, r3, #4
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d01b      	beq.n	800ae08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f06f 0204 	mvn.w	r2, #4
 800add8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2202      	movs	r2, #2
 800adde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	699b      	ldr	r3, [r3, #24]
 800ade6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800adea:	2b00      	cmp	r3, #0
 800adec:	d003      	beq.n	800adf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f000 fa35 	bl	800b25e <HAL_TIM_IC_CaptureCallback>
 800adf4:	e005      	b.n	800ae02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800adf6:	6878      	ldr	r0, [r7, #4]
 800adf8:	f000 fa27 	bl	800b24a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f000 fa38 	bl	800b272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2200      	movs	r2, #0
 800ae06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	f003 0308 	and.w	r3, r3, #8
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d020      	beq.n	800ae54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	f003 0308 	and.w	r3, r3, #8
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d01b      	beq.n	800ae54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f06f 0208 	mvn.w	r2, #8
 800ae24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2204      	movs	r2, #4
 800ae2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	69db      	ldr	r3, [r3, #28]
 800ae32:	f003 0303 	and.w	r3, r3, #3
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d003      	beq.n	800ae42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 fa0f 	bl	800b25e <HAL_TIM_IC_CaptureCallback>
 800ae40:	e005      	b.n	800ae4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 fa01 	bl	800b24a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f000 fa12 	bl	800b272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2200      	movs	r2, #0
 800ae52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	f003 0310 	and.w	r3, r3, #16
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d020      	beq.n	800aea0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f003 0310 	and.w	r3, r3, #16
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d01b      	beq.n	800aea0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f06f 0210 	mvn.w	r2, #16
 800ae70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2208      	movs	r2, #8
 800ae76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	69db      	ldr	r3, [r3, #28]
 800ae7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d003      	beq.n	800ae8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 f9e9 	bl	800b25e <HAL_TIM_IC_CaptureCallback>
 800ae8c:	e005      	b.n	800ae9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f000 f9db 	bl	800b24a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f000 f9ec 	bl	800b272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	f003 0301 	and.w	r3, r3, #1
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d00c      	beq.n	800aec4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	f003 0301 	and.w	r3, r3, #1
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d007      	beq.n	800aec4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f06f 0201 	mvn.w	r2, #1
 800aebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f7f8 feb6 	bl	8003c30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800aec4:	68bb      	ldr	r3, [r7, #8]
 800aec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d00c      	beq.n	800aee8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d007      	beq.n	800aee8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 fdce 	bl	800ba84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d00c      	beq.n	800af0c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d007      	beq.n	800af0c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800af04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 f9bd 	bl	800b286 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	f003 0320 	and.w	r3, r3, #32
 800af12:	2b00      	cmp	r3, #0
 800af14:	d00c      	beq.n	800af30 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	f003 0320 	and.w	r3, r3, #32
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d007      	beq.n	800af30 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f06f 0220 	mvn.w	r2, #32
 800af28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f000 fda0 	bl	800ba70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800af30:	bf00      	nop
 800af32:	3710      	adds	r7, #16
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b086      	sub	sp, #24
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	60f8      	str	r0, [r7, #12]
 800af40:	60b9      	str	r1, [r7, #8]
 800af42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af44:	2300      	movs	r3, #0
 800af46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af4e:	2b01      	cmp	r3, #1
 800af50:	d101      	bne.n	800af56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800af52:	2302      	movs	r3, #2
 800af54:	e0ae      	b.n	800b0b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	2201      	movs	r2, #1
 800af5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2b0c      	cmp	r3, #12
 800af62:	f200 809f 	bhi.w	800b0a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800af66:	a201      	add	r2, pc, #4	; (adr r2, 800af6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800af68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af6c:	0800afa1 	.word	0x0800afa1
 800af70:	0800b0a5 	.word	0x0800b0a5
 800af74:	0800b0a5 	.word	0x0800b0a5
 800af78:	0800b0a5 	.word	0x0800b0a5
 800af7c:	0800afe1 	.word	0x0800afe1
 800af80:	0800b0a5 	.word	0x0800b0a5
 800af84:	0800b0a5 	.word	0x0800b0a5
 800af88:	0800b0a5 	.word	0x0800b0a5
 800af8c:	0800b023 	.word	0x0800b023
 800af90:	0800b0a5 	.word	0x0800b0a5
 800af94:	0800b0a5 	.word	0x0800b0a5
 800af98:	0800b0a5 	.word	0x0800b0a5
 800af9c:	0800b063 	.word	0x0800b063
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	68b9      	ldr	r1, [r7, #8]
 800afa6:	4618      	mov	r0, r3
 800afa8:	f000 fa24 	bl	800b3f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	699a      	ldr	r2, [r3, #24]
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f042 0208 	orr.w	r2, r2, #8
 800afba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	699a      	ldr	r2, [r3, #24]
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f022 0204 	bic.w	r2, r2, #4
 800afca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	6999      	ldr	r1, [r3, #24]
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	691a      	ldr	r2, [r3, #16]
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	430a      	orrs	r2, r1
 800afdc:	619a      	str	r2, [r3, #24]
      break;
 800afde:	e064      	b.n	800b0aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	68b9      	ldr	r1, [r7, #8]
 800afe6:	4618      	mov	r0, r3
 800afe8:	f000 fa74 	bl	800b4d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	699a      	ldr	r2, [r3, #24]
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800affa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	699a      	ldr	r2, [r3, #24]
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b00a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	6999      	ldr	r1, [r3, #24]
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	691b      	ldr	r3, [r3, #16]
 800b016:	021a      	lsls	r2, r3, #8
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	430a      	orrs	r2, r1
 800b01e:	619a      	str	r2, [r3, #24]
      break;
 800b020:	e043      	b.n	800b0aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	68b9      	ldr	r1, [r7, #8]
 800b028:	4618      	mov	r0, r3
 800b02a:	f000 fac9 	bl	800b5c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	69da      	ldr	r2, [r3, #28]
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f042 0208 	orr.w	r2, r2, #8
 800b03c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	69da      	ldr	r2, [r3, #28]
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f022 0204 	bic.w	r2, r2, #4
 800b04c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	69d9      	ldr	r1, [r3, #28]
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	691a      	ldr	r2, [r3, #16]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	430a      	orrs	r2, r1
 800b05e:	61da      	str	r2, [r3, #28]
      break;
 800b060:	e023      	b.n	800b0aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	68b9      	ldr	r1, [r7, #8]
 800b068:	4618      	mov	r0, r3
 800b06a:	f000 fb1d 	bl	800b6a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	69da      	ldr	r2, [r3, #28]
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b07c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	69da      	ldr	r2, [r3, #28]
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b08c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	69d9      	ldr	r1, [r3, #28]
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	691b      	ldr	r3, [r3, #16]
 800b098:	021a      	lsls	r2, r3, #8
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	430a      	orrs	r2, r1
 800b0a0:	61da      	str	r2, [r3, #28]
      break;
 800b0a2:	e002      	b.n	800b0aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	75fb      	strb	r3, [r7, #23]
      break;
 800b0a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b0b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3718      	adds	r7, #24
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d101      	bne.n	800b0d8 <HAL_TIM_ConfigClockSource+0x1c>
 800b0d4:	2302      	movs	r3, #2
 800b0d6:	e0b4      	b.n	800b242 <HAL_TIM_ConfigClockSource+0x186>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2202      	movs	r2, #2
 800b0e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b0f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b0fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	68ba      	ldr	r2, [r7, #8]
 800b106:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b110:	d03e      	beq.n	800b190 <HAL_TIM_ConfigClockSource+0xd4>
 800b112:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b116:	f200 8087 	bhi.w	800b228 <HAL_TIM_ConfigClockSource+0x16c>
 800b11a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b11e:	f000 8086 	beq.w	800b22e <HAL_TIM_ConfigClockSource+0x172>
 800b122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b126:	d87f      	bhi.n	800b228 <HAL_TIM_ConfigClockSource+0x16c>
 800b128:	2b70      	cmp	r3, #112	; 0x70
 800b12a:	d01a      	beq.n	800b162 <HAL_TIM_ConfigClockSource+0xa6>
 800b12c:	2b70      	cmp	r3, #112	; 0x70
 800b12e:	d87b      	bhi.n	800b228 <HAL_TIM_ConfigClockSource+0x16c>
 800b130:	2b60      	cmp	r3, #96	; 0x60
 800b132:	d050      	beq.n	800b1d6 <HAL_TIM_ConfigClockSource+0x11a>
 800b134:	2b60      	cmp	r3, #96	; 0x60
 800b136:	d877      	bhi.n	800b228 <HAL_TIM_ConfigClockSource+0x16c>
 800b138:	2b50      	cmp	r3, #80	; 0x50
 800b13a:	d03c      	beq.n	800b1b6 <HAL_TIM_ConfigClockSource+0xfa>
 800b13c:	2b50      	cmp	r3, #80	; 0x50
 800b13e:	d873      	bhi.n	800b228 <HAL_TIM_ConfigClockSource+0x16c>
 800b140:	2b40      	cmp	r3, #64	; 0x40
 800b142:	d058      	beq.n	800b1f6 <HAL_TIM_ConfigClockSource+0x13a>
 800b144:	2b40      	cmp	r3, #64	; 0x40
 800b146:	d86f      	bhi.n	800b228 <HAL_TIM_ConfigClockSource+0x16c>
 800b148:	2b30      	cmp	r3, #48	; 0x30
 800b14a:	d064      	beq.n	800b216 <HAL_TIM_ConfigClockSource+0x15a>
 800b14c:	2b30      	cmp	r3, #48	; 0x30
 800b14e:	d86b      	bhi.n	800b228 <HAL_TIM_ConfigClockSource+0x16c>
 800b150:	2b20      	cmp	r3, #32
 800b152:	d060      	beq.n	800b216 <HAL_TIM_ConfigClockSource+0x15a>
 800b154:	2b20      	cmp	r3, #32
 800b156:	d867      	bhi.n	800b228 <HAL_TIM_ConfigClockSource+0x16c>
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d05c      	beq.n	800b216 <HAL_TIM_ConfigClockSource+0x15a>
 800b15c:	2b10      	cmp	r3, #16
 800b15e:	d05a      	beq.n	800b216 <HAL_TIM_ConfigClockSource+0x15a>
 800b160:	e062      	b.n	800b228 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b172:	f000 fb69 	bl	800b848 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b184:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	68ba      	ldr	r2, [r7, #8]
 800b18c:	609a      	str	r2, [r3, #8]
      break;
 800b18e:	e04f      	b.n	800b230 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b1a0:	f000 fb52 	bl	800b848 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	689a      	ldr	r2, [r3, #8]
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b1b2:	609a      	str	r2, [r3, #8]
      break;
 800b1b4:	e03c      	b.n	800b230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	f000 fac6 	bl	800b754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	2150      	movs	r1, #80	; 0x50
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	f000 fb1f 	bl	800b812 <TIM_ITRx_SetConfig>
      break;
 800b1d4:	e02c      	b.n	800b230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b1e2:	461a      	mov	r2, r3
 800b1e4:	f000 fae5 	bl	800b7b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	2160      	movs	r1, #96	; 0x60
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f000 fb0f 	bl	800b812 <TIM_ITRx_SetConfig>
      break;
 800b1f4:	e01c      	b.n	800b230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b202:	461a      	mov	r2, r3
 800b204:	f000 faa6 	bl	800b754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	2140      	movs	r1, #64	; 0x40
 800b20e:	4618      	mov	r0, r3
 800b210:	f000 faff 	bl	800b812 <TIM_ITRx_SetConfig>
      break;
 800b214:	e00c      	b.n	800b230 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681a      	ldr	r2, [r3, #0]
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	4619      	mov	r1, r3
 800b220:	4610      	mov	r0, r2
 800b222:	f000 faf6 	bl	800b812 <TIM_ITRx_SetConfig>
      break;
 800b226:	e003      	b.n	800b230 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b228:	2301      	movs	r3, #1
 800b22a:	73fb      	strb	r3, [r7, #15]
      break;
 800b22c:	e000      	b.n	800b230 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b22e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2201      	movs	r2, #1
 800b234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2200      	movs	r2, #0
 800b23c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b240:	7bfb      	ldrb	r3, [r7, #15]
}
 800b242:	4618      	mov	r0, r3
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b24a:	b480      	push	{r7}
 800b24c:	b083      	sub	sp, #12
 800b24e:	af00      	add	r7, sp, #0
 800b250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b252:	bf00      	nop
 800b254:	370c      	adds	r7, #12
 800b256:	46bd      	mov	sp, r7
 800b258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25c:	4770      	bx	lr

0800b25e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b25e:	b480      	push	{r7}
 800b260:	b083      	sub	sp, #12
 800b262:	af00      	add	r7, sp, #0
 800b264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b266:	bf00      	nop
 800b268:	370c      	adds	r7, #12
 800b26a:	46bd      	mov	sp, r7
 800b26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b270:	4770      	bx	lr

0800b272 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b272:	b480      	push	{r7}
 800b274:	b083      	sub	sp, #12
 800b276:	af00      	add	r7, sp, #0
 800b278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b27a:	bf00      	nop
 800b27c:	370c      	adds	r7, #12
 800b27e:	46bd      	mov	sp, r7
 800b280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b284:	4770      	bx	lr

0800b286 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b286:	b480      	push	{r7}
 800b288:	b083      	sub	sp, #12
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b28e:	bf00      	nop
 800b290:	370c      	adds	r7, #12
 800b292:	46bd      	mov	sp, r7
 800b294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b298:	4770      	bx	lr
	...

0800b29c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4a46      	ldr	r2, [pc, #280]	; (800b3c8 <TIM_Base_SetConfig+0x12c>)
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d013      	beq.n	800b2dc <TIM_Base_SetConfig+0x40>
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2ba:	d00f      	beq.n	800b2dc <TIM_Base_SetConfig+0x40>
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	4a43      	ldr	r2, [pc, #268]	; (800b3cc <TIM_Base_SetConfig+0x130>)
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	d00b      	beq.n	800b2dc <TIM_Base_SetConfig+0x40>
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	4a42      	ldr	r2, [pc, #264]	; (800b3d0 <TIM_Base_SetConfig+0x134>)
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	d007      	beq.n	800b2dc <TIM_Base_SetConfig+0x40>
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	4a41      	ldr	r2, [pc, #260]	; (800b3d4 <TIM_Base_SetConfig+0x138>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d003      	beq.n	800b2dc <TIM_Base_SetConfig+0x40>
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	4a40      	ldr	r2, [pc, #256]	; (800b3d8 <TIM_Base_SetConfig+0x13c>)
 800b2d8:	4293      	cmp	r3, r2
 800b2da:	d108      	bne.n	800b2ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	685b      	ldr	r3, [r3, #4]
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	4313      	orrs	r3, r2
 800b2ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	4a35      	ldr	r2, [pc, #212]	; (800b3c8 <TIM_Base_SetConfig+0x12c>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d02b      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2fc:	d027      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	4a32      	ldr	r2, [pc, #200]	; (800b3cc <TIM_Base_SetConfig+0x130>)
 800b302:	4293      	cmp	r3, r2
 800b304:	d023      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	4a31      	ldr	r2, [pc, #196]	; (800b3d0 <TIM_Base_SetConfig+0x134>)
 800b30a:	4293      	cmp	r3, r2
 800b30c:	d01f      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4a30      	ldr	r2, [pc, #192]	; (800b3d4 <TIM_Base_SetConfig+0x138>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d01b      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	4a2f      	ldr	r2, [pc, #188]	; (800b3d8 <TIM_Base_SetConfig+0x13c>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	d017      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	4a2e      	ldr	r2, [pc, #184]	; (800b3dc <TIM_Base_SetConfig+0x140>)
 800b322:	4293      	cmp	r3, r2
 800b324:	d013      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	4a2d      	ldr	r2, [pc, #180]	; (800b3e0 <TIM_Base_SetConfig+0x144>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d00f      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	4a2c      	ldr	r2, [pc, #176]	; (800b3e4 <TIM_Base_SetConfig+0x148>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d00b      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	4a2b      	ldr	r2, [pc, #172]	; (800b3e8 <TIM_Base_SetConfig+0x14c>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d007      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	4a2a      	ldr	r2, [pc, #168]	; (800b3ec <TIM_Base_SetConfig+0x150>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d003      	beq.n	800b34e <TIM_Base_SetConfig+0xb2>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	4a29      	ldr	r2, [pc, #164]	; (800b3f0 <TIM_Base_SetConfig+0x154>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d108      	bne.n	800b360 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b354:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	68db      	ldr	r3, [r3, #12]
 800b35a:	68fa      	ldr	r2, [r7, #12]
 800b35c:	4313      	orrs	r3, r2
 800b35e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	695b      	ldr	r3, [r3, #20]
 800b36a:	4313      	orrs	r3, r2
 800b36c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	68fa      	ldr	r2, [r7, #12]
 800b372:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	689a      	ldr	r2, [r3, #8]
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	681a      	ldr	r2, [r3, #0]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	4a10      	ldr	r2, [pc, #64]	; (800b3c8 <TIM_Base_SetConfig+0x12c>)
 800b388:	4293      	cmp	r3, r2
 800b38a:	d003      	beq.n	800b394 <TIM_Base_SetConfig+0xf8>
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	4a12      	ldr	r2, [pc, #72]	; (800b3d8 <TIM_Base_SetConfig+0x13c>)
 800b390:	4293      	cmp	r3, r2
 800b392:	d103      	bne.n	800b39c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	691a      	ldr	r2, [r3, #16]
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2201      	movs	r2, #1
 800b3a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	691b      	ldr	r3, [r3, #16]
 800b3a6:	f003 0301 	and.w	r3, r3, #1
 800b3aa:	2b01      	cmp	r3, #1
 800b3ac:	d105      	bne.n	800b3ba <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	691b      	ldr	r3, [r3, #16]
 800b3b2:	f023 0201 	bic.w	r2, r3, #1
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	611a      	str	r2, [r3, #16]
  }
}
 800b3ba:	bf00      	nop
 800b3bc:	3714      	adds	r7, #20
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr
 800b3c6:	bf00      	nop
 800b3c8:	40010000 	.word	0x40010000
 800b3cc:	40000400 	.word	0x40000400
 800b3d0:	40000800 	.word	0x40000800
 800b3d4:	40000c00 	.word	0x40000c00
 800b3d8:	40010400 	.word	0x40010400
 800b3dc:	40014000 	.word	0x40014000
 800b3e0:	40014400 	.word	0x40014400
 800b3e4:	40014800 	.word	0x40014800
 800b3e8:	40001800 	.word	0x40001800
 800b3ec:	40001c00 	.word	0x40001c00
 800b3f0:	40002000 	.word	0x40002000

0800b3f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b087      	sub	sp, #28
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6a1b      	ldr	r3, [r3, #32]
 800b402:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6a1b      	ldr	r3, [r3, #32]
 800b408:	f023 0201 	bic.w	r2, r3, #1
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	699b      	ldr	r3, [r3, #24]
 800b41a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	f023 0303 	bic.w	r3, r3, #3
 800b42a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	68fa      	ldr	r2, [r7, #12]
 800b432:	4313      	orrs	r3, r2
 800b434:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b436:	697b      	ldr	r3, [r7, #20]
 800b438:	f023 0302 	bic.w	r3, r3, #2
 800b43c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	689b      	ldr	r3, [r3, #8]
 800b442:	697a      	ldr	r2, [r7, #20]
 800b444:	4313      	orrs	r3, r2
 800b446:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	4a20      	ldr	r2, [pc, #128]	; (800b4cc <TIM_OC1_SetConfig+0xd8>)
 800b44c:	4293      	cmp	r3, r2
 800b44e:	d003      	beq.n	800b458 <TIM_OC1_SetConfig+0x64>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	4a1f      	ldr	r2, [pc, #124]	; (800b4d0 <TIM_OC1_SetConfig+0xdc>)
 800b454:	4293      	cmp	r3, r2
 800b456:	d10c      	bne.n	800b472 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	f023 0308 	bic.w	r3, r3, #8
 800b45e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	68db      	ldr	r3, [r3, #12]
 800b464:	697a      	ldr	r2, [r7, #20]
 800b466:	4313      	orrs	r3, r2
 800b468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	f023 0304 	bic.w	r3, r3, #4
 800b470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	4a15      	ldr	r2, [pc, #84]	; (800b4cc <TIM_OC1_SetConfig+0xd8>)
 800b476:	4293      	cmp	r3, r2
 800b478:	d003      	beq.n	800b482 <TIM_OC1_SetConfig+0x8e>
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4a14      	ldr	r2, [pc, #80]	; (800b4d0 <TIM_OC1_SetConfig+0xdc>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d111      	bne.n	800b4a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b482:	693b      	ldr	r3, [r7, #16]
 800b484:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b488:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b490:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	695b      	ldr	r3, [r3, #20]
 800b496:	693a      	ldr	r2, [r7, #16]
 800b498:	4313      	orrs	r3, r2
 800b49a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	699b      	ldr	r3, [r3, #24]
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	693a      	ldr	r2, [r7, #16]
 800b4aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	685a      	ldr	r2, [r3, #4]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	697a      	ldr	r2, [r7, #20]
 800b4be:	621a      	str	r2, [r3, #32]
}
 800b4c0:	bf00      	nop
 800b4c2:	371c      	adds	r7, #28
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ca:	4770      	bx	lr
 800b4cc:	40010000 	.word	0x40010000
 800b4d0:	40010400 	.word	0x40010400

0800b4d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b087      	sub	sp, #28
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6a1b      	ldr	r3, [r3, #32]
 800b4e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6a1b      	ldr	r3, [r3, #32]
 800b4e8:	f023 0210 	bic.w	r2, r3, #16
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	699b      	ldr	r3, [r3, #24]
 800b4fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b50a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	021b      	lsls	r3, r3, #8
 800b512:	68fa      	ldr	r2, [r7, #12]
 800b514:	4313      	orrs	r3, r2
 800b516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	f023 0320 	bic.w	r3, r3, #32
 800b51e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	689b      	ldr	r3, [r3, #8]
 800b524:	011b      	lsls	r3, r3, #4
 800b526:	697a      	ldr	r2, [r7, #20]
 800b528:	4313      	orrs	r3, r2
 800b52a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	4a22      	ldr	r2, [pc, #136]	; (800b5b8 <TIM_OC2_SetConfig+0xe4>)
 800b530:	4293      	cmp	r3, r2
 800b532:	d003      	beq.n	800b53c <TIM_OC2_SetConfig+0x68>
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4a21      	ldr	r2, [pc, #132]	; (800b5bc <TIM_OC2_SetConfig+0xe8>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d10d      	bne.n	800b558 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b53c:	697b      	ldr	r3, [r7, #20]
 800b53e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b542:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	68db      	ldr	r3, [r3, #12]
 800b548:	011b      	lsls	r3, r3, #4
 800b54a:	697a      	ldr	r2, [r7, #20]
 800b54c:	4313      	orrs	r3, r2
 800b54e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b556:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	4a17      	ldr	r2, [pc, #92]	; (800b5b8 <TIM_OC2_SetConfig+0xe4>)
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d003      	beq.n	800b568 <TIM_OC2_SetConfig+0x94>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	4a16      	ldr	r2, [pc, #88]	; (800b5bc <TIM_OC2_SetConfig+0xe8>)
 800b564:	4293      	cmp	r3, r2
 800b566:	d113      	bne.n	800b590 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b56e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b576:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	695b      	ldr	r3, [r3, #20]
 800b57c:	009b      	lsls	r3, r3, #2
 800b57e:	693a      	ldr	r2, [r7, #16]
 800b580:	4313      	orrs	r3, r2
 800b582:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	699b      	ldr	r3, [r3, #24]
 800b588:	009b      	lsls	r3, r3, #2
 800b58a:	693a      	ldr	r2, [r7, #16]
 800b58c:	4313      	orrs	r3, r2
 800b58e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	693a      	ldr	r2, [r7, #16]
 800b594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	68fa      	ldr	r2, [r7, #12]
 800b59a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	685a      	ldr	r2, [r3, #4]
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	697a      	ldr	r2, [r7, #20]
 800b5a8:	621a      	str	r2, [r3, #32]
}
 800b5aa:	bf00      	nop
 800b5ac:	371c      	adds	r7, #28
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b4:	4770      	bx	lr
 800b5b6:	bf00      	nop
 800b5b8:	40010000 	.word	0x40010000
 800b5bc:	40010400 	.word	0x40010400

0800b5c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b087      	sub	sp, #28
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6a1b      	ldr	r3, [r3, #32]
 800b5ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	6a1b      	ldr	r3, [r3, #32]
 800b5d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	69db      	ldr	r3, [r3, #28]
 800b5e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	f023 0303 	bic.w	r3, r3, #3
 800b5f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	68fa      	ldr	r2, [r7, #12]
 800b5fe:	4313      	orrs	r3, r2
 800b600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	021b      	lsls	r3, r3, #8
 800b610:	697a      	ldr	r2, [r7, #20]
 800b612:	4313      	orrs	r3, r2
 800b614:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	4a21      	ldr	r2, [pc, #132]	; (800b6a0 <TIM_OC3_SetConfig+0xe0>)
 800b61a:	4293      	cmp	r3, r2
 800b61c:	d003      	beq.n	800b626 <TIM_OC3_SetConfig+0x66>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	4a20      	ldr	r2, [pc, #128]	; (800b6a4 <TIM_OC3_SetConfig+0xe4>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d10d      	bne.n	800b642 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b626:	697b      	ldr	r3, [r7, #20]
 800b628:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b62c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	68db      	ldr	r3, [r3, #12]
 800b632:	021b      	lsls	r3, r3, #8
 800b634:	697a      	ldr	r2, [r7, #20]
 800b636:	4313      	orrs	r3, r2
 800b638:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b640:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	4a16      	ldr	r2, [pc, #88]	; (800b6a0 <TIM_OC3_SetConfig+0xe0>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d003      	beq.n	800b652 <TIM_OC3_SetConfig+0x92>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	4a15      	ldr	r2, [pc, #84]	; (800b6a4 <TIM_OC3_SetConfig+0xe4>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d113      	bne.n	800b67a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b652:	693b      	ldr	r3, [r7, #16]
 800b654:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	695b      	ldr	r3, [r3, #20]
 800b666:	011b      	lsls	r3, r3, #4
 800b668:	693a      	ldr	r2, [r7, #16]
 800b66a:	4313      	orrs	r3, r2
 800b66c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	699b      	ldr	r3, [r3, #24]
 800b672:	011b      	lsls	r3, r3, #4
 800b674:	693a      	ldr	r2, [r7, #16]
 800b676:	4313      	orrs	r3, r2
 800b678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	693a      	ldr	r2, [r7, #16]
 800b67e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	68fa      	ldr	r2, [r7, #12]
 800b684:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	685a      	ldr	r2, [r3, #4]
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	697a      	ldr	r2, [r7, #20]
 800b692:	621a      	str	r2, [r3, #32]
}
 800b694:	bf00      	nop
 800b696:	371c      	adds	r7, #28
 800b698:	46bd      	mov	sp, r7
 800b69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69e:	4770      	bx	lr
 800b6a0:	40010000 	.word	0x40010000
 800b6a4:	40010400 	.word	0x40010400

0800b6a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b087      	sub	sp, #28
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6a1b      	ldr	r3, [r3, #32]
 800b6b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6a1b      	ldr	r3, [r3, #32]
 800b6bc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	685b      	ldr	r3, [r3, #4]
 800b6c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	69db      	ldr	r3, [r3, #28]
 800b6ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b6d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b6de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	021b      	lsls	r3, r3, #8
 800b6e6:	68fa      	ldr	r2, [r7, #12]
 800b6e8:	4313      	orrs	r3, r2
 800b6ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b6f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	689b      	ldr	r3, [r3, #8]
 800b6f8:	031b      	lsls	r3, r3, #12
 800b6fa:	693a      	ldr	r2, [r7, #16]
 800b6fc:	4313      	orrs	r3, r2
 800b6fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	4a12      	ldr	r2, [pc, #72]	; (800b74c <TIM_OC4_SetConfig+0xa4>)
 800b704:	4293      	cmp	r3, r2
 800b706:	d003      	beq.n	800b710 <TIM_OC4_SetConfig+0x68>
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	4a11      	ldr	r2, [pc, #68]	; (800b750 <TIM_OC4_SetConfig+0xa8>)
 800b70c:	4293      	cmp	r3, r2
 800b70e:	d109      	bne.n	800b724 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b716:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	695b      	ldr	r3, [r3, #20]
 800b71c:	019b      	lsls	r3, r3, #6
 800b71e:	697a      	ldr	r2, [r7, #20]
 800b720:	4313      	orrs	r3, r2
 800b722:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	697a      	ldr	r2, [r7, #20]
 800b728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	68fa      	ldr	r2, [r7, #12]
 800b72e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	685a      	ldr	r2, [r3, #4]
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	693a      	ldr	r2, [r7, #16]
 800b73c:	621a      	str	r2, [r3, #32]
}
 800b73e:	bf00      	nop
 800b740:	371c      	adds	r7, #28
 800b742:	46bd      	mov	sp, r7
 800b744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b748:	4770      	bx	lr
 800b74a:	bf00      	nop
 800b74c:	40010000 	.word	0x40010000
 800b750:	40010400 	.word	0x40010400

0800b754 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b754:	b480      	push	{r7}
 800b756:	b087      	sub	sp, #28
 800b758:	af00      	add	r7, sp, #0
 800b75a:	60f8      	str	r0, [r7, #12]
 800b75c:	60b9      	str	r1, [r7, #8]
 800b75e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	6a1b      	ldr	r3, [r3, #32]
 800b764:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	6a1b      	ldr	r3, [r3, #32]
 800b76a:	f023 0201 	bic.w	r2, r3, #1
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	699b      	ldr	r3, [r3, #24]
 800b776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b77e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	011b      	lsls	r3, r3, #4
 800b784:	693a      	ldr	r2, [r7, #16]
 800b786:	4313      	orrs	r3, r2
 800b788:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	f023 030a 	bic.w	r3, r3, #10
 800b790:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b792:	697a      	ldr	r2, [r7, #20]
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	4313      	orrs	r3, r2
 800b798:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	693a      	ldr	r2, [r7, #16]
 800b79e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	697a      	ldr	r2, [r7, #20]
 800b7a4:	621a      	str	r2, [r3, #32]
}
 800b7a6:	bf00      	nop
 800b7a8:	371c      	adds	r7, #28
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr

0800b7b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b7b2:	b480      	push	{r7}
 800b7b4:	b087      	sub	sp, #28
 800b7b6:	af00      	add	r7, sp, #0
 800b7b8:	60f8      	str	r0, [r7, #12]
 800b7ba:	60b9      	str	r1, [r7, #8]
 800b7bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	6a1b      	ldr	r3, [r3, #32]
 800b7c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	6a1b      	ldr	r3, [r3, #32]
 800b7c8:	f023 0210 	bic.w	r2, r3, #16
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	699b      	ldr	r3, [r3, #24]
 800b7d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b7dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	031b      	lsls	r3, r3, #12
 800b7e2:	693a      	ldr	r2, [r7, #16]
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b7ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	011b      	lsls	r3, r3, #4
 800b7f4:	697a      	ldr	r2, [r7, #20]
 800b7f6:	4313      	orrs	r3, r2
 800b7f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	693a      	ldr	r2, [r7, #16]
 800b7fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	697a      	ldr	r2, [r7, #20]
 800b804:	621a      	str	r2, [r3, #32]
}
 800b806:	bf00      	nop
 800b808:	371c      	adds	r7, #28
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr

0800b812 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b812:	b480      	push	{r7}
 800b814:	b085      	sub	sp, #20
 800b816:	af00      	add	r7, sp, #0
 800b818:	6078      	str	r0, [r7, #4]
 800b81a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	689b      	ldr	r3, [r3, #8]
 800b820:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b828:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b82a:	683a      	ldr	r2, [r7, #0]
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	4313      	orrs	r3, r2
 800b830:	f043 0307 	orr.w	r3, r3, #7
 800b834:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	68fa      	ldr	r2, [r7, #12]
 800b83a:	609a      	str	r2, [r3, #8]
}
 800b83c:	bf00      	nop
 800b83e:	3714      	adds	r7, #20
 800b840:	46bd      	mov	sp, r7
 800b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b846:	4770      	bx	lr

0800b848 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b848:	b480      	push	{r7}
 800b84a:	b087      	sub	sp, #28
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	60f8      	str	r0, [r7, #12]
 800b850:	60b9      	str	r1, [r7, #8]
 800b852:	607a      	str	r2, [r7, #4]
 800b854:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	689b      	ldr	r3, [r3, #8]
 800b85a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b862:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b864:	683b      	ldr	r3, [r7, #0]
 800b866:	021a      	lsls	r2, r3, #8
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	431a      	orrs	r2, r3
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	4313      	orrs	r3, r2
 800b870:	697a      	ldr	r2, [r7, #20]
 800b872:	4313      	orrs	r3, r2
 800b874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	697a      	ldr	r2, [r7, #20]
 800b87a:	609a      	str	r2, [r3, #8]
}
 800b87c:	bf00      	nop
 800b87e:	371c      	adds	r7, #28
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr

0800b888 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b888:	b480      	push	{r7}
 800b88a:	b087      	sub	sp, #28
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	60f8      	str	r0, [r7, #12]
 800b890:	60b9      	str	r1, [r7, #8]
 800b892:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	f003 031f 	and.w	r3, r3, #31
 800b89a:	2201      	movs	r2, #1
 800b89c:	fa02 f303 	lsl.w	r3, r2, r3
 800b8a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	6a1a      	ldr	r2, [r3, #32]
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	43db      	mvns	r3, r3
 800b8aa:	401a      	ands	r2, r3
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	6a1a      	ldr	r2, [r3, #32]
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	f003 031f 	and.w	r3, r3, #31
 800b8ba:	6879      	ldr	r1, [r7, #4]
 800b8bc:	fa01 f303 	lsl.w	r3, r1, r3
 800b8c0:	431a      	orrs	r2, r3
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	621a      	str	r2, [r3, #32]
}
 800b8c6:	bf00      	nop
 800b8c8:	371c      	adds	r7, #28
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d0:	4770      	bx	lr
	...

0800b8d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b085      	sub	sp, #20
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
 800b8dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	d101      	bne.n	800b8ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b8e8:	2302      	movs	r3, #2
 800b8ea:	e05a      	b.n	800b9a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2202      	movs	r2, #2
 800b8f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	685b      	ldr	r3, [r3, #4]
 800b902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	689b      	ldr	r3, [r3, #8]
 800b90a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b912:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	68fa      	ldr	r2, [r7, #12]
 800b91a:	4313      	orrs	r3, r2
 800b91c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	68fa      	ldr	r2, [r7, #12]
 800b924:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	4a21      	ldr	r2, [pc, #132]	; (800b9b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d022      	beq.n	800b976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b938:	d01d      	beq.n	800b976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	4a1d      	ldr	r2, [pc, #116]	; (800b9b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d018      	beq.n	800b976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	4a1b      	ldr	r2, [pc, #108]	; (800b9b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d013      	beq.n	800b976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	4a1a      	ldr	r2, [pc, #104]	; (800b9bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d00e      	beq.n	800b976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a18      	ldr	r2, [pc, #96]	; (800b9c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d009      	beq.n	800b976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	4a17      	ldr	r2, [pc, #92]	; (800b9c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d004      	beq.n	800b976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	4a15      	ldr	r2, [pc, #84]	; (800b9c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d10c      	bne.n	800b990 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b97c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	685b      	ldr	r3, [r3, #4]
 800b982:	68ba      	ldr	r2, [r7, #8]
 800b984:	4313      	orrs	r3, r2
 800b986:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	68ba      	ldr	r2, [r7, #8]
 800b98e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2201      	movs	r2, #1
 800b994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2200      	movs	r2, #0
 800b99c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b9a0:	2300      	movs	r3, #0
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3714      	adds	r7, #20
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ac:	4770      	bx	lr
 800b9ae:	bf00      	nop
 800b9b0:	40010000 	.word	0x40010000
 800b9b4:	40000400 	.word	0x40000400
 800b9b8:	40000800 	.word	0x40000800
 800b9bc:	40000c00 	.word	0x40000c00
 800b9c0:	40010400 	.word	0x40010400
 800b9c4:	40014000 	.word	0x40014000
 800b9c8:	40001800 	.word	0x40001800

0800b9cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b085      	sub	sp, #20
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
 800b9d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b9e0:	2b01      	cmp	r3, #1
 800b9e2:	d101      	bne.n	800b9e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b9e4:	2302      	movs	r3, #2
 800b9e6:	e03d      	b.n	800ba64 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	68db      	ldr	r3, [r3, #12]
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	689b      	ldr	r3, [r3, #8]
 800ba08:	4313      	orrs	r3, r2
 800ba0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	685b      	ldr	r3, [r3, #4]
 800ba16:	4313      	orrs	r3, r2
 800ba18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	4313      	orrs	r3, r2
 800ba26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	691b      	ldr	r3, [r3, #16]
 800ba32:	4313      	orrs	r3, r2
 800ba34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	695b      	ldr	r3, [r3, #20]
 800ba40:	4313      	orrs	r3, r2
 800ba42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	69db      	ldr	r3, [r3, #28]
 800ba4e:	4313      	orrs	r3, r2
 800ba50:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	68fa      	ldr	r2, [r7, #12]
 800ba58:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ba62:	2300      	movs	r3, #0
}
 800ba64:	4618      	mov	r0, r3
 800ba66:	3714      	adds	r7, #20
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6e:	4770      	bx	lr

0800ba70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b083      	sub	sp, #12
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ba78:	bf00      	nop
 800ba7a:	370c      	adds	r7, #12
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba82:	4770      	bx	lr

0800ba84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ba84:	b480      	push	{r7}
 800ba86:	b083      	sub	sp, #12
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ba8c:	bf00      	nop
 800ba8e:	370c      	adds	r7, #12
 800ba90:	46bd      	mov	sp, r7
 800ba92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba96:	4770      	bx	lr

0800ba98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b082      	sub	sp, #8
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d101      	bne.n	800baaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800baa6:	2301      	movs	r3, #1
 800baa8:	e042      	b.n	800bb30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bab0:	b2db      	uxtb	r3, r3
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d106      	bne.n	800bac4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2200      	movs	r2, #0
 800baba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800babe:	6878      	ldr	r0, [r7, #4]
 800bac0:	f7fc f830 	bl	8007b24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2224      	movs	r2, #36	; 0x24
 800bac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	68da      	ldr	r2, [r3, #12]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bada:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f000 ff37 	bl	800c950 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	691a      	ldr	r2, [r3, #16]
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800baf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	695a      	ldr	r2, [r3, #20]
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bb00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	68da      	ldr	r2, [r3, #12]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bb10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2200      	movs	r2, #0
 800bb16:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2220      	movs	r2, #32
 800bb1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2220      	movs	r2, #32
 800bb24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800bb2e:	2300      	movs	r3, #0
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3708      	adds	r7, #8
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b08c      	sub	sp, #48	; 0x30
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	60f8      	str	r0, [r7, #12]
 800bb40:	60b9      	str	r1, [r7, #8]
 800bb42:	4613      	mov	r3, r2
 800bb44:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bb4c:	b2db      	uxtb	r3, r3
 800bb4e:	2b20      	cmp	r3, #32
 800bb50:	d156      	bne.n	800bc00 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d002      	beq.n	800bb5e <HAL_UART_Transmit_DMA+0x26>
 800bb58:	88fb      	ldrh	r3, [r7, #6]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d101      	bne.n	800bb62 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800bb5e:	2301      	movs	r3, #1
 800bb60:	e04f      	b.n	800bc02 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800bb62:	68ba      	ldr	r2, [r7, #8]
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	88fa      	ldrh	r2, [r7, #6]
 800bb6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	88fa      	ldrh	r2, [r7, #6]
 800bb72:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	2200      	movs	r2, #0
 800bb78:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	2221      	movs	r2, #33	; 0x21
 800bb7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb86:	4a21      	ldr	r2, [pc, #132]	; (800bc0c <HAL_UART_Transmit_DMA+0xd4>)
 800bb88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb8e:	4a20      	ldr	r2, [pc, #128]	; (800bc10 <HAL_UART_Transmit_DMA+0xd8>)
 800bb90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb96:	4a1f      	ldr	r2, [pc, #124]	; (800bc14 <HAL_UART_Transmit_DMA+0xdc>)
 800bb98:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb9e:	2200      	movs	r2, #0
 800bba0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800bba2:	f107 0308 	add.w	r3, r7, #8
 800bba6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800bbac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbae:	6819      	ldr	r1, [r3, #0]
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	3304      	adds	r3, #4
 800bbb6:	461a      	mov	r2, r3
 800bbb8:	88fb      	ldrh	r3, [r7, #6]
 800bbba:	f7fc fc87 	bl	80084cc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bbc6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	3314      	adds	r3, #20
 800bbce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbd0:	69bb      	ldr	r3, [r7, #24]
 800bbd2:	e853 3f00 	ldrex	r3, [r3]
 800bbd6:	617b      	str	r3, [r7, #20]
   return(result);
 800bbd8:	697b      	ldr	r3, [r7, #20]
 800bbda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbde:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	3314      	adds	r3, #20
 800bbe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bbe8:	627a      	str	r2, [r7, #36]	; 0x24
 800bbea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbec:	6a39      	ldr	r1, [r7, #32]
 800bbee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbf0:	e841 2300 	strex	r3, r2, [r1]
 800bbf4:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbf6:	69fb      	ldr	r3, [r7, #28]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d1e5      	bne.n	800bbc8 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	e000      	b.n	800bc02 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800bc00:	2302      	movs	r3, #2
  }
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	3730      	adds	r7, #48	; 0x30
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
 800bc0a:	bf00      	nop
 800bc0c:	0800c1dd 	.word	0x0800c1dd
 800bc10:	0800c277 	.word	0x0800c277
 800bc14:	0800c3fb 	.word	0x0800c3fb

0800bc18 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	60f8      	str	r0, [r7, #12]
 800bc20:	60b9      	str	r1, [r7, #8]
 800bc22:	4613      	mov	r3, r2
 800bc24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800bc2c:	b2db      	uxtb	r3, r3
 800bc2e:	2b20      	cmp	r3, #32
 800bc30:	d112      	bne.n	800bc58 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d002      	beq.n	800bc3e <HAL_UART_Receive_DMA+0x26>
 800bc38:	88fb      	ldrh	r3, [r7, #6]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d101      	bne.n	800bc42 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	e00b      	b.n	800bc5a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	2200      	movs	r2, #0
 800bc46:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bc48:	88fb      	ldrh	r3, [r7, #6]
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	68b9      	ldr	r1, [r7, #8]
 800bc4e:	68f8      	ldr	r0, [r7, #12]
 800bc50:	f000 fc1e 	bl	800c490 <UART_Start_Receive_DMA>
 800bc54:	4603      	mov	r3, r0
 800bc56:	e000      	b.n	800bc5a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800bc58:	2302      	movs	r3, #2
  }
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3710      	adds	r7, #16
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
	...

0800bc64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b0ba      	sub	sp, #232	; 0xe8
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	68db      	ldr	r3, [r3, #12]
 800bc7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	695b      	ldr	r3, [r3, #20]
 800bc86:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800bc90:	2300      	movs	r3, #0
 800bc92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800bc96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc9a:	f003 030f 	and.w	r3, r3, #15
 800bc9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800bca2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d10f      	bne.n	800bcca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bcaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcae:	f003 0320 	and.w	r3, r3, #32
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d009      	beq.n	800bcca <HAL_UART_IRQHandler+0x66>
 800bcb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bcba:	f003 0320 	and.w	r3, r3, #32
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d003      	beq.n	800bcca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 fd85 	bl	800c7d2 <UART_Receive_IT>
      return;
 800bcc8:	e25b      	b.n	800c182 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bcca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	f000 80de 	beq.w	800be90 <HAL_UART_IRQHandler+0x22c>
 800bcd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bcd8:	f003 0301 	and.w	r3, r3, #1
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d106      	bne.n	800bcee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bce4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	f000 80d1 	beq.w	800be90 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bcee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcf2:	f003 0301 	and.w	r3, r3, #1
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d00b      	beq.n	800bd12 <HAL_UART_IRQHandler+0xae>
 800bcfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bcfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d005      	beq.n	800bd12 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd0a:	f043 0201 	orr.w	r2, r3, #1
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bd12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd16:	f003 0304 	and.w	r3, r3, #4
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d00b      	beq.n	800bd36 <HAL_UART_IRQHandler+0xd2>
 800bd1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bd22:	f003 0301 	and.w	r3, r3, #1
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d005      	beq.n	800bd36 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd2e:	f043 0202 	orr.w	r2, r3, #2
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bd36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd3a:	f003 0302 	and.w	r3, r3, #2
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d00b      	beq.n	800bd5a <HAL_UART_IRQHandler+0xf6>
 800bd42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bd46:	f003 0301 	and.w	r3, r3, #1
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d005      	beq.n	800bd5a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd52:	f043 0204 	orr.w	r2, r3, #4
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800bd5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd5e:	f003 0308 	and.w	r3, r3, #8
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d011      	beq.n	800bd8a <HAL_UART_IRQHandler+0x126>
 800bd66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bd6a:	f003 0320 	and.w	r3, r3, #32
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d105      	bne.n	800bd7e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800bd72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bd76:	f003 0301 	and.w	r3, r3, #1
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d005      	beq.n	800bd8a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd82:	f043 0208 	orr.w	r2, r3, #8
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	f000 81f2 	beq.w	800c178 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bd94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd98:	f003 0320 	and.w	r3, r3, #32
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d008      	beq.n	800bdb2 <HAL_UART_IRQHandler+0x14e>
 800bda0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bda4:	f003 0320 	and.w	r3, r3, #32
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d002      	beq.n	800bdb2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800bdac:	6878      	ldr	r0, [r7, #4]
 800bdae:	f000 fd10 	bl	800c7d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	695b      	ldr	r3, [r3, #20]
 800bdb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdbc:	2b40      	cmp	r3, #64	; 0x40
 800bdbe:	bf0c      	ite	eq
 800bdc0:	2301      	moveq	r3, #1
 800bdc2:	2300      	movne	r3, #0
 800bdc4:	b2db      	uxtb	r3, r3
 800bdc6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdce:	f003 0308 	and.w	r3, r3, #8
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d103      	bne.n	800bdde <HAL_UART_IRQHandler+0x17a>
 800bdd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d04f      	beq.n	800be7e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f000 fc18 	bl	800c614 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	695b      	ldr	r3, [r3, #20]
 800bdea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdee:	2b40      	cmp	r3, #64	; 0x40
 800bdf0:	d141      	bne.n	800be76 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	3314      	adds	r3, #20
 800bdf8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800be00:	e853 3f00 	ldrex	r3, [r3]
 800be04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800be08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800be0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	3314      	adds	r3, #20
 800be1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800be1e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800be22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800be2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800be2e:	e841 2300 	strex	r3, r2, [r1]
 800be32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800be36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d1d9      	bne.n	800bdf2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be42:	2b00      	cmp	r3, #0
 800be44:	d013      	beq.n	800be6e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be4a:	4a7e      	ldr	r2, [pc, #504]	; (800c044 <HAL_UART_IRQHandler+0x3e0>)
 800be4c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be52:	4618      	mov	r0, r3
 800be54:	f7fc fc02 	bl	800865c <HAL_DMA_Abort_IT>
 800be58:	4603      	mov	r3, r0
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d016      	beq.n	800be8c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be64:	687a      	ldr	r2, [r7, #4]
 800be66:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800be68:	4610      	mov	r0, r2
 800be6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be6c:	e00e      	b.n	800be8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	f000 f99e 	bl	800c1b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be74:	e00a      	b.n	800be8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f000 f99a 	bl	800c1b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be7c:	e006      	b.n	800be8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f000 f996 	bl	800c1b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2200      	movs	r2, #0
 800be88:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800be8a:	e175      	b.n	800c178 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be8c:	bf00      	nop
    return;
 800be8e:	e173      	b.n	800c178 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be94:	2b01      	cmp	r3, #1
 800be96:	f040 814f 	bne.w	800c138 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800be9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be9e:	f003 0310 	and.w	r3, r3, #16
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	f000 8148 	beq.w	800c138 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800bea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800beac:	f003 0310 	and.w	r3, r3, #16
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	f000 8141 	beq.w	800c138 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800beb6:	2300      	movs	r3, #0
 800beb8:	60bb      	str	r3, [r7, #8]
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	60bb      	str	r3, [r7, #8]
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	60bb      	str	r3, [r7, #8]
 800beca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	695b      	ldr	r3, [r3, #20]
 800bed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bed6:	2b40      	cmp	r3, #64	; 0x40
 800bed8:	f040 80b6 	bne.w	800c048 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	685b      	ldr	r3, [r3, #4]
 800bee4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bee8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800beec:	2b00      	cmp	r3, #0
 800beee:	f000 8145 	beq.w	800c17c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bef6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800befa:	429a      	cmp	r2, r3
 800befc:	f080 813e 	bcs.w	800c17c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bf06:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf0c:	69db      	ldr	r3, [r3, #28]
 800bf0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf12:	f000 8088 	beq.w	800c026 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	330c      	adds	r3, #12
 800bf1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bf24:	e853 3f00 	ldrex	r3, [r3]
 800bf28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bf2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bf30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bf34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	330c      	adds	r3, #12
 800bf3e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800bf42:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bf46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bf4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bf52:	e841 2300 	strex	r3, r2, [r1]
 800bf56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bf5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d1d9      	bne.n	800bf16 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	3314      	adds	r3, #20
 800bf68:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bf6c:	e853 3f00 	ldrex	r3, [r3]
 800bf70:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bf72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bf74:	f023 0301 	bic.w	r3, r3, #1
 800bf78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	3314      	adds	r3, #20
 800bf82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bf86:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bf8a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf8c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bf8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bf92:	e841 2300 	strex	r3, r2, [r1]
 800bf96:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800bf98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d1e1      	bne.n	800bf62 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	3314      	adds	r3, #20
 800bfa4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfa6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bfa8:	e853 3f00 	ldrex	r3, [r3]
 800bfac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bfae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bfb4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	3314      	adds	r3, #20
 800bfbe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bfc2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bfc4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfc6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bfc8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bfca:	e841 2300 	strex	r3, r2, [r1]
 800bfce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bfd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d1e3      	bne.n	800bf9e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2220      	movs	r2, #32
 800bfda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	330c      	adds	r3, #12
 800bfea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bfee:	e853 3f00 	ldrex	r3, [r3]
 800bff2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bff4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bff6:	f023 0310 	bic.w	r3, r3, #16
 800bffa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	330c      	adds	r3, #12
 800c004:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c008:	65ba      	str	r2, [r7, #88]	; 0x58
 800c00a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c00c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c00e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c010:	e841 2300 	strex	r3, r2, [r1]
 800c014:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c016:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d1e3      	bne.n	800bfe4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c020:	4618      	mov	r0, r3
 800c022:	f7fc faab 	bl	800857c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2202      	movs	r2, #2
 800c02a:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c034:	b29b      	uxth	r3, r3
 800c036:	1ad3      	subs	r3, r2, r3
 800c038:	b29b      	uxth	r3, r3
 800c03a:	4619      	mov	r1, r3
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f000 f8c1 	bl	800c1c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c042:	e09b      	b.n	800c17c <HAL_UART_IRQHandler+0x518>
 800c044:	0800c6db 	.word	0x0800c6db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c050:	b29b      	uxth	r3, r3
 800c052:	1ad3      	subs	r3, r2, r3
 800c054:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c05c:	b29b      	uxth	r3, r3
 800c05e:	2b00      	cmp	r3, #0
 800c060:	f000 808e 	beq.w	800c180 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800c064:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c068:	2b00      	cmp	r3, #0
 800c06a:	f000 8089 	beq.w	800c180 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	330c      	adds	r3, #12
 800c074:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c078:	e853 3f00 	ldrex	r3, [r3]
 800c07c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c07e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c080:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c084:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	330c      	adds	r3, #12
 800c08e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800c092:	647a      	str	r2, [r7, #68]	; 0x44
 800c094:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c096:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c098:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c09a:	e841 2300 	strex	r3, r2, [r1]
 800c09e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c0a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d1e3      	bne.n	800c06e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	3314      	adds	r3, #20
 800c0ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b0:	e853 3f00 	ldrex	r3, [r3]
 800c0b4:	623b      	str	r3, [r7, #32]
   return(result);
 800c0b6:	6a3b      	ldr	r3, [r7, #32]
 800c0b8:	f023 0301 	bic.w	r3, r3, #1
 800c0bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	3314      	adds	r3, #20
 800c0c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c0ca:	633a      	str	r2, [r7, #48]	; 0x30
 800c0cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c0d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c0d2:	e841 2300 	strex	r3, r2, [r1]
 800c0d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d1e3      	bne.n	800c0a6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2220      	movs	r2, #32
 800c0e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	330c      	adds	r3, #12
 800c0f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	e853 3f00 	ldrex	r3, [r3]
 800c0fa:	60fb      	str	r3, [r7, #12]
   return(result);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	f023 0310 	bic.w	r3, r3, #16
 800c102:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	330c      	adds	r3, #12
 800c10c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800c110:	61fa      	str	r2, [r7, #28]
 800c112:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c114:	69b9      	ldr	r1, [r7, #24]
 800c116:	69fa      	ldr	r2, [r7, #28]
 800c118:	e841 2300 	strex	r3, r2, [r1]
 800c11c:	617b      	str	r3, [r7, #20]
   return(result);
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d1e3      	bne.n	800c0ec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2202      	movs	r2, #2
 800c128:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c12a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c12e:	4619      	mov	r1, r3
 800c130:	6878      	ldr	r0, [r7, #4]
 800c132:	f000 f847 	bl	800c1c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c136:	e023      	b.n	800c180 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c13c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c140:	2b00      	cmp	r3, #0
 800c142:	d009      	beq.n	800c158 <HAL_UART_IRQHandler+0x4f4>
 800c144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c148:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d003      	beq.n	800c158 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f000 fad6 	bl	800c702 <UART_Transmit_IT>
    return;
 800c156:	e014      	b.n	800c182 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c15c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c160:	2b00      	cmp	r3, #0
 800c162:	d00e      	beq.n	800c182 <HAL_UART_IRQHandler+0x51e>
 800c164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d008      	beq.n	800c182 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f000 fb16 	bl	800c7a2 <UART_EndTransmit_IT>
    return;
 800c176:	e004      	b.n	800c182 <HAL_UART_IRQHandler+0x51e>
    return;
 800c178:	bf00      	nop
 800c17a:	e002      	b.n	800c182 <HAL_UART_IRQHandler+0x51e>
      return;
 800c17c:	bf00      	nop
 800c17e:	e000      	b.n	800c182 <HAL_UART_IRQHandler+0x51e>
      return;
 800c180:	bf00      	nop
  }
}
 800c182:	37e8      	adds	r7, #232	; 0xe8
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}

0800c188 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c188:	b480      	push	{r7}
 800c18a:	b083      	sub	sp, #12
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800c190:	bf00      	nop
 800c192:	370c      	adds	r7, #12
 800c194:	46bd      	mov	sp, r7
 800c196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19a:	4770      	bx	lr

0800c19c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c19c:	b480      	push	{r7}
 800c19e:	b083      	sub	sp, #12
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800c1a4:	bf00      	nop
 800c1a6:	370c      	adds	r7, #12
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ae:	4770      	bx	lr

0800c1b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b083      	sub	sp, #12
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c1b8:	bf00      	nop
 800c1ba:	370c      	adds	r7, #12
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c2:	4770      	bx	lr

0800c1c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b083      	sub	sp, #12
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c1d0:	bf00      	nop
 800c1d2:	370c      	adds	r7, #12
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1da:	4770      	bx	lr

0800c1dc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b090      	sub	sp, #64	; 0x40
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d137      	bne.n	800c268 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800c1f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c1fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	3314      	adds	r3, #20
 800c204:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c208:	e853 3f00 	ldrex	r3, [r3]
 800c20c:	623b      	str	r3, [r7, #32]
   return(result);
 800c20e:	6a3b      	ldr	r3, [r7, #32]
 800c210:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c214:	63bb      	str	r3, [r7, #56]	; 0x38
 800c216:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	3314      	adds	r3, #20
 800c21c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c21e:	633a      	str	r2, [r7, #48]	; 0x30
 800c220:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c222:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c224:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c226:	e841 2300 	strex	r3, r2, [r1]
 800c22a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d1e5      	bne.n	800c1fe <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	330c      	adds	r3, #12
 800c238:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c23a:	693b      	ldr	r3, [r7, #16]
 800c23c:	e853 3f00 	ldrex	r3, [r3]
 800c240:	60fb      	str	r3, [r7, #12]
   return(result);
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c248:	637b      	str	r3, [r7, #52]	; 0x34
 800c24a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	330c      	adds	r3, #12
 800c250:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c252:	61fa      	str	r2, [r7, #28]
 800c254:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c256:	69b9      	ldr	r1, [r7, #24]
 800c258:	69fa      	ldr	r2, [r7, #28]
 800c25a:	e841 2300 	strex	r3, r2, [r1]
 800c25e:	617b      	str	r3, [r7, #20]
   return(result);
 800c260:	697b      	ldr	r3, [r7, #20]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d1e5      	bne.n	800c232 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c266:	e002      	b.n	800c26e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800c268:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c26a:	f7fa fabf 	bl	80067ec <HAL_UART_TxCpltCallback>
}
 800c26e:	bf00      	nop
 800c270:	3740      	adds	r7, #64	; 0x40
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}

0800c276 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c276:	b580      	push	{r7, lr}
 800c278:	b084      	sub	sp, #16
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c282:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c284:	68f8      	ldr	r0, [r7, #12]
 800c286:	f7ff ff7f 	bl	800c188 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c28a:	bf00      	nop
 800c28c:	3710      	adds	r7, #16
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}

0800c292 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c292:	b580      	push	{r7, lr}
 800c294:	b09c      	sub	sp, #112	; 0x70
 800c296:	af00      	add	r7, sp, #0
 800c298:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c29e:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d172      	bne.n	800c394 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800c2ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c2b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	330c      	adds	r3, #12
 800c2ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c2be:	e853 3f00 	ldrex	r3, [r3]
 800c2c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c2c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c2c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c2ca:	66bb      	str	r3, [r7, #104]	; 0x68
 800c2cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	330c      	adds	r3, #12
 800c2d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c2d4:	65ba      	str	r2, [r7, #88]	; 0x58
 800c2d6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c2da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c2dc:	e841 2300 	strex	r3, r2, [r1]
 800c2e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c2e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d1e5      	bne.n	800c2b4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	3314      	adds	r3, #20
 800c2ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2f2:	e853 3f00 	ldrex	r3, [r3]
 800c2f6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c2f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2fa:	f023 0301 	bic.w	r3, r3, #1
 800c2fe:	667b      	str	r3, [r7, #100]	; 0x64
 800c300:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	3314      	adds	r3, #20
 800c306:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c308:	647a      	str	r2, [r7, #68]	; 0x44
 800c30a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c30c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c30e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c310:	e841 2300 	strex	r3, r2, [r1]
 800c314:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c316:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d1e5      	bne.n	800c2e8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c31c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	3314      	adds	r3, #20
 800c322:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c326:	e853 3f00 	ldrex	r3, [r3]
 800c32a:	623b      	str	r3, [r7, #32]
   return(result);
 800c32c:	6a3b      	ldr	r3, [r7, #32]
 800c32e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c332:	663b      	str	r3, [r7, #96]	; 0x60
 800c334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	3314      	adds	r3, #20
 800c33a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c33c:	633a      	str	r2, [r7, #48]	; 0x30
 800c33e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c340:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c342:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c344:	e841 2300 	strex	r3, r2, [r1]
 800c348:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c34a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d1e5      	bne.n	800c31c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c350:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c352:	2220      	movs	r2, #32
 800c354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c358:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c35a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c35c:	2b01      	cmp	r3, #1
 800c35e:	d119      	bne.n	800c394 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	330c      	adds	r3, #12
 800c366:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	e853 3f00 	ldrex	r3, [r3]
 800c36e:	60fb      	str	r3, [r7, #12]
   return(result);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f023 0310 	bic.w	r3, r3, #16
 800c376:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c378:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	330c      	adds	r3, #12
 800c37e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c380:	61fa      	str	r2, [r7, #28]
 800c382:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c384:	69b9      	ldr	r1, [r7, #24]
 800c386:	69fa      	ldr	r2, [r7, #28]
 800c388:	e841 2300 	strex	r3, r2, [r1]
 800c38c:	617b      	str	r3, [r7, #20]
   return(result);
 800c38e:	697b      	ldr	r3, [r7, #20]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d1e5      	bne.n	800c360 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c396:	2200      	movs	r2, #0
 800c398:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c39a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c39c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c39e:	2b01      	cmp	r3, #1
 800c3a0:	d106      	bne.n	800c3b0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c3a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c3aa:	f7ff ff0b 	bl	800c1c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c3ae:	e002      	b.n	800c3b6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c3b0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c3b2:	f7fa fa2d 	bl	8006810 <HAL_UART_RxCpltCallback>
}
 800c3b6:	bf00      	nop
 800c3b8:	3770      	adds	r7, #112	; 0x70
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}

0800c3be <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c3be:	b580      	push	{r7, lr}
 800c3c0:	b084      	sub	sp, #16
 800c3c2:	af00      	add	r7, sp, #0
 800c3c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3ca:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d108      	bne.n	800c3ec <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c3de:	085b      	lsrs	r3, r3, #1
 800c3e0:	b29b      	uxth	r3, r3
 800c3e2:	4619      	mov	r1, r3
 800c3e4:	68f8      	ldr	r0, [r7, #12]
 800c3e6:	f7ff feed 	bl	800c1c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c3ea:	e002      	b.n	800c3f2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800c3ec:	68f8      	ldr	r0, [r7, #12]
 800c3ee:	f7ff fed5 	bl	800c19c <HAL_UART_RxHalfCpltCallback>
}
 800c3f2:	bf00      	nop
 800c3f4:	3710      	adds	r7, #16
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}

0800c3fa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c3fa:	b580      	push	{r7, lr}
 800c3fc:	b084      	sub	sp, #16
 800c3fe:	af00      	add	r7, sp, #0
 800c400:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c402:	2300      	movs	r3, #0
 800c404:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c40a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	695b      	ldr	r3, [r3, #20]
 800c412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c416:	2b80      	cmp	r3, #128	; 0x80
 800c418:	bf0c      	ite	eq
 800c41a:	2301      	moveq	r3, #1
 800c41c:	2300      	movne	r3, #0
 800c41e:	b2db      	uxtb	r3, r3
 800c420:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c422:	68bb      	ldr	r3, [r7, #8]
 800c424:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c428:	b2db      	uxtb	r3, r3
 800c42a:	2b21      	cmp	r3, #33	; 0x21
 800c42c:	d108      	bne.n	800c440 <UART_DMAError+0x46>
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d005      	beq.n	800c440 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	2200      	movs	r2, #0
 800c438:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800c43a:	68b8      	ldr	r0, [r7, #8]
 800c43c:	f000 f8c2 	bl	800c5c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	695b      	ldr	r3, [r3, #20]
 800c446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c44a:	2b40      	cmp	r3, #64	; 0x40
 800c44c:	bf0c      	ite	eq
 800c44e:	2301      	moveq	r3, #1
 800c450:	2300      	movne	r3, #0
 800c452:	b2db      	uxtb	r3, r3
 800c454:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c45c:	b2db      	uxtb	r3, r3
 800c45e:	2b22      	cmp	r3, #34	; 0x22
 800c460:	d108      	bne.n	800c474 <UART_DMAError+0x7a>
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d005      	beq.n	800c474 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	2200      	movs	r2, #0
 800c46c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800c46e:	68b8      	ldr	r0, [r7, #8]
 800c470:	f000 f8d0 	bl	800c614 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c478:	f043 0210 	orr.w	r2, r3, #16
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c480:	68b8      	ldr	r0, [r7, #8]
 800c482:	f7ff fe95 	bl	800c1b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c486:	bf00      	nop
 800c488:	3710      	adds	r7, #16
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}
	...

0800c490 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b098      	sub	sp, #96	; 0x60
 800c494:	af00      	add	r7, sp, #0
 800c496:	60f8      	str	r0, [r7, #12]
 800c498:	60b9      	str	r1, [r7, #8]
 800c49a:	4613      	mov	r3, r2
 800c49c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800c49e:	68ba      	ldr	r2, [r7, #8]
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	88fa      	ldrh	r2, [r7, #6]
 800c4a8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	2222      	movs	r2, #34	; 0x22
 800c4b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4bc:	4a3e      	ldr	r2, [pc, #248]	; (800c5b8 <UART_Start_Receive_DMA+0x128>)
 800c4be:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4c4:	4a3d      	ldr	r2, [pc, #244]	; (800c5bc <UART_Start_Receive_DMA+0x12c>)
 800c4c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4cc:	4a3c      	ldr	r2, [pc, #240]	; (800c5c0 <UART_Start_Receive_DMA+0x130>)
 800c4ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800c4d8:	f107 0308 	add.w	r3, r7, #8
 800c4dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	3304      	adds	r3, #4
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c4ec:	681a      	ldr	r2, [r3, #0]
 800c4ee:	88fb      	ldrh	r3, [r7, #6]
 800c4f0:	f7fb ffec 	bl	80084cc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	613b      	str	r3, [r7, #16]
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	613b      	str	r3, [r7, #16]
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	685b      	ldr	r3, [r3, #4]
 800c506:	613b      	str	r3, [r7, #16]
 800c508:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	691b      	ldr	r3, [r3, #16]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d019      	beq.n	800c546 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	330c      	adds	r3, #12
 800c518:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c51a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c51c:	e853 3f00 	ldrex	r3, [r3]
 800c520:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c528:	65bb      	str	r3, [r7, #88]	; 0x58
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	330c      	adds	r3, #12
 800c530:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c532:	64fa      	str	r2, [r7, #76]	; 0x4c
 800c534:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c536:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c538:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c53a:	e841 2300 	strex	r3, r2, [r1]
 800c53e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800c540:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c542:	2b00      	cmp	r3, #0
 800c544:	d1e5      	bne.n	800c512 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	3314      	adds	r3, #20
 800c54c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c54e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c550:	e853 3f00 	ldrex	r3, [r3]
 800c554:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c558:	f043 0301 	orr.w	r3, r3, #1
 800c55c:	657b      	str	r3, [r7, #84]	; 0x54
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	3314      	adds	r3, #20
 800c564:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c566:	63ba      	str	r2, [r7, #56]	; 0x38
 800c568:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c56a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c56c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c56e:	e841 2300 	strex	r3, r2, [r1]
 800c572:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c576:	2b00      	cmp	r3, #0
 800c578:	d1e5      	bne.n	800c546 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	3314      	adds	r3, #20
 800c580:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c582:	69bb      	ldr	r3, [r7, #24]
 800c584:	e853 3f00 	ldrex	r3, [r3]
 800c588:	617b      	str	r3, [r7, #20]
   return(result);
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c590:	653b      	str	r3, [r7, #80]	; 0x50
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	3314      	adds	r3, #20
 800c598:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c59a:	627a      	str	r2, [r7, #36]	; 0x24
 800c59c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c59e:	6a39      	ldr	r1, [r7, #32]
 800c5a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5a2:	e841 2300 	strex	r3, r2, [r1]
 800c5a6:	61fb      	str	r3, [r7, #28]
   return(result);
 800c5a8:	69fb      	ldr	r3, [r7, #28]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d1e5      	bne.n	800c57a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800c5ae:	2300      	movs	r3, #0
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	3760      	adds	r7, #96	; 0x60
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	bd80      	pop	{r7, pc}
 800c5b8:	0800c293 	.word	0x0800c293
 800c5bc:	0800c3bf 	.word	0x0800c3bf
 800c5c0:	0800c3fb 	.word	0x0800c3fb

0800c5c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b089      	sub	sp, #36	; 0x24
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	330c      	adds	r3, #12
 800c5d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	e853 3f00 	ldrex	r3, [r3]
 800c5da:	60bb      	str	r3, [r7, #8]
   return(result);
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c5e2:	61fb      	str	r3, [r7, #28]
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	330c      	adds	r3, #12
 800c5ea:	69fa      	ldr	r2, [r7, #28]
 800c5ec:	61ba      	str	r2, [r7, #24]
 800c5ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5f0:	6979      	ldr	r1, [r7, #20]
 800c5f2:	69ba      	ldr	r2, [r7, #24]
 800c5f4:	e841 2300 	strex	r3, r2, [r1]
 800c5f8:	613b      	str	r3, [r7, #16]
   return(result);
 800c5fa:	693b      	ldr	r3, [r7, #16]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d1e5      	bne.n	800c5cc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2220      	movs	r2, #32
 800c604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 800c608:	bf00      	nop
 800c60a:	3724      	adds	r7, #36	; 0x24
 800c60c:	46bd      	mov	sp, r7
 800c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c612:	4770      	bx	lr

0800c614 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c614:	b480      	push	{r7}
 800c616:	b095      	sub	sp, #84	; 0x54
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	330c      	adds	r3, #12
 800c622:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c626:	e853 3f00 	ldrex	r3, [r3]
 800c62a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c62c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c62e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c632:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	330c      	adds	r3, #12
 800c63a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c63c:	643a      	str	r2, [r7, #64]	; 0x40
 800c63e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c640:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c642:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c644:	e841 2300 	strex	r3, r2, [r1]
 800c648:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c64a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d1e5      	bne.n	800c61c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	3314      	adds	r3, #20
 800c656:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c658:	6a3b      	ldr	r3, [r7, #32]
 800c65a:	e853 3f00 	ldrex	r3, [r3]
 800c65e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c660:	69fb      	ldr	r3, [r7, #28]
 800c662:	f023 0301 	bic.w	r3, r3, #1
 800c666:	64bb      	str	r3, [r7, #72]	; 0x48
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	3314      	adds	r3, #20
 800c66e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c670:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c672:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c674:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c676:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c678:	e841 2300 	strex	r3, r2, [r1]
 800c67c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c67e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c680:	2b00      	cmp	r3, #0
 800c682:	d1e5      	bne.n	800c650 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c688:	2b01      	cmp	r3, #1
 800c68a:	d119      	bne.n	800c6c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	330c      	adds	r3, #12
 800c692:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	e853 3f00 	ldrex	r3, [r3]
 800c69a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	f023 0310 	bic.w	r3, r3, #16
 800c6a2:	647b      	str	r3, [r7, #68]	; 0x44
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	330c      	adds	r3, #12
 800c6aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c6ac:	61ba      	str	r2, [r7, #24]
 800c6ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6b0:	6979      	ldr	r1, [r7, #20]
 800c6b2:	69ba      	ldr	r2, [r7, #24]
 800c6b4:	e841 2300 	strex	r3, r2, [r1]
 800c6b8:	613b      	str	r3, [r7, #16]
   return(result);
 800c6ba:	693b      	ldr	r3, [r7, #16]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d1e5      	bne.n	800c68c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2220      	movs	r2, #32
 800c6c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c6ce:	bf00      	nop
 800c6d0:	3754      	adds	r7, #84	; 0x54
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d8:	4770      	bx	lr

0800c6da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c6da:	b580      	push	{r7, lr}
 800c6dc:	b084      	sub	sp, #16
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c6f4:	68f8      	ldr	r0, [r7, #12]
 800c6f6:	f7ff fd5b 	bl	800c1b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6fa:	bf00      	nop
 800c6fc:	3710      	adds	r7, #16
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}

0800c702 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c702:	b480      	push	{r7}
 800c704:	b085      	sub	sp, #20
 800c706:	af00      	add	r7, sp, #0
 800c708:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c710:	b2db      	uxtb	r3, r3
 800c712:	2b21      	cmp	r3, #33	; 0x21
 800c714:	d13e      	bne.n	800c794 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	689b      	ldr	r3, [r3, #8]
 800c71a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c71e:	d114      	bne.n	800c74a <UART_Transmit_IT+0x48>
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	691b      	ldr	r3, [r3, #16]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d110      	bne.n	800c74a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	6a1b      	ldr	r3, [r3, #32]
 800c72c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	881b      	ldrh	r3, [r3, #0]
 800c732:	461a      	mov	r2, r3
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c73c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	6a1b      	ldr	r3, [r3, #32]
 800c742:	1c9a      	adds	r2, r3, #2
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	621a      	str	r2, [r3, #32]
 800c748:	e008      	b.n	800c75c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6a1b      	ldr	r3, [r3, #32]
 800c74e:	1c59      	adds	r1, r3, #1
 800c750:	687a      	ldr	r2, [r7, #4]
 800c752:	6211      	str	r1, [r2, #32]
 800c754:	781a      	ldrb	r2, [r3, #0]
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c760:	b29b      	uxth	r3, r3
 800c762:	3b01      	subs	r3, #1
 800c764:	b29b      	uxth	r3, r3
 800c766:	687a      	ldr	r2, [r7, #4]
 800c768:	4619      	mov	r1, r3
 800c76a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d10f      	bne.n	800c790 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	68da      	ldr	r2, [r3, #12]
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c77e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	68da      	ldr	r2, [r3, #12]
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c78e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c790:	2300      	movs	r3, #0
 800c792:	e000      	b.n	800c796 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c794:	2302      	movs	r3, #2
  }
}
 800c796:	4618      	mov	r0, r3
 800c798:	3714      	adds	r7, #20
 800c79a:	46bd      	mov	sp, r7
 800c79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a0:	4770      	bx	lr

0800c7a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c7a2:	b580      	push	{r7, lr}
 800c7a4:	b082      	sub	sp, #8
 800c7a6:	af00      	add	r7, sp, #0
 800c7a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	68da      	ldr	r2, [r3, #12]
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c7b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	2220      	movs	r2, #32
 800c7be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c7c2:	6878      	ldr	r0, [r7, #4]
 800c7c4:	f7fa f812 	bl	80067ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c7c8:	2300      	movs	r3, #0
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3708      	adds	r7, #8
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}

0800c7d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c7d2:	b580      	push	{r7, lr}
 800c7d4:	b08c      	sub	sp, #48	; 0x30
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c7e0:	b2db      	uxtb	r3, r3
 800c7e2:	2b22      	cmp	r3, #34	; 0x22
 800c7e4:	f040 80ae 	bne.w	800c944 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	689b      	ldr	r3, [r3, #8]
 800c7ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7f0:	d117      	bne.n	800c822 <UART_Receive_IT+0x50>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	691b      	ldr	r3, [r3, #16]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d113      	bne.n	800c822 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c802:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	685b      	ldr	r3, [r3, #4]
 800c80a:	b29b      	uxth	r3, r3
 800c80c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c810:	b29a      	uxth	r2, r3
 800c812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c814:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c81a:	1c9a      	adds	r2, r3, #2
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	629a      	str	r2, [r3, #40]	; 0x28
 800c820:	e026      	b.n	800c870 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c826:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c828:	2300      	movs	r3, #0
 800c82a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	689b      	ldr	r3, [r3, #8]
 800c830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c834:	d007      	beq.n	800c846 <UART_Receive_IT+0x74>
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	689b      	ldr	r3, [r3, #8]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d10a      	bne.n	800c854 <UART_Receive_IT+0x82>
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	691b      	ldr	r3, [r3, #16]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d106      	bne.n	800c854 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	685b      	ldr	r3, [r3, #4]
 800c84c:	b2da      	uxtb	r2, r3
 800c84e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c850:	701a      	strb	r2, [r3, #0]
 800c852:	e008      	b.n	800c866 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	685b      	ldr	r3, [r3, #4]
 800c85a:	b2db      	uxtb	r3, r3
 800c85c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c860:	b2da      	uxtb	r2, r3
 800c862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c864:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c86a:	1c5a      	adds	r2, r3, #1
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c874:	b29b      	uxth	r3, r3
 800c876:	3b01      	subs	r3, #1
 800c878:	b29b      	uxth	r3, r3
 800c87a:	687a      	ldr	r2, [r7, #4]
 800c87c:	4619      	mov	r1, r3
 800c87e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c880:	2b00      	cmp	r3, #0
 800c882:	d15d      	bne.n	800c940 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	68da      	ldr	r2, [r3, #12]
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	f022 0220 	bic.w	r2, r2, #32
 800c892:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	68da      	ldr	r2, [r3, #12]
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c8a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	695a      	ldr	r2, [r3, #20]
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f022 0201 	bic.w	r2, r2, #1
 800c8b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2220      	movs	r2, #32
 800c8b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8c6:	2b01      	cmp	r3, #1
 800c8c8:	d135      	bne.n	800c936 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	330c      	adds	r3, #12
 800c8d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8d8:	697b      	ldr	r3, [r7, #20]
 800c8da:	e853 3f00 	ldrex	r3, [r3]
 800c8de:	613b      	str	r3, [r7, #16]
   return(result);
 800c8e0:	693b      	ldr	r3, [r7, #16]
 800c8e2:	f023 0310 	bic.w	r3, r3, #16
 800c8e6:	627b      	str	r3, [r7, #36]	; 0x24
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	330c      	adds	r3, #12
 800c8ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8f0:	623a      	str	r2, [r7, #32]
 800c8f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8f4:	69f9      	ldr	r1, [r7, #28]
 800c8f6:	6a3a      	ldr	r2, [r7, #32]
 800c8f8:	e841 2300 	strex	r3, r2, [r1]
 800c8fc:	61bb      	str	r3, [r7, #24]
   return(result);
 800c8fe:	69bb      	ldr	r3, [r7, #24]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d1e5      	bne.n	800c8d0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	f003 0310 	and.w	r3, r3, #16
 800c90e:	2b10      	cmp	r3, #16
 800c910:	d10a      	bne.n	800c928 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c912:	2300      	movs	r3, #0
 800c914:	60fb      	str	r3, [r7, #12]
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	60fb      	str	r3, [r7, #12]
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	685b      	ldr	r3, [r3, #4]
 800c924:	60fb      	str	r3, [r7, #12]
 800c926:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c92c:	4619      	mov	r1, r3
 800c92e:	6878      	ldr	r0, [r7, #4]
 800c930:	f7ff fc48 	bl	800c1c4 <HAL_UARTEx_RxEventCallback>
 800c934:	e002      	b.n	800c93c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	f7f9 ff6a 	bl	8006810 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c93c:	2300      	movs	r3, #0
 800c93e:	e002      	b.n	800c946 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c940:	2300      	movs	r3, #0
 800c942:	e000      	b.n	800c946 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c944:	2302      	movs	r3, #2
  }
}
 800c946:	4618      	mov	r0, r3
 800c948:	3730      	adds	r7, #48	; 0x30
 800c94a:	46bd      	mov	sp, r7
 800c94c:	bd80      	pop	{r7, pc}
	...

0800c950 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c954:	b0c0      	sub	sp, #256	; 0x100
 800c956:	af00      	add	r7, sp, #0
 800c958:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c95c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	691b      	ldr	r3, [r3, #16]
 800c964:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c96c:	68d9      	ldr	r1, [r3, #12]
 800c96e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	ea40 0301 	orr.w	r3, r0, r1
 800c978:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c97a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c97e:	689a      	ldr	r2, [r3, #8]
 800c980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c984:	691b      	ldr	r3, [r3, #16]
 800c986:	431a      	orrs	r2, r3
 800c988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c98c:	695b      	ldr	r3, [r3, #20]
 800c98e:	431a      	orrs	r2, r3
 800c990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c994:	69db      	ldr	r3, [r3, #28]
 800c996:	4313      	orrs	r3, r2
 800c998:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c99c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	68db      	ldr	r3, [r3, #12]
 800c9a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c9a8:	f021 010c 	bic.w	r1, r1, #12
 800c9ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c9b6:	430b      	orrs	r3, r1
 800c9b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c9ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	695b      	ldr	r3, [r3, #20]
 800c9c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c9c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9ca:	6999      	ldr	r1, [r3, #24]
 800c9cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9d0:	681a      	ldr	r2, [r3, #0]
 800c9d2:	ea40 0301 	orr.w	r3, r0, r1
 800c9d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c9d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9dc:	681a      	ldr	r2, [r3, #0]
 800c9de:	4b8f      	ldr	r3, [pc, #572]	; (800cc1c <UART_SetConfig+0x2cc>)
 800c9e0:	429a      	cmp	r2, r3
 800c9e2:	d005      	beq.n	800c9f0 <UART_SetConfig+0xa0>
 800c9e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9e8:	681a      	ldr	r2, [r3, #0]
 800c9ea:	4b8d      	ldr	r3, [pc, #564]	; (800cc20 <UART_SetConfig+0x2d0>)
 800c9ec:	429a      	cmp	r2, r3
 800c9ee:	d104      	bne.n	800c9fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c9f0:	f7fd ff8a 	bl	800a908 <HAL_RCC_GetPCLK2Freq>
 800c9f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800c9f8:	e003      	b.n	800ca02 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c9fa:	f7fd ff71 	bl	800a8e0 <HAL_RCC_GetPCLK1Freq>
 800c9fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ca02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ca06:	69db      	ldr	r3, [r3, #28]
 800ca08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca0c:	f040 810c 	bne.w	800cc28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ca10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ca14:	2200      	movs	r2, #0
 800ca16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ca1a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ca1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ca22:	4622      	mov	r2, r4
 800ca24:	462b      	mov	r3, r5
 800ca26:	1891      	adds	r1, r2, r2
 800ca28:	65b9      	str	r1, [r7, #88]	; 0x58
 800ca2a:	415b      	adcs	r3, r3
 800ca2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ca2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ca32:	4621      	mov	r1, r4
 800ca34:	eb12 0801 	adds.w	r8, r2, r1
 800ca38:	4629      	mov	r1, r5
 800ca3a:	eb43 0901 	adc.w	r9, r3, r1
 800ca3e:	f04f 0200 	mov.w	r2, #0
 800ca42:	f04f 0300 	mov.w	r3, #0
 800ca46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ca4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ca4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ca52:	4690      	mov	r8, r2
 800ca54:	4699      	mov	r9, r3
 800ca56:	4623      	mov	r3, r4
 800ca58:	eb18 0303 	adds.w	r3, r8, r3
 800ca5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ca60:	462b      	mov	r3, r5
 800ca62:	eb49 0303 	adc.w	r3, r9, r3
 800ca66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ca6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ca6e:	685b      	ldr	r3, [r3, #4]
 800ca70:	2200      	movs	r2, #0
 800ca72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ca76:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ca7a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ca7e:	460b      	mov	r3, r1
 800ca80:	18db      	adds	r3, r3, r3
 800ca82:	653b      	str	r3, [r7, #80]	; 0x50
 800ca84:	4613      	mov	r3, r2
 800ca86:	eb42 0303 	adc.w	r3, r2, r3
 800ca8a:	657b      	str	r3, [r7, #84]	; 0x54
 800ca8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ca90:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ca94:	f7f4 f8e8 	bl	8000c68 <__aeabi_uldivmod>
 800ca98:	4602      	mov	r2, r0
 800ca9a:	460b      	mov	r3, r1
 800ca9c:	4b61      	ldr	r3, [pc, #388]	; (800cc24 <UART_SetConfig+0x2d4>)
 800ca9e:	fba3 2302 	umull	r2, r3, r3, r2
 800caa2:	095b      	lsrs	r3, r3, #5
 800caa4:	011c      	lsls	r4, r3, #4
 800caa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800caaa:	2200      	movs	r2, #0
 800caac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cab0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800cab4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800cab8:	4642      	mov	r2, r8
 800caba:	464b      	mov	r3, r9
 800cabc:	1891      	adds	r1, r2, r2
 800cabe:	64b9      	str	r1, [r7, #72]	; 0x48
 800cac0:	415b      	adcs	r3, r3
 800cac2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cac4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800cac8:	4641      	mov	r1, r8
 800caca:	eb12 0a01 	adds.w	sl, r2, r1
 800cace:	4649      	mov	r1, r9
 800cad0:	eb43 0b01 	adc.w	fp, r3, r1
 800cad4:	f04f 0200 	mov.w	r2, #0
 800cad8:	f04f 0300 	mov.w	r3, #0
 800cadc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cae0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cae4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cae8:	4692      	mov	sl, r2
 800caea:	469b      	mov	fp, r3
 800caec:	4643      	mov	r3, r8
 800caee:	eb1a 0303 	adds.w	r3, sl, r3
 800caf2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800caf6:	464b      	mov	r3, r9
 800caf8:	eb4b 0303 	adc.w	r3, fp, r3
 800cafc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cb00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb04:	685b      	ldr	r3, [r3, #4]
 800cb06:	2200      	movs	r2, #0
 800cb08:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800cb0c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800cb10:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800cb14:	460b      	mov	r3, r1
 800cb16:	18db      	adds	r3, r3, r3
 800cb18:	643b      	str	r3, [r7, #64]	; 0x40
 800cb1a:	4613      	mov	r3, r2
 800cb1c:	eb42 0303 	adc.w	r3, r2, r3
 800cb20:	647b      	str	r3, [r7, #68]	; 0x44
 800cb22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800cb26:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800cb2a:	f7f4 f89d 	bl	8000c68 <__aeabi_uldivmod>
 800cb2e:	4602      	mov	r2, r0
 800cb30:	460b      	mov	r3, r1
 800cb32:	4611      	mov	r1, r2
 800cb34:	4b3b      	ldr	r3, [pc, #236]	; (800cc24 <UART_SetConfig+0x2d4>)
 800cb36:	fba3 2301 	umull	r2, r3, r3, r1
 800cb3a:	095b      	lsrs	r3, r3, #5
 800cb3c:	2264      	movs	r2, #100	; 0x64
 800cb3e:	fb02 f303 	mul.w	r3, r2, r3
 800cb42:	1acb      	subs	r3, r1, r3
 800cb44:	00db      	lsls	r3, r3, #3
 800cb46:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800cb4a:	4b36      	ldr	r3, [pc, #216]	; (800cc24 <UART_SetConfig+0x2d4>)
 800cb4c:	fba3 2302 	umull	r2, r3, r3, r2
 800cb50:	095b      	lsrs	r3, r3, #5
 800cb52:	005b      	lsls	r3, r3, #1
 800cb54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cb58:	441c      	add	r4, r3
 800cb5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb5e:	2200      	movs	r2, #0
 800cb60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cb64:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800cb68:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800cb6c:	4642      	mov	r2, r8
 800cb6e:	464b      	mov	r3, r9
 800cb70:	1891      	adds	r1, r2, r2
 800cb72:	63b9      	str	r1, [r7, #56]	; 0x38
 800cb74:	415b      	adcs	r3, r3
 800cb76:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cb7c:	4641      	mov	r1, r8
 800cb7e:	1851      	adds	r1, r2, r1
 800cb80:	6339      	str	r1, [r7, #48]	; 0x30
 800cb82:	4649      	mov	r1, r9
 800cb84:	414b      	adcs	r3, r1
 800cb86:	637b      	str	r3, [r7, #52]	; 0x34
 800cb88:	f04f 0200 	mov.w	r2, #0
 800cb8c:	f04f 0300 	mov.w	r3, #0
 800cb90:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800cb94:	4659      	mov	r1, fp
 800cb96:	00cb      	lsls	r3, r1, #3
 800cb98:	4651      	mov	r1, sl
 800cb9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cb9e:	4651      	mov	r1, sl
 800cba0:	00ca      	lsls	r2, r1, #3
 800cba2:	4610      	mov	r0, r2
 800cba4:	4619      	mov	r1, r3
 800cba6:	4603      	mov	r3, r0
 800cba8:	4642      	mov	r2, r8
 800cbaa:	189b      	adds	r3, r3, r2
 800cbac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800cbb0:	464b      	mov	r3, r9
 800cbb2:	460a      	mov	r2, r1
 800cbb4:	eb42 0303 	adc.w	r3, r2, r3
 800cbb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cbbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cbc0:	685b      	ldr	r3, [r3, #4]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800cbc8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800cbcc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800cbd0:	460b      	mov	r3, r1
 800cbd2:	18db      	adds	r3, r3, r3
 800cbd4:	62bb      	str	r3, [r7, #40]	; 0x28
 800cbd6:	4613      	mov	r3, r2
 800cbd8:	eb42 0303 	adc.w	r3, r2, r3
 800cbdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cbde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800cbe2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800cbe6:	f7f4 f83f 	bl	8000c68 <__aeabi_uldivmod>
 800cbea:	4602      	mov	r2, r0
 800cbec:	460b      	mov	r3, r1
 800cbee:	4b0d      	ldr	r3, [pc, #52]	; (800cc24 <UART_SetConfig+0x2d4>)
 800cbf0:	fba3 1302 	umull	r1, r3, r3, r2
 800cbf4:	095b      	lsrs	r3, r3, #5
 800cbf6:	2164      	movs	r1, #100	; 0x64
 800cbf8:	fb01 f303 	mul.w	r3, r1, r3
 800cbfc:	1ad3      	subs	r3, r2, r3
 800cbfe:	00db      	lsls	r3, r3, #3
 800cc00:	3332      	adds	r3, #50	; 0x32
 800cc02:	4a08      	ldr	r2, [pc, #32]	; (800cc24 <UART_SetConfig+0x2d4>)
 800cc04:	fba2 2303 	umull	r2, r3, r2, r3
 800cc08:	095b      	lsrs	r3, r3, #5
 800cc0a:	f003 0207 	and.w	r2, r3, #7
 800cc0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	4422      	add	r2, r4
 800cc16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800cc18:	e106      	b.n	800ce28 <UART_SetConfig+0x4d8>
 800cc1a:	bf00      	nop
 800cc1c:	40011000 	.word	0x40011000
 800cc20:	40011400 	.word	0x40011400
 800cc24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cc28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800cc32:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800cc36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800cc3a:	4642      	mov	r2, r8
 800cc3c:	464b      	mov	r3, r9
 800cc3e:	1891      	adds	r1, r2, r2
 800cc40:	6239      	str	r1, [r7, #32]
 800cc42:	415b      	adcs	r3, r3
 800cc44:	627b      	str	r3, [r7, #36]	; 0x24
 800cc46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cc4a:	4641      	mov	r1, r8
 800cc4c:	1854      	adds	r4, r2, r1
 800cc4e:	4649      	mov	r1, r9
 800cc50:	eb43 0501 	adc.w	r5, r3, r1
 800cc54:	f04f 0200 	mov.w	r2, #0
 800cc58:	f04f 0300 	mov.w	r3, #0
 800cc5c:	00eb      	lsls	r3, r5, #3
 800cc5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cc62:	00e2      	lsls	r2, r4, #3
 800cc64:	4614      	mov	r4, r2
 800cc66:	461d      	mov	r5, r3
 800cc68:	4643      	mov	r3, r8
 800cc6a:	18e3      	adds	r3, r4, r3
 800cc6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800cc70:	464b      	mov	r3, r9
 800cc72:	eb45 0303 	adc.w	r3, r5, r3
 800cc76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800cc7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cc7e:	685b      	ldr	r3, [r3, #4]
 800cc80:	2200      	movs	r2, #0
 800cc82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800cc86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800cc8a:	f04f 0200 	mov.w	r2, #0
 800cc8e:	f04f 0300 	mov.w	r3, #0
 800cc92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800cc96:	4629      	mov	r1, r5
 800cc98:	008b      	lsls	r3, r1, #2
 800cc9a:	4621      	mov	r1, r4
 800cc9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cca0:	4621      	mov	r1, r4
 800cca2:	008a      	lsls	r2, r1, #2
 800cca4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800cca8:	f7f3 ffde 	bl	8000c68 <__aeabi_uldivmod>
 800ccac:	4602      	mov	r2, r0
 800ccae:	460b      	mov	r3, r1
 800ccb0:	4b60      	ldr	r3, [pc, #384]	; (800ce34 <UART_SetConfig+0x4e4>)
 800ccb2:	fba3 2302 	umull	r2, r3, r3, r2
 800ccb6:	095b      	lsrs	r3, r3, #5
 800ccb8:	011c      	lsls	r4, r3, #4
 800ccba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ccc4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ccc8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800cccc:	4642      	mov	r2, r8
 800ccce:	464b      	mov	r3, r9
 800ccd0:	1891      	adds	r1, r2, r2
 800ccd2:	61b9      	str	r1, [r7, #24]
 800ccd4:	415b      	adcs	r3, r3
 800ccd6:	61fb      	str	r3, [r7, #28]
 800ccd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ccdc:	4641      	mov	r1, r8
 800ccde:	1851      	adds	r1, r2, r1
 800cce0:	6139      	str	r1, [r7, #16]
 800cce2:	4649      	mov	r1, r9
 800cce4:	414b      	adcs	r3, r1
 800cce6:	617b      	str	r3, [r7, #20]
 800cce8:	f04f 0200 	mov.w	r2, #0
 800ccec:	f04f 0300 	mov.w	r3, #0
 800ccf0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ccf4:	4659      	mov	r1, fp
 800ccf6:	00cb      	lsls	r3, r1, #3
 800ccf8:	4651      	mov	r1, sl
 800ccfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ccfe:	4651      	mov	r1, sl
 800cd00:	00ca      	lsls	r2, r1, #3
 800cd02:	4610      	mov	r0, r2
 800cd04:	4619      	mov	r1, r3
 800cd06:	4603      	mov	r3, r0
 800cd08:	4642      	mov	r2, r8
 800cd0a:	189b      	adds	r3, r3, r2
 800cd0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800cd10:	464b      	mov	r3, r9
 800cd12:	460a      	mov	r2, r1
 800cd14:	eb42 0303 	adc.w	r3, r2, r3
 800cd18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800cd1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cd20:	685b      	ldr	r3, [r3, #4]
 800cd22:	2200      	movs	r2, #0
 800cd24:	67bb      	str	r3, [r7, #120]	; 0x78
 800cd26:	67fa      	str	r2, [r7, #124]	; 0x7c
 800cd28:	f04f 0200 	mov.w	r2, #0
 800cd2c:	f04f 0300 	mov.w	r3, #0
 800cd30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800cd34:	4649      	mov	r1, r9
 800cd36:	008b      	lsls	r3, r1, #2
 800cd38:	4641      	mov	r1, r8
 800cd3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cd3e:	4641      	mov	r1, r8
 800cd40:	008a      	lsls	r2, r1, #2
 800cd42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800cd46:	f7f3 ff8f 	bl	8000c68 <__aeabi_uldivmod>
 800cd4a:	4602      	mov	r2, r0
 800cd4c:	460b      	mov	r3, r1
 800cd4e:	4611      	mov	r1, r2
 800cd50:	4b38      	ldr	r3, [pc, #224]	; (800ce34 <UART_SetConfig+0x4e4>)
 800cd52:	fba3 2301 	umull	r2, r3, r3, r1
 800cd56:	095b      	lsrs	r3, r3, #5
 800cd58:	2264      	movs	r2, #100	; 0x64
 800cd5a:	fb02 f303 	mul.w	r3, r2, r3
 800cd5e:	1acb      	subs	r3, r1, r3
 800cd60:	011b      	lsls	r3, r3, #4
 800cd62:	3332      	adds	r3, #50	; 0x32
 800cd64:	4a33      	ldr	r2, [pc, #204]	; (800ce34 <UART_SetConfig+0x4e4>)
 800cd66:	fba2 2303 	umull	r2, r3, r2, r3
 800cd6a:	095b      	lsrs	r3, r3, #5
 800cd6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cd70:	441c      	add	r4, r3
 800cd72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cd76:	2200      	movs	r2, #0
 800cd78:	673b      	str	r3, [r7, #112]	; 0x70
 800cd7a:	677a      	str	r2, [r7, #116]	; 0x74
 800cd7c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800cd80:	4642      	mov	r2, r8
 800cd82:	464b      	mov	r3, r9
 800cd84:	1891      	adds	r1, r2, r2
 800cd86:	60b9      	str	r1, [r7, #8]
 800cd88:	415b      	adcs	r3, r3
 800cd8a:	60fb      	str	r3, [r7, #12]
 800cd8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cd90:	4641      	mov	r1, r8
 800cd92:	1851      	adds	r1, r2, r1
 800cd94:	6039      	str	r1, [r7, #0]
 800cd96:	4649      	mov	r1, r9
 800cd98:	414b      	adcs	r3, r1
 800cd9a:	607b      	str	r3, [r7, #4]
 800cd9c:	f04f 0200 	mov.w	r2, #0
 800cda0:	f04f 0300 	mov.w	r3, #0
 800cda4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cda8:	4659      	mov	r1, fp
 800cdaa:	00cb      	lsls	r3, r1, #3
 800cdac:	4651      	mov	r1, sl
 800cdae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cdb2:	4651      	mov	r1, sl
 800cdb4:	00ca      	lsls	r2, r1, #3
 800cdb6:	4610      	mov	r0, r2
 800cdb8:	4619      	mov	r1, r3
 800cdba:	4603      	mov	r3, r0
 800cdbc:	4642      	mov	r2, r8
 800cdbe:	189b      	adds	r3, r3, r2
 800cdc0:	66bb      	str	r3, [r7, #104]	; 0x68
 800cdc2:	464b      	mov	r3, r9
 800cdc4:	460a      	mov	r2, r1
 800cdc6:	eb42 0303 	adc.w	r3, r2, r3
 800cdca:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cdcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cdd0:	685b      	ldr	r3, [r3, #4]
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	663b      	str	r3, [r7, #96]	; 0x60
 800cdd6:	667a      	str	r2, [r7, #100]	; 0x64
 800cdd8:	f04f 0200 	mov.w	r2, #0
 800cddc:	f04f 0300 	mov.w	r3, #0
 800cde0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800cde4:	4649      	mov	r1, r9
 800cde6:	008b      	lsls	r3, r1, #2
 800cde8:	4641      	mov	r1, r8
 800cdea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cdee:	4641      	mov	r1, r8
 800cdf0:	008a      	lsls	r2, r1, #2
 800cdf2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800cdf6:	f7f3 ff37 	bl	8000c68 <__aeabi_uldivmod>
 800cdfa:	4602      	mov	r2, r0
 800cdfc:	460b      	mov	r3, r1
 800cdfe:	4b0d      	ldr	r3, [pc, #52]	; (800ce34 <UART_SetConfig+0x4e4>)
 800ce00:	fba3 1302 	umull	r1, r3, r3, r2
 800ce04:	095b      	lsrs	r3, r3, #5
 800ce06:	2164      	movs	r1, #100	; 0x64
 800ce08:	fb01 f303 	mul.w	r3, r1, r3
 800ce0c:	1ad3      	subs	r3, r2, r3
 800ce0e:	011b      	lsls	r3, r3, #4
 800ce10:	3332      	adds	r3, #50	; 0x32
 800ce12:	4a08      	ldr	r2, [pc, #32]	; (800ce34 <UART_SetConfig+0x4e4>)
 800ce14:	fba2 2303 	umull	r2, r3, r2, r3
 800ce18:	095b      	lsrs	r3, r3, #5
 800ce1a:	f003 020f 	and.w	r2, r3, #15
 800ce1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	4422      	add	r2, r4
 800ce26:	609a      	str	r2, [r3, #8]
}
 800ce28:	bf00      	nop
 800ce2a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ce34:	51eb851f 	.word	0x51eb851f

0800ce38 <__NVIC_SetPriority>:
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	4603      	mov	r3, r0
 800ce40:	6039      	str	r1, [r7, #0]
 800ce42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ce44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	db0a      	blt.n	800ce62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	b2da      	uxtb	r2, r3
 800ce50:	490c      	ldr	r1, [pc, #48]	; (800ce84 <__NVIC_SetPriority+0x4c>)
 800ce52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce56:	0112      	lsls	r2, r2, #4
 800ce58:	b2d2      	uxtb	r2, r2
 800ce5a:	440b      	add	r3, r1
 800ce5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ce60:	e00a      	b.n	800ce78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	b2da      	uxtb	r2, r3
 800ce66:	4908      	ldr	r1, [pc, #32]	; (800ce88 <__NVIC_SetPriority+0x50>)
 800ce68:	79fb      	ldrb	r3, [r7, #7]
 800ce6a:	f003 030f 	and.w	r3, r3, #15
 800ce6e:	3b04      	subs	r3, #4
 800ce70:	0112      	lsls	r2, r2, #4
 800ce72:	b2d2      	uxtb	r2, r2
 800ce74:	440b      	add	r3, r1
 800ce76:	761a      	strb	r2, [r3, #24]
}
 800ce78:	bf00      	nop
 800ce7a:	370c      	adds	r7, #12
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce82:	4770      	bx	lr
 800ce84:	e000e100 	.word	0xe000e100
 800ce88:	e000ed00 	.word	0xe000ed00

0800ce8c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ce90:	4b05      	ldr	r3, [pc, #20]	; (800cea8 <SysTick_Handler+0x1c>)
 800ce92:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ce94:	f001 fde6 	bl	800ea64 <xTaskGetSchedulerState>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	2b01      	cmp	r3, #1
 800ce9c:	d001      	beq.n	800cea2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ce9e:	f002 fc8b 	bl	800f7b8 <xPortSysTickHandler>
  }
}
 800cea2:	bf00      	nop
 800cea4:	bd80      	pop	{r7, pc}
 800cea6:	bf00      	nop
 800cea8:	e000e010 	.word	0xe000e010

0800ceac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ceac:	b580      	push	{r7, lr}
 800ceae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ceb0:	2100      	movs	r1, #0
 800ceb2:	f06f 0004 	mvn.w	r0, #4
 800ceb6:	f7ff ffbf 	bl	800ce38 <__NVIC_SetPriority>
#endif
}
 800ceba:	bf00      	nop
 800cebc:	bd80      	pop	{r7, pc}
	...

0800cec0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800cec0:	b480      	push	{r7}
 800cec2:	b083      	sub	sp, #12
 800cec4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cec6:	f3ef 8305 	mrs	r3, IPSR
 800ceca:	603b      	str	r3, [r7, #0]
  return(result);
 800cecc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d003      	beq.n	800ceda <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ced2:	f06f 0305 	mvn.w	r3, #5
 800ced6:	607b      	str	r3, [r7, #4]
 800ced8:	e00c      	b.n	800cef4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ceda:	4b0a      	ldr	r3, [pc, #40]	; (800cf04 <osKernelInitialize+0x44>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d105      	bne.n	800ceee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800cee2:	4b08      	ldr	r3, [pc, #32]	; (800cf04 <osKernelInitialize+0x44>)
 800cee4:	2201      	movs	r2, #1
 800cee6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800cee8:	2300      	movs	r3, #0
 800ceea:	607b      	str	r3, [r7, #4]
 800ceec:	e002      	b.n	800cef4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ceee:	f04f 33ff 	mov.w	r3, #4294967295
 800cef2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cef4:	687b      	ldr	r3, [r7, #4]
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	370c      	adds	r7, #12
 800cefa:	46bd      	mov	sp, r7
 800cefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf00:	4770      	bx	lr
 800cf02:	bf00      	nop
 800cf04:	20008228 	.word	0x20008228

0800cf08 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b082      	sub	sp, #8
 800cf0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf0e:	f3ef 8305 	mrs	r3, IPSR
 800cf12:	603b      	str	r3, [r7, #0]
  return(result);
 800cf14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d003      	beq.n	800cf22 <osKernelStart+0x1a>
    stat = osErrorISR;
 800cf1a:	f06f 0305 	mvn.w	r3, #5
 800cf1e:	607b      	str	r3, [r7, #4]
 800cf20:	e010      	b.n	800cf44 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800cf22:	4b0b      	ldr	r3, [pc, #44]	; (800cf50 <osKernelStart+0x48>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	d109      	bne.n	800cf3e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800cf2a:	f7ff ffbf 	bl	800ceac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800cf2e:	4b08      	ldr	r3, [pc, #32]	; (800cf50 <osKernelStart+0x48>)
 800cf30:	2202      	movs	r2, #2
 800cf32:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800cf34:	f001 f93a 	bl	800e1ac <vTaskStartScheduler>
      stat = osOK;
 800cf38:	2300      	movs	r3, #0
 800cf3a:	607b      	str	r3, [r7, #4]
 800cf3c:	e002      	b.n	800cf44 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800cf3e:	f04f 33ff 	mov.w	r3, #4294967295
 800cf42:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cf44:	687b      	ldr	r3, [r7, #4]
}
 800cf46:	4618      	mov	r0, r3
 800cf48:	3708      	adds	r7, #8
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}
 800cf4e:	bf00      	nop
 800cf50:	20008228 	.word	0x20008228

0800cf54 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b08e      	sub	sp, #56	; 0x38
 800cf58:	af04      	add	r7, sp, #16
 800cf5a:	60f8      	str	r0, [r7, #12]
 800cf5c:	60b9      	str	r1, [r7, #8]
 800cf5e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800cf60:	2300      	movs	r3, #0
 800cf62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf64:	f3ef 8305 	mrs	r3, IPSR
 800cf68:	617b      	str	r3, [r7, #20]
  return(result);
 800cf6a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d17e      	bne.n	800d06e <osThreadNew+0x11a>
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d07b      	beq.n	800d06e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800cf76:	2380      	movs	r3, #128	; 0x80
 800cf78:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800cf7a:	2318      	movs	r3, #24
 800cf7c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800cf82:	f04f 33ff 	mov.w	r3, #4294967295
 800cf86:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d045      	beq.n	800d01a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d002      	beq.n	800cf9c <osThreadNew+0x48>
        name = attr->name;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	699b      	ldr	r3, [r3, #24]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d002      	beq.n	800cfaa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	699b      	ldr	r3, [r3, #24]
 800cfa8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800cfaa:	69fb      	ldr	r3, [r7, #28]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d008      	beq.n	800cfc2 <osThreadNew+0x6e>
 800cfb0:	69fb      	ldr	r3, [r7, #28]
 800cfb2:	2b38      	cmp	r3, #56	; 0x38
 800cfb4:	d805      	bhi.n	800cfc2 <osThreadNew+0x6e>
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	685b      	ldr	r3, [r3, #4]
 800cfba:	f003 0301 	and.w	r3, r3, #1
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d001      	beq.n	800cfc6 <osThreadNew+0x72>
        return (NULL);
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	e054      	b.n	800d070 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	695b      	ldr	r3, [r3, #20]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d003      	beq.n	800cfd6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	695b      	ldr	r3, [r3, #20]
 800cfd2:	089b      	lsrs	r3, r3, #2
 800cfd4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	689b      	ldr	r3, [r3, #8]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d00e      	beq.n	800cffc <osThreadNew+0xa8>
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	68db      	ldr	r3, [r3, #12]
 800cfe2:	2ba7      	cmp	r3, #167	; 0xa7
 800cfe4:	d90a      	bls.n	800cffc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d006      	beq.n	800cffc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	695b      	ldr	r3, [r3, #20]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d002      	beq.n	800cffc <osThreadNew+0xa8>
        mem = 1;
 800cff6:	2301      	movs	r3, #1
 800cff8:	61bb      	str	r3, [r7, #24]
 800cffa:	e010      	b.n	800d01e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	689b      	ldr	r3, [r3, #8]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d10c      	bne.n	800d01e <osThreadNew+0xca>
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	68db      	ldr	r3, [r3, #12]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d108      	bne.n	800d01e <osThreadNew+0xca>
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	691b      	ldr	r3, [r3, #16]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d104      	bne.n	800d01e <osThreadNew+0xca>
          mem = 0;
 800d014:	2300      	movs	r3, #0
 800d016:	61bb      	str	r3, [r7, #24]
 800d018:	e001      	b.n	800d01e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d01a:	2300      	movs	r3, #0
 800d01c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d01e:	69bb      	ldr	r3, [r7, #24]
 800d020:	2b01      	cmp	r3, #1
 800d022:	d110      	bne.n	800d046 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d028:	687a      	ldr	r2, [r7, #4]
 800d02a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d02c:	9202      	str	r2, [sp, #8]
 800d02e:	9301      	str	r3, [sp, #4]
 800d030:	69fb      	ldr	r3, [r7, #28]
 800d032:	9300      	str	r3, [sp, #0]
 800d034:	68bb      	ldr	r3, [r7, #8]
 800d036:	6a3a      	ldr	r2, [r7, #32]
 800d038:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d03a:	68f8      	ldr	r0, [r7, #12]
 800d03c:	f000 feca 	bl	800ddd4 <xTaskCreateStatic>
 800d040:	4603      	mov	r3, r0
 800d042:	613b      	str	r3, [r7, #16]
 800d044:	e013      	b.n	800d06e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d046:	69bb      	ldr	r3, [r7, #24]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d110      	bne.n	800d06e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d04c:	6a3b      	ldr	r3, [r7, #32]
 800d04e:	b29a      	uxth	r2, r3
 800d050:	f107 0310 	add.w	r3, r7, #16
 800d054:	9301      	str	r3, [sp, #4]
 800d056:	69fb      	ldr	r3, [r7, #28]
 800d058:	9300      	str	r3, [sp, #0]
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d05e:	68f8      	ldr	r0, [r7, #12]
 800d060:	f000 ff15 	bl	800de8e <xTaskCreate>
 800d064:	4603      	mov	r3, r0
 800d066:	2b01      	cmp	r3, #1
 800d068:	d001      	beq.n	800d06e <osThreadNew+0x11a>
            hTask = NULL;
 800d06a:	2300      	movs	r3, #0
 800d06c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d06e:	693b      	ldr	r3, [r7, #16]
}
 800d070:	4618      	mov	r0, r3
 800d072:	3728      	adds	r7, #40	; 0x28
 800d074:	46bd      	mov	sp, r7
 800d076:	bd80      	pop	{r7, pc}

0800d078 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d078:	b580      	push	{r7, lr}
 800d07a:	b084      	sub	sp, #16
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d080:	f3ef 8305 	mrs	r3, IPSR
 800d084:	60bb      	str	r3, [r7, #8]
  return(result);
 800d086:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d003      	beq.n	800d094 <osDelay+0x1c>
    stat = osErrorISR;
 800d08c:	f06f 0305 	mvn.w	r3, #5
 800d090:	60fb      	str	r3, [r7, #12]
 800d092:	e007      	b.n	800d0a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d094:	2300      	movs	r3, #0
 800d096:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d002      	beq.n	800d0a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f001 f850 	bl	800e144 <vTaskDelay>
    }
  }

  return (stat);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3710      	adds	r7, #16
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}

0800d0ae <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800d0ae:	b580      	push	{r7, lr}
 800d0b0:	b084      	sub	sp, #16
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800d0b6:	6878      	ldr	r0, [r7, #4]
 800d0b8:	f002 f99c 	bl	800f3f4 <pvTimerGetTimerID>
 800d0bc:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d005      	beq.n	800d0d0 <TimerCallback+0x22>
    callb->func (callb->arg);
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	68fa      	ldr	r2, [r7, #12]
 800d0ca:	6852      	ldr	r2, [r2, #4]
 800d0cc:	4610      	mov	r0, r2
 800d0ce:	4798      	blx	r3
  }
}
 800d0d0:	bf00      	nop
 800d0d2:	3710      	adds	r7, #16
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}

0800d0d8 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b08c      	sub	sp, #48	; 0x30
 800d0dc:	af02      	add	r7, sp, #8
 800d0de:	60f8      	str	r0, [r7, #12]
 800d0e0:	607a      	str	r2, [r7, #4]
 800d0e2:	603b      	str	r3, [r7, #0]
 800d0e4:	460b      	mov	r3, r1
 800d0e6:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d0ec:	f3ef 8305 	mrs	r3, IPSR
 800d0f0:	613b      	str	r3, [r7, #16]
  return(result);
 800d0f2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d163      	bne.n	800d1c0 <osTimerNew+0xe8>
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d060      	beq.n	800d1c0 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800d0fe:	2008      	movs	r0, #8
 800d100:	f002 fbea 	bl	800f8d8 <pvPortMalloc>
 800d104:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d059      	beq.n	800d1c0 <osTimerNew+0xe8>
      callb->func = func;
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	68fa      	ldr	r2, [r7, #12]
 800d110:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	687a      	ldr	r2, [r7, #4]
 800d116:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800d118:	7afb      	ldrb	r3, [r7, #11]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d102      	bne.n	800d124 <osTimerNew+0x4c>
        reload = pdFALSE;
 800d11e:	2300      	movs	r3, #0
 800d120:	61fb      	str	r3, [r7, #28]
 800d122:	e001      	b.n	800d128 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800d124:	2301      	movs	r3, #1
 800d126:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800d128:	f04f 33ff 	mov.w	r3, #4294967295
 800d12c:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800d12e:	2300      	movs	r3, #0
 800d130:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d01c      	beq.n	800d172 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d002      	beq.n	800d146 <osTimerNew+0x6e>
          name = attr->name;
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	689b      	ldr	r3, [r3, #8]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d006      	beq.n	800d15c <osTimerNew+0x84>
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	68db      	ldr	r3, [r3, #12]
 800d152:	2b2b      	cmp	r3, #43	; 0x2b
 800d154:	d902      	bls.n	800d15c <osTimerNew+0x84>
          mem = 1;
 800d156:	2301      	movs	r3, #1
 800d158:	61bb      	str	r3, [r7, #24]
 800d15a:	e00c      	b.n	800d176 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	689b      	ldr	r3, [r3, #8]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d108      	bne.n	800d176 <osTimerNew+0x9e>
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	68db      	ldr	r3, [r3, #12]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d104      	bne.n	800d176 <osTimerNew+0x9e>
            mem = 0;
 800d16c:	2300      	movs	r3, #0
 800d16e:	61bb      	str	r3, [r7, #24]
 800d170:	e001      	b.n	800d176 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800d172:	2300      	movs	r3, #0
 800d174:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800d176:	69bb      	ldr	r3, [r7, #24]
 800d178:	2b01      	cmp	r3, #1
 800d17a:	d10c      	bne.n	800d196 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	689b      	ldr	r3, [r3, #8]
 800d180:	9301      	str	r3, [sp, #4]
 800d182:	4b12      	ldr	r3, [pc, #72]	; (800d1cc <osTimerNew+0xf4>)
 800d184:	9300      	str	r3, [sp, #0]
 800d186:	697b      	ldr	r3, [r7, #20]
 800d188:	69fa      	ldr	r2, [r7, #28]
 800d18a:	2101      	movs	r1, #1
 800d18c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d18e:	f001 fdb2 	bl	800ecf6 <xTimerCreateStatic>
 800d192:	6238      	str	r0, [r7, #32]
 800d194:	e00b      	b.n	800d1ae <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800d196:	69bb      	ldr	r3, [r7, #24]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d108      	bne.n	800d1ae <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800d19c:	4b0b      	ldr	r3, [pc, #44]	; (800d1cc <osTimerNew+0xf4>)
 800d19e:	9300      	str	r3, [sp, #0]
 800d1a0:	697b      	ldr	r3, [r7, #20]
 800d1a2:	69fa      	ldr	r2, [r7, #28]
 800d1a4:	2101      	movs	r1, #1
 800d1a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d1a8:	f001 fd84 	bl	800ecb4 <xTimerCreate>
 800d1ac:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800d1ae:	6a3b      	ldr	r3, [r7, #32]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d105      	bne.n	800d1c0 <osTimerNew+0xe8>
 800d1b4:	697b      	ldr	r3, [r7, #20]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d002      	beq.n	800d1c0 <osTimerNew+0xe8>
        vPortFree (callb);
 800d1ba:	6978      	ldr	r0, [r7, #20]
 800d1bc:	f002 fc58 	bl	800fa70 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800d1c0:	6a3b      	ldr	r3, [r7, #32]
}
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	3728      	adds	r7, #40	; 0x28
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bd80      	pop	{r7, pc}
 800d1ca:	bf00      	nop
 800d1cc:	0800d0af 	.word	0x0800d0af

0800d1d0 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b088      	sub	sp, #32
 800d1d4:	af02      	add	r7, sp, #8
 800d1d6:	6078      	str	r0, [r7, #4]
 800d1d8:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d1de:	f3ef 8305 	mrs	r3, IPSR
 800d1e2:	60fb      	str	r3, [r7, #12]
  return(result);
 800d1e4:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d003      	beq.n	800d1f2 <osTimerStart+0x22>
    stat = osErrorISR;
 800d1ea:	f06f 0305 	mvn.w	r3, #5
 800d1ee:	617b      	str	r3, [r7, #20]
 800d1f0:	e017      	b.n	800d222 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800d1f2:	693b      	ldr	r3, [r7, #16]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d103      	bne.n	800d200 <osTimerStart+0x30>
    stat = osErrorParameter;
 800d1f8:	f06f 0303 	mvn.w	r3, #3
 800d1fc:	617b      	str	r3, [r7, #20]
 800d1fe:	e010      	b.n	800d222 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800d200:	2300      	movs	r3, #0
 800d202:	9300      	str	r3, [sp, #0]
 800d204:	2300      	movs	r3, #0
 800d206:	683a      	ldr	r2, [r7, #0]
 800d208:	2104      	movs	r1, #4
 800d20a:	6938      	ldr	r0, [r7, #16]
 800d20c:	f001 fdec 	bl	800ede8 <xTimerGenericCommand>
 800d210:	4603      	mov	r3, r0
 800d212:	2b01      	cmp	r3, #1
 800d214:	d102      	bne.n	800d21c <osTimerStart+0x4c>
      stat = osOK;
 800d216:	2300      	movs	r3, #0
 800d218:	617b      	str	r3, [r7, #20]
 800d21a:	e002      	b.n	800d222 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800d21c:	f06f 0302 	mvn.w	r3, #2
 800d220:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800d222:	697b      	ldr	r3, [r7, #20]
}
 800d224:	4618      	mov	r0, r3
 800d226:	3718      	adds	r7, #24
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}

0800d22c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d22c:	b480      	push	{r7}
 800d22e:	b085      	sub	sp, #20
 800d230:	af00      	add	r7, sp, #0
 800d232:	60f8      	str	r0, [r7, #12]
 800d234:	60b9      	str	r1, [r7, #8]
 800d236:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	4a07      	ldr	r2, [pc, #28]	; (800d258 <vApplicationGetIdleTaskMemory+0x2c>)
 800d23c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	4a06      	ldr	r2, [pc, #24]	; (800d25c <vApplicationGetIdleTaskMemory+0x30>)
 800d242:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	2280      	movs	r2, #128	; 0x80
 800d248:	601a      	str	r2, [r3, #0]
}
 800d24a:	bf00      	nop
 800d24c:	3714      	adds	r7, #20
 800d24e:	46bd      	mov	sp, r7
 800d250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d254:	4770      	bx	lr
 800d256:	bf00      	nop
 800d258:	2000822c 	.word	0x2000822c
 800d25c:	200082d4 	.word	0x200082d4

0800d260 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d260:	b480      	push	{r7}
 800d262:	b085      	sub	sp, #20
 800d264:	af00      	add	r7, sp, #0
 800d266:	60f8      	str	r0, [r7, #12]
 800d268:	60b9      	str	r1, [r7, #8]
 800d26a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	4a07      	ldr	r2, [pc, #28]	; (800d28c <vApplicationGetTimerTaskMemory+0x2c>)
 800d270:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	4a06      	ldr	r2, [pc, #24]	; (800d290 <vApplicationGetTimerTaskMemory+0x30>)
 800d276:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d27e:	601a      	str	r2, [r3, #0]
}
 800d280:	bf00      	nop
 800d282:	3714      	adds	r7, #20
 800d284:	46bd      	mov	sp, r7
 800d286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28a:	4770      	bx	lr
 800d28c:	200084d4 	.word	0x200084d4
 800d290:	2000857c 	.word	0x2000857c

0800d294 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d294:	b480      	push	{r7}
 800d296:	b083      	sub	sp, #12
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f103 0208 	add.w	r2, r3, #8
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f04f 32ff 	mov.w	r2, #4294967295
 800d2ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	f103 0208 	add.w	r2, r3, #8
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f103 0208 	add.w	r2, r3, #8
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d2c8:	bf00      	nop
 800d2ca:	370c      	adds	r7, #12
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d2:	4770      	bx	lr

0800d2d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d2d4:	b480      	push	{r7}
 800d2d6:	b083      	sub	sp, #12
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2200      	movs	r2, #0
 800d2e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d2e2:	bf00      	nop
 800d2e4:	370c      	adds	r7, #12
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ec:	4770      	bx	lr

0800d2ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d2ee:	b480      	push	{r7}
 800d2f0:	b085      	sub	sp, #20
 800d2f2:	af00      	add	r7, sp, #0
 800d2f4:	6078      	str	r0, [r7, #4]
 800d2f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	685b      	ldr	r3, [r3, #4]
 800d2fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	68fa      	ldr	r2, [r7, #12]
 800d302:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	689a      	ldr	r2, [r3, #8]
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	689b      	ldr	r3, [r3, #8]
 800d310:	683a      	ldr	r2, [r7, #0]
 800d312:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	683a      	ldr	r2, [r7, #0]
 800d318:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	687a      	ldr	r2, [r7, #4]
 800d31e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	1c5a      	adds	r2, r3, #1
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	601a      	str	r2, [r3, #0]
}
 800d32a:	bf00      	nop
 800d32c:	3714      	adds	r7, #20
 800d32e:	46bd      	mov	sp, r7
 800d330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d334:	4770      	bx	lr

0800d336 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d336:	b480      	push	{r7}
 800d338:	b085      	sub	sp, #20
 800d33a:	af00      	add	r7, sp, #0
 800d33c:	6078      	str	r0, [r7, #4]
 800d33e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d346:	68bb      	ldr	r3, [r7, #8]
 800d348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d34c:	d103      	bne.n	800d356 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	691b      	ldr	r3, [r3, #16]
 800d352:	60fb      	str	r3, [r7, #12]
 800d354:	e00c      	b.n	800d370 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	3308      	adds	r3, #8
 800d35a:	60fb      	str	r3, [r7, #12]
 800d35c:	e002      	b.n	800d364 <vListInsert+0x2e>
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	685b      	ldr	r3, [r3, #4]
 800d362:	60fb      	str	r3, [r7, #12]
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	685b      	ldr	r3, [r3, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	68ba      	ldr	r2, [r7, #8]
 800d36c:	429a      	cmp	r2, r3
 800d36e:	d2f6      	bcs.n	800d35e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	685a      	ldr	r2, [r3, #4]
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	685b      	ldr	r3, [r3, #4]
 800d37c:	683a      	ldr	r2, [r7, #0]
 800d37e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	68fa      	ldr	r2, [r7, #12]
 800d384:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	683a      	ldr	r2, [r7, #0]
 800d38a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	687a      	ldr	r2, [r7, #4]
 800d390:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	1c5a      	adds	r2, r3, #1
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	601a      	str	r2, [r3, #0]
}
 800d39c:	bf00      	nop
 800d39e:	3714      	adds	r7, #20
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr

0800d3a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d3a8:	b480      	push	{r7}
 800d3aa:	b085      	sub	sp, #20
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	691b      	ldr	r3, [r3, #16]
 800d3b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	685b      	ldr	r3, [r3, #4]
 800d3ba:	687a      	ldr	r2, [r7, #4]
 800d3bc:	6892      	ldr	r2, [r2, #8]
 800d3be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	689b      	ldr	r3, [r3, #8]
 800d3c4:	687a      	ldr	r2, [r7, #4]
 800d3c6:	6852      	ldr	r2, [r2, #4]
 800d3c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	685b      	ldr	r3, [r3, #4]
 800d3ce:	687a      	ldr	r2, [r7, #4]
 800d3d0:	429a      	cmp	r2, r3
 800d3d2:	d103      	bne.n	800d3dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	689a      	ldr	r2, [r3, #8]
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2200      	movs	r2, #0
 800d3e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	1e5a      	subs	r2, r3, #1
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
}
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	3714      	adds	r7, #20
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fa:	4770      	bx	lr

0800d3fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b084      	sub	sp, #16
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
 800d404:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d10a      	bne.n	800d426 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d414:	f383 8811 	msr	BASEPRI, r3
 800d418:	f3bf 8f6f 	isb	sy
 800d41c:	f3bf 8f4f 	dsb	sy
 800d420:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d422:	bf00      	nop
 800d424:	e7fe      	b.n	800d424 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d426:	f002 f935 	bl	800f694 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681a      	ldr	r2, [r3, #0]
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d432:	68f9      	ldr	r1, [r7, #12]
 800d434:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d436:	fb01 f303 	mul.w	r3, r1, r3
 800d43a:	441a      	add	r2, r3
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	2200      	movs	r2, #0
 800d444:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	681a      	ldr	r2, [r3, #0]
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	681a      	ldr	r2, [r3, #0]
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d456:	3b01      	subs	r3, #1
 800d458:	68f9      	ldr	r1, [r7, #12]
 800d45a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d45c:	fb01 f303 	mul.w	r3, r1, r3
 800d460:	441a      	add	r2, r3
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	22ff      	movs	r2, #255	; 0xff
 800d46a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	22ff      	movs	r2, #255	; 0xff
 800d472:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d114      	bne.n	800d4a6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	691b      	ldr	r3, [r3, #16]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d01a      	beq.n	800d4ba <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	3310      	adds	r3, #16
 800d488:	4618      	mov	r0, r3
 800d48a:	f001 f929 	bl	800e6e0 <xTaskRemoveFromEventList>
 800d48e:	4603      	mov	r3, r0
 800d490:	2b00      	cmp	r3, #0
 800d492:	d012      	beq.n	800d4ba <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d494:	4b0c      	ldr	r3, [pc, #48]	; (800d4c8 <xQueueGenericReset+0xcc>)
 800d496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d49a:	601a      	str	r2, [r3, #0]
 800d49c:	f3bf 8f4f 	dsb	sy
 800d4a0:	f3bf 8f6f 	isb	sy
 800d4a4:	e009      	b.n	800d4ba <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	3310      	adds	r3, #16
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	f7ff fef2 	bl	800d294 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	3324      	adds	r3, #36	; 0x24
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	f7ff feed 	bl	800d294 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d4ba:	f002 f91b 	bl	800f6f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d4be:	2301      	movs	r3, #1
}
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	3710      	adds	r7, #16
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}
 800d4c8:	e000ed04 	.word	0xe000ed04

0800d4cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b08e      	sub	sp, #56	; 0x38
 800d4d0:	af02      	add	r7, sp, #8
 800d4d2:	60f8      	str	r0, [r7, #12]
 800d4d4:	60b9      	str	r1, [r7, #8]
 800d4d6:	607a      	str	r2, [r7, #4]
 800d4d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d10a      	bne.n	800d4f6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e4:	f383 8811 	msr	BASEPRI, r3
 800d4e8:	f3bf 8f6f 	isb	sy
 800d4ec:	f3bf 8f4f 	dsb	sy
 800d4f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d4f2:	bf00      	nop
 800d4f4:	e7fe      	b.n	800d4f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d10a      	bne.n	800d512 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d4fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d500:	f383 8811 	msr	BASEPRI, r3
 800d504:	f3bf 8f6f 	isb	sy
 800d508:	f3bf 8f4f 	dsb	sy
 800d50c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d50e:	bf00      	nop
 800d510:	e7fe      	b.n	800d510 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d002      	beq.n	800d51e <xQueueGenericCreateStatic+0x52>
 800d518:	68bb      	ldr	r3, [r7, #8]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d001      	beq.n	800d522 <xQueueGenericCreateStatic+0x56>
 800d51e:	2301      	movs	r3, #1
 800d520:	e000      	b.n	800d524 <xQueueGenericCreateStatic+0x58>
 800d522:	2300      	movs	r3, #0
 800d524:	2b00      	cmp	r3, #0
 800d526:	d10a      	bne.n	800d53e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d52c:	f383 8811 	msr	BASEPRI, r3
 800d530:	f3bf 8f6f 	isb	sy
 800d534:	f3bf 8f4f 	dsb	sy
 800d538:	623b      	str	r3, [r7, #32]
}
 800d53a:	bf00      	nop
 800d53c:	e7fe      	b.n	800d53c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d102      	bne.n	800d54a <xQueueGenericCreateStatic+0x7e>
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d101      	bne.n	800d54e <xQueueGenericCreateStatic+0x82>
 800d54a:	2301      	movs	r3, #1
 800d54c:	e000      	b.n	800d550 <xQueueGenericCreateStatic+0x84>
 800d54e:	2300      	movs	r3, #0
 800d550:	2b00      	cmp	r3, #0
 800d552:	d10a      	bne.n	800d56a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d558:	f383 8811 	msr	BASEPRI, r3
 800d55c:	f3bf 8f6f 	isb	sy
 800d560:	f3bf 8f4f 	dsb	sy
 800d564:	61fb      	str	r3, [r7, #28]
}
 800d566:	bf00      	nop
 800d568:	e7fe      	b.n	800d568 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d56a:	2350      	movs	r3, #80	; 0x50
 800d56c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	2b50      	cmp	r3, #80	; 0x50
 800d572:	d00a      	beq.n	800d58a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d574:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d578:	f383 8811 	msr	BASEPRI, r3
 800d57c:	f3bf 8f6f 	isb	sy
 800d580:	f3bf 8f4f 	dsb	sy
 800d584:	61bb      	str	r3, [r7, #24]
}
 800d586:	bf00      	nop
 800d588:	e7fe      	b.n	800d588 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d58a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d592:	2b00      	cmp	r3, #0
 800d594:	d00d      	beq.n	800d5b2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d598:	2201      	movs	r2, #1
 800d59a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d59e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d5a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5a4:	9300      	str	r3, [sp, #0]
 800d5a6:	4613      	mov	r3, r2
 800d5a8:	687a      	ldr	r2, [r7, #4]
 800d5aa:	68b9      	ldr	r1, [r7, #8]
 800d5ac:	68f8      	ldr	r0, [r7, #12]
 800d5ae:	f000 f805 	bl	800d5bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d5b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3730      	adds	r7, #48	; 0x30
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	bd80      	pop	{r7, pc}

0800d5bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b084      	sub	sp, #16
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	60f8      	str	r0, [r7, #12]
 800d5c4:	60b9      	str	r1, [r7, #8]
 800d5c6:	607a      	str	r2, [r7, #4]
 800d5c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d103      	bne.n	800d5d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d5d0:	69bb      	ldr	r3, [r7, #24]
 800d5d2:	69ba      	ldr	r2, [r7, #24]
 800d5d4:	601a      	str	r2, [r3, #0]
 800d5d6:	e002      	b.n	800d5de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d5d8:	69bb      	ldr	r3, [r7, #24]
 800d5da:	687a      	ldr	r2, [r7, #4]
 800d5dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d5de:	69bb      	ldr	r3, [r7, #24]
 800d5e0:	68fa      	ldr	r2, [r7, #12]
 800d5e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d5e4:	69bb      	ldr	r3, [r7, #24]
 800d5e6:	68ba      	ldr	r2, [r7, #8]
 800d5e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d5ea:	2101      	movs	r1, #1
 800d5ec:	69b8      	ldr	r0, [r7, #24]
 800d5ee:	f7ff ff05 	bl	800d3fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d5f2:	69bb      	ldr	r3, [r7, #24]
 800d5f4:	78fa      	ldrb	r2, [r7, #3]
 800d5f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d5fa:	bf00      	nop
 800d5fc:	3710      	adds	r7, #16
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}
	...

0800d604 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b08e      	sub	sp, #56	; 0x38
 800d608:	af00      	add	r7, sp, #0
 800d60a:	60f8      	str	r0, [r7, #12]
 800d60c:	60b9      	str	r1, [r7, #8]
 800d60e:	607a      	str	r2, [r7, #4]
 800d610:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d612:	2300      	movs	r3, #0
 800d614:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d61a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d10a      	bne.n	800d636 <xQueueGenericSend+0x32>
	__asm volatile
 800d620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d624:	f383 8811 	msr	BASEPRI, r3
 800d628:	f3bf 8f6f 	isb	sy
 800d62c:	f3bf 8f4f 	dsb	sy
 800d630:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d632:	bf00      	nop
 800d634:	e7fe      	b.n	800d634 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d103      	bne.n	800d644 <xQueueGenericSend+0x40>
 800d63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d63e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d640:	2b00      	cmp	r3, #0
 800d642:	d101      	bne.n	800d648 <xQueueGenericSend+0x44>
 800d644:	2301      	movs	r3, #1
 800d646:	e000      	b.n	800d64a <xQueueGenericSend+0x46>
 800d648:	2300      	movs	r3, #0
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d10a      	bne.n	800d664 <xQueueGenericSend+0x60>
	__asm volatile
 800d64e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d652:	f383 8811 	msr	BASEPRI, r3
 800d656:	f3bf 8f6f 	isb	sy
 800d65a:	f3bf 8f4f 	dsb	sy
 800d65e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d660:	bf00      	nop
 800d662:	e7fe      	b.n	800d662 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	2b02      	cmp	r3, #2
 800d668:	d103      	bne.n	800d672 <xQueueGenericSend+0x6e>
 800d66a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d66c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d66e:	2b01      	cmp	r3, #1
 800d670:	d101      	bne.n	800d676 <xQueueGenericSend+0x72>
 800d672:	2301      	movs	r3, #1
 800d674:	e000      	b.n	800d678 <xQueueGenericSend+0x74>
 800d676:	2300      	movs	r3, #0
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d10a      	bne.n	800d692 <xQueueGenericSend+0x8e>
	__asm volatile
 800d67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d680:	f383 8811 	msr	BASEPRI, r3
 800d684:	f3bf 8f6f 	isb	sy
 800d688:	f3bf 8f4f 	dsb	sy
 800d68c:	623b      	str	r3, [r7, #32]
}
 800d68e:	bf00      	nop
 800d690:	e7fe      	b.n	800d690 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d692:	f001 f9e7 	bl	800ea64 <xTaskGetSchedulerState>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d102      	bne.n	800d6a2 <xQueueGenericSend+0x9e>
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d101      	bne.n	800d6a6 <xQueueGenericSend+0xa2>
 800d6a2:	2301      	movs	r3, #1
 800d6a4:	e000      	b.n	800d6a8 <xQueueGenericSend+0xa4>
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d10a      	bne.n	800d6c2 <xQueueGenericSend+0xbe>
	__asm volatile
 800d6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b0:	f383 8811 	msr	BASEPRI, r3
 800d6b4:	f3bf 8f6f 	isb	sy
 800d6b8:	f3bf 8f4f 	dsb	sy
 800d6bc:	61fb      	str	r3, [r7, #28]
}
 800d6be:	bf00      	nop
 800d6c0:	e7fe      	b.n	800d6c0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d6c2:	f001 ffe7 	bl	800f694 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d6ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6ce:	429a      	cmp	r2, r3
 800d6d0:	d302      	bcc.n	800d6d8 <xQueueGenericSend+0xd4>
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	2b02      	cmp	r3, #2
 800d6d6:	d129      	bne.n	800d72c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d6d8:	683a      	ldr	r2, [r7, #0]
 800d6da:	68b9      	ldr	r1, [r7, #8]
 800d6dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d6de:	f000 fa0b 	bl	800daf8 <prvCopyDataToQueue>
 800d6e2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d6e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d010      	beq.n	800d70e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d6ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6ee:	3324      	adds	r3, #36	; 0x24
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	f000 fff5 	bl	800e6e0 <xTaskRemoveFromEventList>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d013      	beq.n	800d724 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d6fc:	4b3f      	ldr	r3, [pc, #252]	; (800d7fc <xQueueGenericSend+0x1f8>)
 800d6fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d702:	601a      	str	r2, [r3, #0]
 800d704:	f3bf 8f4f 	dsb	sy
 800d708:	f3bf 8f6f 	isb	sy
 800d70c:	e00a      	b.n	800d724 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d70e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d710:	2b00      	cmp	r3, #0
 800d712:	d007      	beq.n	800d724 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d714:	4b39      	ldr	r3, [pc, #228]	; (800d7fc <xQueueGenericSend+0x1f8>)
 800d716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d71a:	601a      	str	r2, [r3, #0]
 800d71c:	f3bf 8f4f 	dsb	sy
 800d720:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d724:	f001 ffe6 	bl	800f6f4 <vPortExitCritical>
				return pdPASS;
 800d728:	2301      	movs	r3, #1
 800d72a:	e063      	b.n	800d7f4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d103      	bne.n	800d73a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d732:	f001 ffdf 	bl	800f6f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d736:	2300      	movs	r3, #0
 800d738:	e05c      	b.n	800d7f4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d73a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d106      	bne.n	800d74e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d740:	f107 0314 	add.w	r3, r7, #20
 800d744:	4618      	mov	r0, r3
 800d746:	f001 f82f 	bl	800e7a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d74a:	2301      	movs	r3, #1
 800d74c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d74e:	f001 ffd1 	bl	800f6f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d752:	f000 fd9b 	bl	800e28c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d756:	f001 ff9d 	bl	800f694 <vPortEnterCritical>
 800d75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d75c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d760:	b25b      	sxtb	r3, r3
 800d762:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d766:	d103      	bne.n	800d770 <xQueueGenericSend+0x16c>
 800d768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d76a:	2200      	movs	r2, #0
 800d76c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d772:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d776:	b25b      	sxtb	r3, r3
 800d778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d77c:	d103      	bne.n	800d786 <xQueueGenericSend+0x182>
 800d77e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d780:	2200      	movs	r2, #0
 800d782:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d786:	f001 ffb5 	bl	800f6f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d78a:	1d3a      	adds	r2, r7, #4
 800d78c:	f107 0314 	add.w	r3, r7, #20
 800d790:	4611      	mov	r1, r2
 800d792:	4618      	mov	r0, r3
 800d794:	f001 f81e 	bl	800e7d4 <xTaskCheckForTimeOut>
 800d798:	4603      	mov	r3, r0
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d124      	bne.n	800d7e8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d79e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7a0:	f000 faa2 	bl	800dce8 <prvIsQueueFull>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d018      	beq.n	800d7dc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7ac:	3310      	adds	r3, #16
 800d7ae:	687a      	ldr	r2, [r7, #4]
 800d7b0:	4611      	mov	r1, r2
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	f000 ff44 	bl	800e640 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d7b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7ba:	f000 fa2d 	bl	800dc18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d7be:	f000 fd73 	bl	800e2a8 <xTaskResumeAll>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	f47f af7c 	bne.w	800d6c2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d7ca:	4b0c      	ldr	r3, [pc, #48]	; (800d7fc <xQueueGenericSend+0x1f8>)
 800d7cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7d0:	601a      	str	r2, [r3, #0]
 800d7d2:	f3bf 8f4f 	dsb	sy
 800d7d6:	f3bf 8f6f 	isb	sy
 800d7da:	e772      	b.n	800d6c2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d7dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7de:	f000 fa1b 	bl	800dc18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d7e2:	f000 fd61 	bl	800e2a8 <xTaskResumeAll>
 800d7e6:	e76c      	b.n	800d6c2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d7e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7ea:	f000 fa15 	bl	800dc18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d7ee:	f000 fd5b 	bl	800e2a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d7f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	3738      	adds	r7, #56	; 0x38
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	bd80      	pop	{r7, pc}
 800d7fc:	e000ed04 	.word	0xe000ed04

0800d800 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b090      	sub	sp, #64	; 0x40
 800d804:	af00      	add	r7, sp, #0
 800d806:	60f8      	str	r0, [r7, #12]
 800d808:	60b9      	str	r1, [r7, #8]
 800d80a:	607a      	str	r2, [r7, #4]
 800d80c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d814:	2b00      	cmp	r3, #0
 800d816:	d10a      	bne.n	800d82e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d81c:	f383 8811 	msr	BASEPRI, r3
 800d820:	f3bf 8f6f 	isb	sy
 800d824:	f3bf 8f4f 	dsb	sy
 800d828:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d82a:	bf00      	nop
 800d82c:	e7fe      	b.n	800d82c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d103      	bne.n	800d83c <xQueueGenericSendFromISR+0x3c>
 800d834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d101      	bne.n	800d840 <xQueueGenericSendFromISR+0x40>
 800d83c:	2301      	movs	r3, #1
 800d83e:	e000      	b.n	800d842 <xQueueGenericSendFromISR+0x42>
 800d840:	2300      	movs	r3, #0
 800d842:	2b00      	cmp	r3, #0
 800d844:	d10a      	bne.n	800d85c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d84a:	f383 8811 	msr	BASEPRI, r3
 800d84e:	f3bf 8f6f 	isb	sy
 800d852:	f3bf 8f4f 	dsb	sy
 800d856:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d858:	bf00      	nop
 800d85a:	e7fe      	b.n	800d85a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	2b02      	cmp	r3, #2
 800d860:	d103      	bne.n	800d86a <xQueueGenericSendFromISR+0x6a>
 800d862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d866:	2b01      	cmp	r3, #1
 800d868:	d101      	bne.n	800d86e <xQueueGenericSendFromISR+0x6e>
 800d86a:	2301      	movs	r3, #1
 800d86c:	e000      	b.n	800d870 <xQueueGenericSendFromISR+0x70>
 800d86e:	2300      	movs	r3, #0
 800d870:	2b00      	cmp	r3, #0
 800d872:	d10a      	bne.n	800d88a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d874:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d878:	f383 8811 	msr	BASEPRI, r3
 800d87c:	f3bf 8f6f 	isb	sy
 800d880:	f3bf 8f4f 	dsb	sy
 800d884:	623b      	str	r3, [r7, #32]
}
 800d886:	bf00      	nop
 800d888:	e7fe      	b.n	800d888 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d88a:	f001 ffe5 	bl	800f858 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d88e:	f3ef 8211 	mrs	r2, BASEPRI
 800d892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d896:	f383 8811 	msr	BASEPRI, r3
 800d89a:	f3bf 8f6f 	isb	sy
 800d89e:	f3bf 8f4f 	dsb	sy
 800d8a2:	61fa      	str	r2, [r7, #28]
 800d8a4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d8a6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d8a8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d8aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d8ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8b2:	429a      	cmp	r2, r3
 800d8b4:	d302      	bcc.n	800d8bc <xQueueGenericSendFromISR+0xbc>
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	2b02      	cmp	r3, #2
 800d8ba:	d12f      	bne.n	800d91c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d8bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d8c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d8c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8ca:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d8cc:	683a      	ldr	r2, [r7, #0]
 800d8ce:	68b9      	ldr	r1, [r7, #8]
 800d8d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d8d2:	f000 f911 	bl	800daf8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d8d6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d8da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8de:	d112      	bne.n	800d906 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d8e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d016      	beq.n	800d916 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d8e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8ea:	3324      	adds	r3, #36	; 0x24
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	f000 fef7 	bl	800e6e0 <xTaskRemoveFromEventList>
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d00e      	beq.n	800d916 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d00b      	beq.n	800d916 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	2201      	movs	r2, #1
 800d902:	601a      	str	r2, [r3, #0]
 800d904:	e007      	b.n	800d916 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d906:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d90a:	3301      	adds	r3, #1
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	b25a      	sxtb	r2, r3
 800d910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d912:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d916:	2301      	movs	r3, #1
 800d918:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d91a:	e001      	b.n	800d920 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d91c:	2300      	movs	r3, #0
 800d91e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d922:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d924:	697b      	ldr	r3, [r7, #20]
 800d926:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d92a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d92c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d92e:	4618      	mov	r0, r3
 800d930:	3740      	adds	r7, #64	; 0x40
 800d932:	46bd      	mov	sp, r7
 800d934:	bd80      	pop	{r7, pc}
	...

0800d938 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b08c      	sub	sp, #48	; 0x30
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	60f8      	str	r0, [r7, #12]
 800d940:	60b9      	str	r1, [r7, #8]
 800d942:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d944:	2300      	movs	r3, #0
 800d946:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d94c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d10a      	bne.n	800d968 <xQueueReceive+0x30>
	__asm volatile
 800d952:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d956:	f383 8811 	msr	BASEPRI, r3
 800d95a:	f3bf 8f6f 	isb	sy
 800d95e:	f3bf 8f4f 	dsb	sy
 800d962:	623b      	str	r3, [r7, #32]
}
 800d964:	bf00      	nop
 800d966:	e7fe      	b.n	800d966 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d968:	68bb      	ldr	r3, [r7, #8]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d103      	bne.n	800d976 <xQueueReceive+0x3e>
 800d96e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d972:	2b00      	cmp	r3, #0
 800d974:	d101      	bne.n	800d97a <xQueueReceive+0x42>
 800d976:	2301      	movs	r3, #1
 800d978:	e000      	b.n	800d97c <xQueueReceive+0x44>
 800d97a:	2300      	movs	r3, #0
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d10a      	bne.n	800d996 <xQueueReceive+0x5e>
	__asm volatile
 800d980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d984:	f383 8811 	msr	BASEPRI, r3
 800d988:	f3bf 8f6f 	isb	sy
 800d98c:	f3bf 8f4f 	dsb	sy
 800d990:	61fb      	str	r3, [r7, #28]
}
 800d992:	bf00      	nop
 800d994:	e7fe      	b.n	800d994 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d996:	f001 f865 	bl	800ea64 <xTaskGetSchedulerState>
 800d99a:	4603      	mov	r3, r0
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d102      	bne.n	800d9a6 <xQueueReceive+0x6e>
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d101      	bne.n	800d9aa <xQueueReceive+0x72>
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	e000      	b.n	800d9ac <xQueueReceive+0x74>
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d10a      	bne.n	800d9c6 <xQueueReceive+0x8e>
	__asm volatile
 800d9b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9b4:	f383 8811 	msr	BASEPRI, r3
 800d9b8:	f3bf 8f6f 	isb	sy
 800d9bc:	f3bf 8f4f 	dsb	sy
 800d9c0:	61bb      	str	r3, [r7, #24]
}
 800d9c2:	bf00      	nop
 800d9c4:	e7fe      	b.n	800d9c4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d9c6:	f001 fe65 	bl	800f694 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d01f      	beq.n	800da16 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d9d6:	68b9      	ldr	r1, [r7, #8]
 800d9d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d9da:	f000 f8f7 	bl	800dbcc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9e0:	1e5a      	subs	r2, r3, #1
 800d9e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d9e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9e8:	691b      	ldr	r3, [r3, #16]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d00f      	beq.n	800da0e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d9ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9f0:	3310      	adds	r3, #16
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	f000 fe74 	bl	800e6e0 <xTaskRemoveFromEventList>
 800d9f8:	4603      	mov	r3, r0
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d007      	beq.n	800da0e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d9fe:	4b3d      	ldr	r3, [pc, #244]	; (800daf4 <xQueueReceive+0x1bc>)
 800da00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da04:	601a      	str	r2, [r3, #0]
 800da06:	f3bf 8f4f 	dsb	sy
 800da0a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800da0e:	f001 fe71 	bl	800f6f4 <vPortExitCritical>
				return pdPASS;
 800da12:	2301      	movs	r3, #1
 800da14:	e069      	b.n	800daea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d103      	bne.n	800da24 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800da1c:	f001 fe6a 	bl	800f6f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800da20:	2300      	movs	r3, #0
 800da22:	e062      	b.n	800daea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800da24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da26:	2b00      	cmp	r3, #0
 800da28:	d106      	bne.n	800da38 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800da2a:	f107 0310 	add.w	r3, r7, #16
 800da2e:	4618      	mov	r0, r3
 800da30:	f000 feba 	bl	800e7a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800da34:	2301      	movs	r3, #1
 800da36:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800da38:	f001 fe5c 	bl	800f6f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800da3c:	f000 fc26 	bl	800e28c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800da40:	f001 fe28 	bl	800f694 <vPortEnterCritical>
 800da44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800da4a:	b25b      	sxtb	r3, r3
 800da4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da50:	d103      	bne.n	800da5a <xQueueReceive+0x122>
 800da52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da54:	2200      	movs	r2, #0
 800da56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800da5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da60:	b25b      	sxtb	r3, r3
 800da62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da66:	d103      	bne.n	800da70 <xQueueReceive+0x138>
 800da68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da6a:	2200      	movs	r2, #0
 800da6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da70:	f001 fe40 	bl	800f6f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800da74:	1d3a      	adds	r2, r7, #4
 800da76:	f107 0310 	add.w	r3, r7, #16
 800da7a:	4611      	mov	r1, r2
 800da7c:	4618      	mov	r0, r3
 800da7e:	f000 fea9 	bl	800e7d4 <xTaskCheckForTimeOut>
 800da82:	4603      	mov	r3, r0
 800da84:	2b00      	cmp	r3, #0
 800da86:	d123      	bne.n	800dad0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da8a:	f000 f917 	bl	800dcbc <prvIsQueueEmpty>
 800da8e:	4603      	mov	r3, r0
 800da90:	2b00      	cmp	r3, #0
 800da92:	d017      	beq.n	800dac4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800da94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da96:	3324      	adds	r3, #36	; 0x24
 800da98:	687a      	ldr	r2, [r7, #4]
 800da9a:	4611      	mov	r1, r2
 800da9c:	4618      	mov	r0, r3
 800da9e:	f000 fdcf 	bl	800e640 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800daa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800daa4:	f000 f8b8 	bl	800dc18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800daa8:	f000 fbfe 	bl	800e2a8 <xTaskResumeAll>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d189      	bne.n	800d9c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800dab2:	4b10      	ldr	r3, [pc, #64]	; (800daf4 <xQueueReceive+0x1bc>)
 800dab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dab8:	601a      	str	r2, [r3, #0]
 800daba:	f3bf 8f4f 	dsb	sy
 800dabe:	f3bf 8f6f 	isb	sy
 800dac2:	e780      	b.n	800d9c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dac4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dac6:	f000 f8a7 	bl	800dc18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800daca:	f000 fbed 	bl	800e2a8 <xTaskResumeAll>
 800dace:	e77a      	b.n	800d9c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dad0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dad2:	f000 f8a1 	bl	800dc18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dad6:	f000 fbe7 	bl	800e2a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dada:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dadc:	f000 f8ee 	bl	800dcbc <prvIsQueueEmpty>
 800dae0:	4603      	mov	r3, r0
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	f43f af6f 	beq.w	800d9c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dae8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800daea:	4618      	mov	r0, r3
 800daec:	3730      	adds	r7, #48	; 0x30
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd80      	pop	{r7, pc}
 800daf2:	bf00      	nop
 800daf4:	e000ed04 	.word	0xe000ed04

0800daf8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b086      	sub	sp, #24
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	60f8      	str	r0, [r7, #12]
 800db00:	60b9      	str	r1, [r7, #8]
 800db02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800db04:	2300      	movs	r3, #0
 800db06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db12:	2b00      	cmp	r3, #0
 800db14:	d10d      	bne.n	800db32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d14d      	bne.n	800dbba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	689b      	ldr	r3, [r3, #8]
 800db22:	4618      	mov	r0, r3
 800db24:	f000 ffbc 	bl	800eaa0 <xTaskPriorityDisinherit>
 800db28:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	2200      	movs	r2, #0
 800db2e:	609a      	str	r2, [r3, #8]
 800db30:	e043      	b.n	800dbba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d119      	bne.n	800db6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	6858      	ldr	r0, [r3, #4]
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db40:	461a      	mov	r2, r3
 800db42:	68b9      	ldr	r1, [r7, #8]
 800db44:	f004 ffc3 	bl	8012ace <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	685a      	ldr	r2, [r3, #4]
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db50:	441a      	add	r2, r3
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	685a      	ldr	r2, [r3, #4]
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	689b      	ldr	r3, [r3, #8]
 800db5e:	429a      	cmp	r2, r3
 800db60:	d32b      	bcc.n	800dbba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	681a      	ldr	r2, [r3, #0]
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	605a      	str	r2, [r3, #4]
 800db6a:	e026      	b.n	800dbba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	68d8      	ldr	r0, [r3, #12]
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db74:	461a      	mov	r2, r3
 800db76:	68b9      	ldr	r1, [r7, #8]
 800db78:	f004 ffa9 	bl	8012ace <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	68da      	ldr	r2, [r3, #12]
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db84:	425b      	negs	r3, r3
 800db86:	441a      	add	r2, r3
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	68da      	ldr	r2, [r3, #12]
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	429a      	cmp	r2, r3
 800db96:	d207      	bcs.n	800dba8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	689a      	ldr	r2, [r3, #8]
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dba0:	425b      	negs	r3, r3
 800dba2:	441a      	add	r2, r3
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2b02      	cmp	r3, #2
 800dbac:	d105      	bne.n	800dbba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dbae:	693b      	ldr	r3, [r7, #16]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d002      	beq.n	800dbba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dbb4:	693b      	ldr	r3, [r7, #16]
 800dbb6:	3b01      	subs	r3, #1
 800dbb8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dbba:	693b      	ldr	r3, [r7, #16]
 800dbbc:	1c5a      	adds	r2, r3, #1
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800dbc2:	697b      	ldr	r3, [r7, #20]
}
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	3718      	adds	r7, #24
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	bd80      	pop	{r7, pc}

0800dbcc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b082      	sub	sp, #8
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
 800dbd4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d018      	beq.n	800dc10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	68da      	ldr	r2, [r3, #12]
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbe6:	441a      	add	r2, r3
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	68da      	ldr	r2, [r3, #12]
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	689b      	ldr	r3, [r3, #8]
 800dbf4:	429a      	cmp	r2, r3
 800dbf6:	d303      	bcc.n	800dc00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681a      	ldr	r2, [r3, #0]
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	68d9      	ldr	r1, [r3, #12]
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc08:	461a      	mov	r2, r3
 800dc0a:	6838      	ldr	r0, [r7, #0]
 800dc0c:	f004 ff5f 	bl	8012ace <memcpy>
	}
}
 800dc10:	bf00      	nop
 800dc12:	3708      	adds	r7, #8
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}

0800dc18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b084      	sub	sp, #16
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dc20:	f001 fd38 	bl	800f694 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dc2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dc2c:	e011      	b.n	800dc52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d012      	beq.n	800dc5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	3324      	adds	r3, #36	; 0x24
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	f000 fd50 	bl	800e6e0 <xTaskRemoveFromEventList>
 800dc40:	4603      	mov	r3, r0
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d001      	beq.n	800dc4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dc46:	f000 fe27 	bl	800e898 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dc4a:	7bfb      	ldrb	r3, [r7, #15]
 800dc4c:	3b01      	subs	r3, #1
 800dc4e:	b2db      	uxtb	r3, r3
 800dc50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dc52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	dce9      	bgt.n	800dc2e <prvUnlockQueue+0x16>
 800dc5a:	e000      	b.n	800dc5e <prvUnlockQueue+0x46>
					break;
 800dc5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	22ff      	movs	r2, #255	; 0xff
 800dc62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800dc66:	f001 fd45 	bl	800f6f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dc6a:	f001 fd13 	bl	800f694 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dc74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dc76:	e011      	b.n	800dc9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	691b      	ldr	r3, [r3, #16]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d012      	beq.n	800dca6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	3310      	adds	r3, #16
 800dc84:	4618      	mov	r0, r3
 800dc86:	f000 fd2b 	bl	800e6e0 <xTaskRemoveFromEventList>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d001      	beq.n	800dc94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800dc90:	f000 fe02 	bl	800e898 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dc94:	7bbb      	ldrb	r3, [r7, #14]
 800dc96:	3b01      	subs	r3, #1
 800dc98:	b2db      	uxtb	r3, r3
 800dc9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dc9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	dce9      	bgt.n	800dc78 <prvUnlockQueue+0x60>
 800dca4:	e000      	b.n	800dca8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dca6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	22ff      	movs	r2, #255	; 0xff
 800dcac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800dcb0:	f001 fd20 	bl	800f6f4 <vPortExitCritical>
}
 800dcb4:	bf00      	nop
 800dcb6:	3710      	adds	r7, #16
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	bd80      	pop	{r7, pc}

0800dcbc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b084      	sub	sp, #16
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dcc4:	f001 fce6 	bl	800f694 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d102      	bne.n	800dcd6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	60fb      	str	r3, [r7, #12]
 800dcd4:	e001      	b.n	800dcda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dcda:	f001 fd0b 	bl	800f6f4 <vPortExitCritical>

	return xReturn;
 800dcde:	68fb      	ldr	r3, [r7, #12]
}
 800dce0:	4618      	mov	r0, r3
 800dce2:	3710      	adds	r7, #16
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}

0800dce8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b084      	sub	sp, #16
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dcf0:	f001 fcd0 	bl	800f694 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	d102      	bne.n	800dd06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800dd00:	2301      	movs	r3, #1
 800dd02:	60fb      	str	r3, [r7, #12]
 800dd04:	e001      	b.n	800dd0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dd06:	2300      	movs	r3, #0
 800dd08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd0a:	f001 fcf3 	bl	800f6f4 <vPortExitCritical>

	return xReturn;
 800dd0e:	68fb      	ldr	r3, [r7, #12]
}
 800dd10:	4618      	mov	r0, r3
 800dd12:	3710      	adds	r7, #16
 800dd14:	46bd      	mov	sp, r7
 800dd16:	bd80      	pop	{r7, pc}

0800dd18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dd18:	b480      	push	{r7}
 800dd1a:	b085      	sub	sp, #20
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dd22:	2300      	movs	r3, #0
 800dd24:	60fb      	str	r3, [r7, #12]
 800dd26:	e014      	b.n	800dd52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800dd28:	4a0f      	ldr	r2, [pc, #60]	; (800dd68 <vQueueAddToRegistry+0x50>)
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d10b      	bne.n	800dd4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800dd34:	490c      	ldr	r1, [pc, #48]	; (800dd68 <vQueueAddToRegistry+0x50>)
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	683a      	ldr	r2, [r7, #0]
 800dd3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800dd3e:	4a0a      	ldr	r2, [pc, #40]	; (800dd68 <vQueueAddToRegistry+0x50>)
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	00db      	lsls	r3, r3, #3
 800dd44:	4413      	add	r3, r2
 800dd46:	687a      	ldr	r2, [r7, #4]
 800dd48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800dd4a:	e006      	b.n	800dd5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	3301      	adds	r3, #1
 800dd50:	60fb      	str	r3, [r7, #12]
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	2b07      	cmp	r3, #7
 800dd56:	d9e7      	bls.n	800dd28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dd58:	bf00      	nop
 800dd5a:	bf00      	nop
 800dd5c:	3714      	adds	r7, #20
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd64:	4770      	bx	lr
 800dd66:	bf00      	nop
 800dd68:	2000897c 	.word	0x2000897c

0800dd6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b086      	sub	sp, #24
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	60f8      	str	r0, [r7, #12]
 800dd74:	60b9      	str	r1, [r7, #8]
 800dd76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800dd7c:	f001 fc8a 	bl	800f694 <vPortEnterCritical>
 800dd80:	697b      	ldr	r3, [r7, #20]
 800dd82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dd86:	b25b      	sxtb	r3, r3
 800dd88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd8c:	d103      	bne.n	800dd96 <vQueueWaitForMessageRestricted+0x2a>
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	2200      	movs	r2, #0
 800dd92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dd96:	697b      	ldr	r3, [r7, #20]
 800dd98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dd9c:	b25b      	sxtb	r3, r3
 800dd9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dda2:	d103      	bne.n	800ddac <vQueueWaitForMessageRestricted+0x40>
 800dda4:	697b      	ldr	r3, [r7, #20]
 800dda6:	2200      	movs	r2, #0
 800dda8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ddac:	f001 fca2 	bl	800f6f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ddb0:	697b      	ldr	r3, [r7, #20]
 800ddb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d106      	bne.n	800ddc6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	3324      	adds	r3, #36	; 0x24
 800ddbc:	687a      	ldr	r2, [r7, #4]
 800ddbe:	68b9      	ldr	r1, [r7, #8]
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f000 fc61 	bl	800e688 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ddc6:	6978      	ldr	r0, [r7, #20]
 800ddc8:	f7ff ff26 	bl	800dc18 <prvUnlockQueue>
	}
 800ddcc:	bf00      	nop
 800ddce:	3718      	adds	r7, #24
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bd80      	pop	{r7, pc}

0800ddd4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b08e      	sub	sp, #56	; 0x38
 800ddd8:	af04      	add	r7, sp, #16
 800ddda:	60f8      	str	r0, [r7, #12]
 800dddc:	60b9      	str	r1, [r7, #8]
 800ddde:	607a      	str	r2, [r7, #4]
 800dde0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dde2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d10a      	bne.n	800ddfe <xTaskCreateStatic+0x2a>
	__asm volatile
 800dde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddec:	f383 8811 	msr	BASEPRI, r3
 800ddf0:	f3bf 8f6f 	isb	sy
 800ddf4:	f3bf 8f4f 	dsb	sy
 800ddf8:	623b      	str	r3, [r7, #32]
}
 800ddfa:	bf00      	nop
 800ddfc:	e7fe      	b.n	800ddfc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ddfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de00:	2b00      	cmp	r3, #0
 800de02:	d10a      	bne.n	800de1a <xTaskCreateStatic+0x46>
	__asm volatile
 800de04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de08:	f383 8811 	msr	BASEPRI, r3
 800de0c:	f3bf 8f6f 	isb	sy
 800de10:	f3bf 8f4f 	dsb	sy
 800de14:	61fb      	str	r3, [r7, #28]
}
 800de16:	bf00      	nop
 800de18:	e7fe      	b.n	800de18 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800de1a:	23a8      	movs	r3, #168	; 0xa8
 800de1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800de1e:	693b      	ldr	r3, [r7, #16]
 800de20:	2ba8      	cmp	r3, #168	; 0xa8
 800de22:	d00a      	beq.n	800de3a <xTaskCreateStatic+0x66>
	__asm volatile
 800de24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de28:	f383 8811 	msr	BASEPRI, r3
 800de2c:	f3bf 8f6f 	isb	sy
 800de30:	f3bf 8f4f 	dsb	sy
 800de34:	61bb      	str	r3, [r7, #24]
}
 800de36:	bf00      	nop
 800de38:	e7fe      	b.n	800de38 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800de3a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800de3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d01e      	beq.n	800de80 <xTaskCreateStatic+0xac>
 800de42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de44:	2b00      	cmp	r3, #0
 800de46:	d01b      	beq.n	800de80 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800de48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de4a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800de4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800de50:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800de52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de54:	2202      	movs	r2, #2
 800de56:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800de5a:	2300      	movs	r3, #0
 800de5c:	9303      	str	r3, [sp, #12]
 800de5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de60:	9302      	str	r3, [sp, #8]
 800de62:	f107 0314 	add.w	r3, r7, #20
 800de66:	9301      	str	r3, [sp, #4]
 800de68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de6a:	9300      	str	r3, [sp, #0]
 800de6c:	683b      	ldr	r3, [r7, #0]
 800de6e:	687a      	ldr	r2, [r7, #4]
 800de70:	68b9      	ldr	r1, [r7, #8]
 800de72:	68f8      	ldr	r0, [r7, #12]
 800de74:	f000 f850 	bl	800df18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800de78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800de7a:	f000 f8f3 	bl	800e064 <prvAddNewTaskToReadyList>
 800de7e:	e001      	b.n	800de84 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800de80:	2300      	movs	r3, #0
 800de82:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800de84:	697b      	ldr	r3, [r7, #20]
	}
 800de86:	4618      	mov	r0, r3
 800de88:	3728      	adds	r7, #40	; 0x28
 800de8a:	46bd      	mov	sp, r7
 800de8c:	bd80      	pop	{r7, pc}

0800de8e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800de8e:	b580      	push	{r7, lr}
 800de90:	b08c      	sub	sp, #48	; 0x30
 800de92:	af04      	add	r7, sp, #16
 800de94:	60f8      	str	r0, [r7, #12]
 800de96:	60b9      	str	r1, [r7, #8]
 800de98:	603b      	str	r3, [r7, #0]
 800de9a:	4613      	mov	r3, r2
 800de9c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800de9e:	88fb      	ldrh	r3, [r7, #6]
 800dea0:	009b      	lsls	r3, r3, #2
 800dea2:	4618      	mov	r0, r3
 800dea4:	f001 fd18 	bl	800f8d8 <pvPortMalloc>
 800dea8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800deaa:	697b      	ldr	r3, [r7, #20]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d00e      	beq.n	800dece <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800deb0:	20a8      	movs	r0, #168	; 0xa8
 800deb2:	f001 fd11 	bl	800f8d8 <pvPortMalloc>
 800deb6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800deb8:	69fb      	ldr	r3, [r7, #28]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d003      	beq.n	800dec6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800debe:	69fb      	ldr	r3, [r7, #28]
 800dec0:	697a      	ldr	r2, [r7, #20]
 800dec2:	631a      	str	r2, [r3, #48]	; 0x30
 800dec4:	e005      	b.n	800ded2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dec6:	6978      	ldr	r0, [r7, #20]
 800dec8:	f001 fdd2 	bl	800fa70 <vPortFree>
 800decc:	e001      	b.n	800ded2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dece:	2300      	movs	r3, #0
 800ded0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ded2:	69fb      	ldr	r3, [r7, #28]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d017      	beq.n	800df08 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ded8:	69fb      	ldr	r3, [r7, #28]
 800deda:	2200      	movs	r2, #0
 800dedc:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dee0:	88fa      	ldrh	r2, [r7, #6]
 800dee2:	2300      	movs	r3, #0
 800dee4:	9303      	str	r3, [sp, #12]
 800dee6:	69fb      	ldr	r3, [r7, #28]
 800dee8:	9302      	str	r3, [sp, #8]
 800deea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deec:	9301      	str	r3, [sp, #4]
 800deee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800def0:	9300      	str	r3, [sp, #0]
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	68b9      	ldr	r1, [r7, #8]
 800def6:	68f8      	ldr	r0, [r7, #12]
 800def8:	f000 f80e 	bl	800df18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800defc:	69f8      	ldr	r0, [r7, #28]
 800defe:	f000 f8b1 	bl	800e064 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800df02:	2301      	movs	r3, #1
 800df04:	61bb      	str	r3, [r7, #24]
 800df06:	e002      	b.n	800df0e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800df08:	f04f 33ff 	mov.w	r3, #4294967295
 800df0c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800df0e:	69bb      	ldr	r3, [r7, #24]
	}
 800df10:	4618      	mov	r0, r3
 800df12:	3720      	adds	r7, #32
 800df14:	46bd      	mov	sp, r7
 800df16:	bd80      	pop	{r7, pc}

0800df18 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800df18:	b580      	push	{r7, lr}
 800df1a:	b088      	sub	sp, #32
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	60f8      	str	r0, [r7, #12]
 800df20:	60b9      	str	r1, [r7, #8]
 800df22:	607a      	str	r2, [r7, #4]
 800df24:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800df26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df28:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	009b      	lsls	r3, r3, #2
 800df2e:	461a      	mov	r2, r3
 800df30:	21a5      	movs	r1, #165	; 0xa5
 800df32:	f004 fcf7 	bl	8012924 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800df36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800df40:	3b01      	subs	r3, #1
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	4413      	add	r3, r2
 800df46:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800df48:	69bb      	ldr	r3, [r7, #24]
 800df4a:	f023 0307 	bic.w	r3, r3, #7
 800df4e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800df50:	69bb      	ldr	r3, [r7, #24]
 800df52:	f003 0307 	and.w	r3, r3, #7
 800df56:	2b00      	cmp	r3, #0
 800df58:	d00a      	beq.n	800df70 <prvInitialiseNewTask+0x58>
	__asm volatile
 800df5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df5e:	f383 8811 	msr	BASEPRI, r3
 800df62:	f3bf 8f6f 	isb	sy
 800df66:	f3bf 8f4f 	dsb	sy
 800df6a:	617b      	str	r3, [r7, #20]
}
 800df6c:	bf00      	nop
 800df6e:	e7fe      	b.n	800df6e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d01f      	beq.n	800dfb6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800df76:	2300      	movs	r3, #0
 800df78:	61fb      	str	r3, [r7, #28]
 800df7a:	e012      	b.n	800dfa2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800df7c:	68ba      	ldr	r2, [r7, #8]
 800df7e:	69fb      	ldr	r3, [r7, #28]
 800df80:	4413      	add	r3, r2
 800df82:	7819      	ldrb	r1, [r3, #0]
 800df84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df86:	69fb      	ldr	r3, [r7, #28]
 800df88:	4413      	add	r3, r2
 800df8a:	3334      	adds	r3, #52	; 0x34
 800df8c:	460a      	mov	r2, r1
 800df8e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800df90:	68ba      	ldr	r2, [r7, #8]
 800df92:	69fb      	ldr	r3, [r7, #28]
 800df94:	4413      	add	r3, r2
 800df96:	781b      	ldrb	r3, [r3, #0]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d006      	beq.n	800dfaa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800df9c:	69fb      	ldr	r3, [r7, #28]
 800df9e:	3301      	adds	r3, #1
 800dfa0:	61fb      	str	r3, [r7, #28]
 800dfa2:	69fb      	ldr	r3, [r7, #28]
 800dfa4:	2b0f      	cmp	r3, #15
 800dfa6:	d9e9      	bls.n	800df7c <prvInitialiseNewTask+0x64>
 800dfa8:	e000      	b.n	800dfac <prvInitialiseNewTask+0x94>
			{
				break;
 800dfaa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dfac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfae:	2200      	movs	r2, #0
 800dfb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800dfb4:	e003      	b.n	800dfbe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800dfb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfb8:	2200      	movs	r2, #0
 800dfba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dfbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfc0:	2b37      	cmp	r3, #55	; 0x37
 800dfc2:	d901      	bls.n	800dfc8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dfc4:	2337      	movs	r3, #55	; 0x37
 800dfc6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dfc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dfcc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800dfce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dfd2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800dfd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfd6:	2200      	movs	r2, #0
 800dfd8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800dfda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfdc:	3304      	adds	r3, #4
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7ff f978 	bl	800d2d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dfe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfe6:	3318      	adds	r3, #24
 800dfe8:	4618      	mov	r0, r3
 800dfea:	f7ff f973 	bl	800d2d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dfee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dff0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dff2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dff6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dffc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800dffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e002:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e006:	2200      	movs	r2, #0
 800e008:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e00c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e00e:	2200      	movs	r2, #0
 800e010:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e016:	3354      	adds	r3, #84	; 0x54
 800e018:	224c      	movs	r2, #76	; 0x4c
 800e01a:	2100      	movs	r1, #0
 800e01c:	4618      	mov	r0, r3
 800e01e:	f004 fc81 	bl	8012924 <memset>
 800e022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e024:	4a0c      	ldr	r2, [pc, #48]	; (800e058 <prvInitialiseNewTask+0x140>)
 800e026:	659a      	str	r2, [r3, #88]	; 0x58
 800e028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e02a:	4a0c      	ldr	r2, [pc, #48]	; (800e05c <prvInitialiseNewTask+0x144>)
 800e02c:	65da      	str	r2, [r3, #92]	; 0x5c
 800e02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e030:	4a0b      	ldr	r2, [pc, #44]	; (800e060 <prvInitialiseNewTask+0x148>)
 800e032:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e034:	683a      	ldr	r2, [r7, #0]
 800e036:	68f9      	ldr	r1, [r7, #12]
 800e038:	69b8      	ldr	r0, [r7, #24]
 800e03a:	f001 f9fb 	bl	800f434 <pxPortInitialiseStack>
 800e03e:	4602      	mov	r2, r0
 800e040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e042:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e046:	2b00      	cmp	r3, #0
 800e048:	d002      	beq.n	800e050 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e04a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e04c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e04e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e050:	bf00      	nop
 800e052:	3720      	adds	r7, #32
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}
 800e058:	2000cc10 	.word	0x2000cc10
 800e05c:	2000cc78 	.word	0x2000cc78
 800e060:	2000cce0 	.word	0x2000cce0

0800e064 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b082      	sub	sp, #8
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e06c:	f001 fb12 	bl	800f694 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e070:	4b2d      	ldr	r3, [pc, #180]	; (800e128 <prvAddNewTaskToReadyList+0xc4>)
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	3301      	adds	r3, #1
 800e076:	4a2c      	ldr	r2, [pc, #176]	; (800e128 <prvAddNewTaskToReadyList+0xc4>)
 800e078:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e07a:	4b2c      	ldr	r3, [pc, #176]	; (800e12c <prvAddNewTaskToReadyList+0xc8>)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d109      	bne.n	800e096 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e082:	4a2a      	ldr	r2, [pc, #168]	; (800e12c <prvAddNewTaskToReadyList+0xc8>)
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e088:	4b27      	ldr	r3, [pc, #156]	; (800e128 <prvAddNewTaskToReadyList+0xc4>)
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	2b01      	cmp	r3, #1
 800e08e:	d110      	bne.n	800e0b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e090:	f000 fc26 	bl	800e8e0 <prvInitialiseTaskLists>
 800e094:	e00d      	b.n	800e0b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e096:	4b26      	ldr	r3, [pc, #152]	; (800e130 <prvAddNewTaskToReadyList+0xcc>)
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d109      	bne.n	800e0b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e09e:	4b23      	ldr	r3, [pc, #140]	; (800e12c <prvAddNewTaskToReadyList+0xc8>)
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	d802      	bhi.n	800e0b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e0ac:	4a1f      	ldr	r2, [pc, #124]	; (800e12c <prvAddNewTaskToReadyList+0xc8>)
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e0b2:	4b20      	ldr	r3, [pc, #128]	; (800e134 <prvAddNewTaskToReadyList+0xd0>)
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	3301      	adds	r3, #1
 800e0b8:	4a1e      	ldr	r2, [pc, #120]	; (800e134 <prvAddNewTaskToReadyList+0xd0>)
 800e0ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e0bc:	4b1d      	ldr	r3, [pc, #116]	; (800e134 <prvAddNewTaskToReadyList+0xd0>)
 800e0be:	681a      	ldr	r2, [r3, #0]
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0c8:	4b1b      	ldr	r3, [pc, #108]	; (800e138 <prvAddNewTaskToReadyList+0xd4>)
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	429a      	cmp	r2, r3
 800e0ce:	d903      	bls.n	800e0d8 <prvAddNewTaskToReadyList+0x74>
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0d4:	4a18      	ldr	r2, [pc, #96]	; (800e138 <prvAddNewTaskToReadyList+0xd4>)
 800e0d6:	6013      	str	r3, [r2, #0]
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0dc:	4613      	mov	r3, r2
 800e0de:	009b      	lsls	r3, r3, #2
 800e0e0:	4413      	add	r3, r2
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	4a15      	ldr	r2, [pc, #84]	; (800e13c <prvAddNewTaskToReadyList+0xd8>)
 800e0e6:	441a      	add	r2, r3
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	3304      	adds	r3, #4
 800e0ec:	4619      	mov	r1, r3
 800e0ee:	4610      	mov	r0, r2
 800e0f0:	f7ff f8fd 	bl	800d2ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e0f4:	f001 fafe 	bl	800f6f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e0f8:	4b0d      	ldr	r3, [pc, #52]	; (800e130 <prvAddNewTaskToReadyList+0xcc>)
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d00e      	beq.n	800e11e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e100:	4b0a      	ldr	r3, [pc, #40]	; (800e12c <prvAddNewTaskToReadyList+0xc8>)
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e10a:	429a      	cmp	r2, r3
 800e10c:	d207      	bcs.n	800e11e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e10e:	4b0c      	ldr	r3, [pc, #48]	; (800e140 <prvAddNewTaskToReadyList+0xdc>)
 800e110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e114:	601a      	str	r2, [r3, #0]
 800e116:	f3bf 8f4f 	dsb	sy
 800e11a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e11e:	bf00      	nop
 800e120:	3708      	adds	r7, #8
 800e122:	46bd      	mov	sp, r7
 800e124:	bd80      	pop	{r7, pc}
 800e126:	bf00      	nop
 800e128:	20008e90 	.word	0x20008e90
 800e12c:	200089bc 	.word	0x200089bc
 800e130:	20008e9c 	.word	0x20008e9c
 800e134:	20008eac 	.word	0x20008eac
 800e138:	20008e98 	.word	0x20008e98
 800e13c:	200089c0 	.word	0x200089c0
 800e140:	e000ed04 	.word	0xe000ed04

0800e144 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e144:	b580      	push	{r7, lr}
 800e146:	b084      	sub	sp, #16
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e14c:	2300      	movs	r3, #0
 800e14e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	2b00      	cmp	r3, #0
 800e154:	d017      	beq.n	800e186 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e156:	4b13      	ldr	r3, [pc, #76]	; (800e1a4 <vTaskDelay+0x60>)
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d00a      	beq.n	800e174 <vTaskDelay+0x30>
	__asm volatile
 800e15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e162:	f383 8811 	msr	BASEPRI, r3
 800e166:	f3bf 8f6f 	isb	sy
 800e16a:	f3bf 8f4f 	dsb	sy
 800e16e:	60bb      	str	r3, [r7, #8]
}
 800e170:	bf00      	nop
 800e172:	e7fe      	b.n	800e172 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e174:	f000 f88a 	bl	800e28c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e178:	2100      	movs	r1, #0
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	f000 fcfe 	bl	800eb7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e180:	f000 f892 	bl	800e2a8 <xTaskResumeAll>
 800e184:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d107      	bne.n	800e19c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e18c:	4b06      	ldr	r3, [pc, #24]	; (800e1a8 <vTaskDelay+0x64>)
 800e18e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e192:	601a      	str	r2, [r3, #0]
 800e194:	f3bf 8f4f 	dsb	sy
 800e198:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e19c:	bf00      	nop
 800e19e:	3710      	adds	r7, #16
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	bd80      	pop	{r7, pc}
 800e1a4:	20008eb8 	.word	0x20008eb8
 800e1a8:	e000ed04 	.word	0xe000ed04

0800e1ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b08a      	sub	sp, #40	; 0x28
 800e1b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e1ba:	463a      	mov	r2, r7
 800e1bc:	1d39      	adds	r1, r7, #4
 800e1be:	f107 0308 	add.w	r3, r7, #8
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	f7ff f832 	bl	800d22c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e1c8:	6839      	ldr	r1, [r7, #0]
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	68ba      	ldr	r2, [r7, #8]
 800e1ce:	9202      	str	r2, [sp, #8]
 800e1d0:	9301      	str	r3, [sp, #4]
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	9300      	str	r3, [sp, #0]
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	460a      	mov	r2, r1
 800e1da:	4924      	ldr	r1, [pc, #144]	; (800e26c <vTaskStartScheduler+0xc0>)
 800e1dc:	4824      	ldr	r0, [pc, #144]	; (800e270 <vTaskStartScheduler+0xc4>)
 800e1de:	f7ff fdf9 	bl	800ddd4 <xTaskCreateStatic>
 800e1e2:	4603      	mov	r3, r0
 800e1e4:	4a23      	ldr	r2, [pc, #140]	; (800e274 <vTaskStartScheduler+0xc8>)
 800e1e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e1e8:	4b22      	ldr	r3, [pc, #136]	; (800e274 <vTaskStartScheduler+0xc8>)
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d002      	beq.n	800e1f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e1f0:	2301      	movs	r3, #1
 800e1f2:	617b      	str	r3, [r7, #20]
 800e1f4:	e001      	b.n	800e1fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e1fa:	697b      	ldr	r3, [r7, #20]
 800e1fc:	2b01      	cmp	r3, #1
 800e1fe:	d102      	bne.n	800e206 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e200:	f000 fd10 	bl	800ec24 <xTimerCreateTimerTask>
 800e204:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e206:	697b      	ldr	r3, [r7, #20]
 800e208:	2b01      	cmp	r3, #1
 800e20a:	d11b      	bne.n	800e244 <vTaskStartScheduler+0x98>
	__asm volatile
 800e20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e210:	f383 8811 	msr	BASEPRI, r3
 800e214:	f3bf 8f6f 	isb	sy
 800e218:	f3bf 8f4f 	dsb	sy
 800e21c:	613b      	str	r3, [r7, #16]
}
 800e21e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e220:	4b15      	ldr	r3, [pc, #84]	; (800e278 <vTaskStartScheduler+0xcc>)
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	3354      	adds	r3, #84	; 0x54
 800e226:	4a15      	ldr	r2, [pc, #84]	; (800e27c <vTaskStartScheduler+0xd0>)
 800e228:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e22a:	4b15      	ldr	r3, [pc, #84]	; (800e280 <vTaskStartScheduler+0xd4>)
 800e22c:	f04f 32ff 	mov.w	r2, #4294967295
 800e230:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e232:	4b14      	ldr	r3, [pc, #80]	; (800e284 <vTaskStartScheduler+0xd8>)
 800e234:	2201      	movs	r2, #1
 800e236:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e238:	4b13      	ldr	r3, [pc, #76]	; (800e288 <vTaskStartScheduler+0xdc>)
 800e23a:	2200      	movs	r2, #0
 800e23c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e23e:	f001 f987 	bl	800f550 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e242:	e00e      	b.n	800e262 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e244:	697b      	ldr	r3, [r7, #20]
 800e246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e24a:	d10a      	bne.n	800e262 <vTaskStartScheduler+0xb6>
	__asm volatile
 800e24c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e250:	f383 8811 	msr	BASEPRI, r3
 800e254:	f3bf 8f6f 	isb	sy
 800e258:	f3bf 8f4f 	dsb	sy
 800e25c:	60fb      	str	r3, [r7, #12]
}
 800e25e:	bf00      	nop
 800e260:	e7fe      	b.n	800e260 <vTaskStartScheduler+0xb4>
}
 800e262:	bf00      	nop
 800e264:	3718      	adds	r7, #24
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}
 800e26a:	bf00      	nop
 800e26c:	08014f54 	.word	0x08014f54
 800e270:	0800e8b1 	.word	0x0800e8b1
 800e274:	20008eb4 	.word	0x20008eb4
 800e278:	200089bc 	.word	0x200089bc
 800e27c:	20000088 	.word	0x20000088
 800e280:	20008eb0 	.word	0x20008eb0
 800e284:	20008e9c 	.word	0x20008e9c
 800e288:	20008e94 	.word	0x20008e94

0800e28c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e28c:	b480      	push	{r7}
 800e28e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e290:	4b04      	ldr	r3, [pc, #16]	; (800e2a4 <vTaskSuspendAll+0x18>)
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	3301      	adds	r3, #1
 800e296:	4a03      	ldr	r2, [pc, #12]	; (800e2a4 <vTaskSuspendAll+0x18>)
 800e298:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e29a:	bf00      	nop
 800e29c:	46bd      	mov	sp, r7
 800e29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a2:	4770      	bx	lr
 800e2a4:	20008eb8 	.word	0x20008eb8

0800e2a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b084      	sub	sp, #16
 800e2ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e2ae:	2300      	movs	r3, #0
 800e2b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e2b6:	4b42      	ldr	r3, [pc, #264]	; (800e3c0 <xTaskResumeAll+0x118>)
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d10a      	bne.n	800e2d4 <xTaskResumeAll+0x2c>
	__asm volatile
 800e2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2c2:	f383 8811 	msr	BASEPRI, r3
 800e2c6:	f3bf 8f6f 	isb	sy
 800e2ca:	f3bf 8f4f 	dsb	sy
 800e2ce:	603b      	str	r3, [r7, #0]
}
 800e2d0:	bf00      	nop
 800e2d2:	e7fe      	b.n	800e2d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e2d4:	f001 f9de 	bl	800f694 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e2d8:	4b39      	ldr	r3, [pc, #228]	; (800e3c0 <xTaskResumeAll+0x118>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	3b01      	subs	r3, #1
 800e2de:	4a38      	ldr	r2, [pc, #224]	; (800e3c0 <xTaskResumeAll+0x118>)
 800e2e0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e2e2:	4b37      	ldr	r3, [pc, #220]	; (800e3c0 <xTaskResumeAll+0x118>)
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d162      	bne.n	800e3b0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e2ea:	4b36      	ldr	r3, [pc, #216]	; (800e3c4 <xTaskResumeAll+0x11c>)
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d05e      	beq.n	800e3b0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e2f2:	e02f      	b.n	800e354 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2f4:	4b34      	ldr	r3, [pc, #208]	; (800e3c8 <xTaskResumeAll+0x120>)
 800e2f6:	68db      	ldr	r3, [r3, #12]
 800e2f8:	68db      	ldr	r3, [r3, #12]
 800e2fa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	3318      	adds	r3, #24
 800e300:	4618      	mov	r0, r3
 800e302:	f7ff f851 	bl	800d3a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	3304      	adds	r3, #4
 800e30a:	4618      	mov	r0, r3
 800e30c:	f7ff f84c 	bl	800d3a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e314:	4b2d      	ldr	r3, [pc, #180]	; (800e3cc <xTaskResumeAll+0x124>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	429a      	cmp	r2, r3
 800e31a:	d903      	bls.n	800e324 <xTaskResumeAll+0x7c>
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e320:	4a2a      	ldr	r2, [pc, #168]	; (800e3cc <xTaskResumeAll+0x124>)
 800e322:	6013      	str	r3, [r2, #0]
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e328:	4613      	mov	r3, r2
 800e32a:	009b      	lsls	r3, r3, #2
 800e32c:	4413      	add	r3, r2
 800e32e:	009b      	lsls	r3, r3, #2
 800e330:	4a27      	ldr	r2, [pc, #156]	; (800e3d0 <xTaskResumeAll+0x128>)
 800e332:	441a      	add	r2, r3
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	3304      	adds	r3, #4
 800e338:	4619      	mov	r1, r3
 800e33a:	4610      	mov	r0, r2
 800e33c:	f7fe ffd7 	bl	800d2ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e344:	4b23      	ldr	r3, [pc, #140]	; (800e3d4 <xTaskResumeAll+0x12c>)
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e34a:	429a      	cmp	r2, r3
 800e34c:	d302      	bcc.n	800e354 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e34e:	4b22      	ldr	r3, [pc, #136]	; (800e3d8 <xTaskResumeAll+0x130>)
 800e350:	2201      	movs	r2, #1
 800e352:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e354:	4b1c      	ldr	r3, [pc, #112]	; (800e3c8 <xTaskResumeAll+0x120>)
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d1cb      	bne.n	800e2f4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d001      	beq.n	800e366 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e362:	f000 fb5f 	bl	800ea24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e366:	4b1d      	ldr	r3, [pc, #116]	; (800e3dc <xTaskResumeAll+0x134>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d010      	beq.n	800e394 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e372:	f000 f847 	bl	800e404 <xTaskIncrementTick>
 800e376:	4603      	mov	r3, r0
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d002      	beq.n	800e382 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e37c:	4b16      	ldr	r3, [pc, #88]	; (800e3d8 <xTaskResumeAll+0x130>)
 800e37e:	2201      	movs	r2, #1
 800e380:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	3b01      	subs	r3, #1
 800e386:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d1f1      	bne.n	800e372 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e38e:	4b13      	ldr	r3, [pc, #76]	; (800e3dc <xTaskResumeAll+0x134>)
 800e390:	2200      	movs	r2, #0
 800e392:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e394:	4b10      	ldr	r3, [pc, #64]	; (800e3d8 <xTaskResumeAll+0x130>)
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d009      	beq.n	800e3b0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e39c:	2301      	movs	r3, #1
 800e39e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e3a0:	4b0f      	ldr	r3, [pc, #60]	; (800e3e0 <xTaskResumeAll+0x138>)
 800e3a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3a6:	601a      	str	r2, [r3, #0]
 800e3a8:	f3bf 8f4f 	dsb	sy
 800e3ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e3b0:	f001 f9a0 	bl	800f6f4 <vPortExitCritical>

	return xAlreadyYielded;
 800e3b4:	68bb      	ldr	r3, [r7, #8]
}
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	3710      	adds	r7, #16
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
 800e3be:	bf00      	nop
 800e3c0:	20008eb8 	.word	0x20008eb8
 800e3c4:	20008e90 	.word	0x20008e90
 800e3c8:	20008e50 	.word	0x20008e50
 800e3cc:	20008e98 	.word	0x20008e98
 800e3d0:	200089c0 	.word	0x200089c0
 800e3d4:	200089bc 	.word	0x200089bc
 800e3d8:	20008ea4 	.word	0x20008ea4
 800e3dc:	20008ea0 	.word	0x20008ea0
 800e3e0:	e000ed04 	.word	0xe000ed04

0800e3e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e3e4:	b480      	push	{r7}
 800e3e6:	b083      	sub	sp, #12
 800e3e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e3ea:	4b05      	ldr	r3, [pc, #20]	; (800e400 <xTaskGetTickCount+0x1c>)
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e3f0:	687b      	ldr	r3, [r7, #4]
}
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	370c      	adds	r7, #12
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fc:	4770      	bx	lr
 800e3fe:	bf00      	nop
 800e400:	20008e94 	.word	0x20008e94

0800e404 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b086      	sub	sp, #24
 800e408:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e40a:	2300      	movs	r3, #0
 800e40c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e40e:	4b4f      	ldr	r3, [pc, #316]	; (800e54c <xTaskIncrementTick+0x148>)
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	2b00      	cmp	r3, #0
 800e414:	f040 808f 	bne.w	800e536 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e418:	4b4d      	ldr	r3, [pc, #308]	; (800e550 <xTaskIncrementTick+0x14c>)
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	3301      	adds	r3, #1
 800e41e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e420:	4a4b      	ldr	r2, [pc, #300]	; (800e550 <xTaskIncrementTick+0x14c>)
 800e422:	693b      	ldr	r3, [r7, #16]
 800e424:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e426:	693b      	ldr	r3, [r7, #16]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d120      	bne.n	800e46e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e42c:	4b49      	ldr	r3, [pc, #292]	; (800e554 <xTaskIncrementTick+0x150>)
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d00a      	beq.n	800e44c <xTaskIncrementTick+0x48>
	__asm volatile
 800e436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e43a:	f383 8811 	msr	BASEPRI, r3
 800e43e:	f3bf 8f6f 	isb	sy
 800e442:	f3bf 8f4f 	dsb	sy
 800e446:	603b      	str	r3, [r7, #0]
}
 800e448:	bf00      	nop
 800e44a:	e7fe      	b.n	800e44a <xTaskIncrementTick+0x46>
 800e44c:	4b41      	ldr	r3, [pc, #260]	; (800e554 <xTaskIncrementTick+0x150>)
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	60fb      	str	r3, [r7, #12]
 800e452:	4b41      	ldr	r3, [pc, #260]	; (800e558 <xTaskIncrementTick+0x154>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	4a3f      	ldr	r2, [pc, #252]	; (800e554 <xTaskIncrementTick+0x150>)
 800e458:	6013      	str	r3, [r2, #0]
 800e45a:	4a3f      	ldr	r2, [pc, #252]	; (800e558 <xTaskIncrementTick+0x154>)
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	6013      	str	r3, [r2, #0]
 800e460:	4b3e      	ldr	r3, [pc, #248]	; (800e55c <xTaskIncrementTick+0x158>)
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	3301      	adds	r3, #1
 800e466:	4a3d      	ldr	r2, [pc, #244]	; (800e55c <xTaskIncrementTick+0x158>)
 800e468:	6013      	str	r3, [r2, #0]
 800e46a:	f000 fadb 	bl	800ea24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e46e:	4b3c      	ldr	r3, [pc, #240]	; (800e560 <xTaskIncrementTick+0x15c>)
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	693a      	ldr	r2, [r7, #16]
 800e474:	429a      	cmp	r2, r3
 800e476:	d349      	bcc.n	800e50c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e478:	4b36      	ldr	r3, [pc, #216]	; (800e554 <xTaskIncrementTick+0x150>)
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d104      	bne.n	800e48c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e482:	4b37      	ldr	r3, [pc, #220]	; (800e560 <xTaskIncrementTick+0x15c>)
 800e484:	f04f 32ff 	mov.w	r2, #4294967295
 800e488:	601a      	str	r2, [r3, #0]
					break;
 800e48a:	e03f      	b.n	800e50c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e48c:	4b31      	ldr	r3, [pc, #196]	; (800e554 <xTaskIncrementTick+0x150>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	68db      	ldr	r3, [r3, #12]
 800e492:	68db      	ldr	r3, [r3, #12]
 800e494:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	685b      	ldr	r3, [r3, #4]
 800e49a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e49c:	693a      	ldr	r2, [r7, #16]
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	429a      	cmp	r2, r3
 800e4a2:	d203      	bcs.n	800e4ac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e4a4:	4a2e      	ldr	r2, [pc, #184]	; (800e560 <xTaskIncrementTick+0x15c>)
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e4aa:	e02f      	b.n	800e50c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e4ac:	68bb      	ldr	r3, [r7, #8]
 800e4ae:	3304      	adds	r3, #4
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f7fe ff79 	bl	800d3a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e4b6:	68bb      	ldr	r3, [r7, #8]
 800e4b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d004      	beq.n	800e4c8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	3318      	adds	r3, #24
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	f7fe ff70 	bl	800d3a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e4c8:	68bb      	ldr	r3, [r7, #8]
 800e4ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4cc:	4b25      	ldr	r3, [pc, #148]	; (800e564 <xTaskIncrementTick+0x160>)
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	429a      	cmp	r2, r3
 800e4d2:	d903      	bls.n	800e4dc <xTaskIncrementTick+0xd8>
 800e4d4:	68bb      	ldr	r3, [r7, #8]
 800e4d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4d8:	4a22      	ldr	r2, [pc, #136]	; (800e564 <xTaskIncrementTick+0x160>)
 800e4da:	6013      	str	r3, [r2, #0]
 800e4dc:	68bb      	ldr	r3, [r7, #8]
 800e4de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4e0:	4613      	mov	r3, r2
 800e4e2:	009b      	lsls	r3, r3, #2
 800e4e4:	4413      	add	r3, r2
 800e4e6:	009b      	lsls	r3, r3, #2
 800e4e8:	4a1f      	ldr	r2, [pc, #124]	; (800e568 <xTaskIncrementTick+0x164>)
 800e4ea:	441a      	add	r2, r3
 800e4ec:	68bb      	ldr	r3, [r7, #8]
 800e4ee:	3304      	adds	r3, #4
 800e4f0:	4619      	mov	r1, r3
 800e4f2:	4610      	mov	r0, r2
 800e4f4:	f7fe fefb 	bl	800d2ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e4f8:	68bb      	ldr	r3, [r7, #8]
 800e4fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4fc:	4b1b      	ldr	r3, [pc, #108]	; (800e56c <xTaskIncrementTick+0x168>)
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e502:	429a      	cmp	r2, r3
 800e504:	d3b8      	bcc.n	800e478 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e506:	2301      	movs	r3, #1
 800e508:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e50a:	e7b5      	b.n	800e478 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e50c:	4b17      	ldr	r3, [pc, #92]	; (800e56c <xTaskIncrementTick+0x168>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e512:	4915      	ldr	r1, [pc, #84]	; (800e568 <xTaskIncrementTick+0x164>)
 800e514:	4613      	mov	r3, r2
 800e516:	009b      	lsls	r3, r3, #2
 800e518:	4413      	add	r3, r2
 800e51a:	009b      	lsls	r3, r3, #2
 800e51c:	440b      	add	r3, r1
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	2b01      	cmp	r3, #1
 800e522:	d901      	bls.n	800e528 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e524:	2301      	movs	r3, #1
 800e526:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e528:	4b11      	ldr	r3, [pc, #68]	; (800e570 <xTaskIncrementTick+0x16c>)
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d007      	beq.n	800e540 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e530:	2301      	movs	r3, #1
 800e532:	617b      	str	r3, [r7, #20]
 800e534:	e004      	b.n	800e540 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e536:	4b0f      	ldr	r3, [pc, #60]	; (800e574 <xTaskIncrementTick+0x170>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	3301      	adds	r3, #1
 800e53c:	4a0d      	ldr	r2, [pc, #52]	; (800e574 <xTaskIncrementTick+0x170>)
 800e53e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e540:	697b      	ldr	r3, [r7, #20]
}
 800e542:	4618      	mov	r0, r3
 800e544:	3718      	adds	r7, #24
 800e546:	46bd      	mov	sp, r7
 800e548:	bd80      	pop	{r7, pc}
 800e54a:	bf00      	nop
 800e54c:	20008eb8 	.word	0x20008eb8
 800e550:	20008e94 	.word	0x20008e94
 800e554:	20008e48 	.word	0x20008e48
 800e558:	20008e4c 	.word	0x20008e4c
 800e55c:	20008ea8 	.word	0x20008ea8
 800e560:	20008eb0 	.word	0x20008eb0
 800e564:	20008e98 	.word	0x20008e98
 800e568:	200089c0 	.word	0x200089c0
 800e56c:	200089bc 	.word	0x200089bc
 800e570:	20008ea4 	.word	0x20008ea4
 800e574:	20008ea0 	.word	0x20008ea0

0800e578 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e578:	b480      	push	{r7}
 800e57a:	b085      	sub	sp, #20
 800e57c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e57e:	4b2a      	ldr	r3, [pc, #168]	; (800e628 <vTaskSwitchContext+0xb0>)
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d003      	beq.n	800e58e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e586:	4b29      	ldr	r3, [pc, #164]	; (800e62c <vTaskSwitchContext+0xb4>)
 800e588:	2201      	movs	r2, #1
 800e58a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e58c:	e046      	b.n	800e61c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800e58e:	4b27      	ldr	r3, [pc, #156]	; (800e62c <vTaskSwitchContext+0xb4>)
 800e590:	2200      	movs	r2, #0
 800e592:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e594:	4b26      	ldr	r3, [pc, #152]	; (800e630 <vTaskSwitchContext+0xb8>)
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	60fb      	str	r3, [r7, #12]
 800e59a:	e010      	b.n	800e5be <vTaskSwitchContext+0x46>
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d10a      	bne.n	800e5b8 <vTaskSwitchContext+0x40>
	__asm volatile
 800e5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5a6:	f383 8811 	msr	BASEPRI, r3
 800e5aa:	f3bf 8f6f 	isb	sy
 800e5ae:	f3bf 8f4f 	dsb	sy
 800e5b2:	607b      	str	r3, [r7, #4]
}
 800e5b4:	bf00      	nop
 800e5b6:	e7fe      	b.n	800e5b6 <vTaskSwitchContext+0x3e>
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	3b01      	subs	r3, #1
 800e5bc:	60fb      	str	r3, [r7, #12]
 800e5be:	491d      	ldr	r1, [pc, #116]	; (800e634 <vTaskSwitchContext+0xbc>)
 800e5c0:	68fa      	ldr	r2, [r7, #12]
 800e5c2:	4613      	mov	r3, r2
 800e5c4:	009b      	lsls	r3, r3, #2
 800e5c6:	4413      	add	r3, r2
 800e5c8:	009b      	lsls	r3, r3, #2
 800e5ca:	440b      	add	r3, r1
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d0e4      	beq.n	800e59c <vTaskSwitchContext+0x24>
 800e5d2:	68fa      	ldr	r2, [r7, #12]
 800e5d4:	4613      	mov	r3, r2
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	4413      	add	r3, r2
 800e5da:	009b      	lsls	r3, r3, #2
 800e5dc:	4a15      	ldr	r2, [pc, #84]	; (800e634 <vTaskSwitchContext+0xbc>)
 800e5de:	4413      	add	r3, r2
 800e5e0:	60bb      	str	r3, [r7, #8]
 800e5e2:	68bb      	ldr	r3, [r7, #8]
 800e5e4:	685b      	ldr	r3, [r3, #4]
 800e5e6:	685a      	ldr	r2, [r3, #4]
 800e5e8:	68bb      	ldr	r3, [r7, #8]
 800e5ea:	605a      	str	r2, [r3, #4]
 800e5ec:	68bb      	ldr	r3, [r7, #8]
 800e5ee:	685a      	ldr	r2, [r3, #4]
 800e5f0:	68bb      	ldr	r3, [r7, #8]
 800e5f2:	3308      	adds	r3, #8
 800e5f4:	429a      	cmp	r2, r3
 800e5f6:	d104      	bne.n	800e602 <vTaskSwitchContext+0x8a>
 800e5f8:	68bb      	ldr	r3, [r7, #8]
 800e5fa:	685b      	ldr	r3, [r3, #4]
 800e5fc:	685a      	ldr	r2, [r3, #4]
 800e5fe:	68bb      	ldr	r3, [r7, #8]
 800e600:	605a      	str	r2, [r3, #4]
 800e602:	68bb      	ldr	r3, [r7, #8]
 800e604:	685b      	ldr	r3, [r3, #4]
 800e606:	68db      	ldr	r3, [r3, #12]
 800e608:	4a0b      	ldr	r2, [pc, #44]	; (800e638 <vTaskSwitchContext+0xc0>)
 800e60a:	6013      	str	r3, [r2, #0]
 800e60c:	4a08      	ldr	r2, [pc, #32]	; (800e630 <vTaskSwitchContext+0xb8>)
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e612:	4b09      	ldr	r3, [pc, #36]	; (800e638 <vTaskSwitchContext+0xc0>)
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	3354      	adds	r3, #84	; 0x54
 800e618:	4a08      	ldr	r2, [pc, #32]	; (800e63c <vTaskSwitchContext+0xc4>)
 800e61a:	6013      	str	r3, [r2, #0]
}
 800e61c:	bf00      	nop
 800e61e:	3714      	adds	r7, #20
 800e620:	46bd      	mov	sp, r7
 800e622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e626:	4770      	bx	lr
 800e628:	20008eb8 	.word	0x20008eb8
 800e62c:	20008ea4 	.word	0x20008ea4
 800e630:	20008e98 	.word	0x20008e98
 800e634:	200089c0 	.word	0x200089c0
 800e638:	200089bc 	.word	0x200089bc
 800e63c:	20000088 	.word	0x20000088

0800e640 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e640:	b580      	push	{r7, lr}
 800e642:	b084      	sub	sp, #16
 800e644:	af00      	add	r7, sp, #0
 800e646:	6078      	str	r0, [r7, #4]
 800e648:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d10a      	bne.n	800e666 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e650:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e654:	f383 8811 	msr	BASEPRI, r3
 800e658:	f3bf 8f6f 	isb	sy
 800e65c:	f3bf 8f4f 	dsb	sy
 800e660:	60fb      	str	r3, [r7, #12]
}
 800e662:	bf00      	nop
 800e664:	e7fe      	b.n	800e664 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e666:	4b07      	ldr	r3, [pc, #28]	; (800e684 <vTaskPlaceOnEventList+0x44>)
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	3318      	adds	r3, #24
 800e66c:	4619      	mov	r1, r3
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f7fe fe61 	bl	800d336 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e674:	2101      	movs	r1, #1
 800e676:	6838      	ldr	r0, [r7, #0]
 800e678:	f000 fa80 	bl	800eb7c <prvAddCurrentTaskToDelayedList>
}
 800e67c:	bf00      	nop
 800e67e:	3710      	adds	r7, #16
 800e680:	46bd      	mov	sp, r7
 800e682:	bd80      	pop	{r7, pc}
 800e684:	200089bc 	.word	0x200089bc

0800e688 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e688:	b580      	push	{r7, lr}
 800e68a:	b086      	sub	sp, #24
 800e68c:	af00      	add	r7, sp, #0
 800e68e:	60f8      	str	r0, [r7, #12]
 800e690:	60b9      	str	r1, [r7, #8]
 800e692:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d10a      	bne.n	800e6b0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e69e:	f383 8811 	msr	BASEPRI, r3
 800e6a2:	f3bf 8f6f 	isb	sy
 800e6a6:	f3bf 8f4f 	dsb	sy
 800e6aa:	617b      	str	r3, [r7, #20]
}
 800e6ac:	bf00      	nop
 800e6ae:	e7fe      	b.n	800e6ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e6b0:	4b0a      	ldr	r3, [pc, #40]	; (800e6dc <vTaskPlaceOnEventListRestricted+0x54>)
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	3318      	adds	r3, #24
 800e6b6:	4619      	mov	r1, r3
 800e6b8:	68f8      	ldr	r0, [r7, #12]
 800e6ba:	f7fe fe18 	bl	800d2ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d002      	beq.n	800e6ca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e6c4:	f04f 33ff 	mov.w	r3, #4294967295
 800e6c8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e6ca:	6879      	ldr	r1, [r7, #4]
 800e6cc:	68b8      	ldr	r0, [r7, #8]
 800e6ce:	f000 fa55 	bl	800eb7c <prvAddCurrentTaskToDelayedList>
	}
 800e6d2:	bf00      	nop
 800e6d4:	3718      	adds	r7, #24
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	bd80      	pop	{r7, pc}
 800e6da:	bf00      	nop
 800e6dc:	200089bc 	.word	0x200089bc

0800e6e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b086      	sub	sp, #24
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	68db      	ldr	r3, [r3, #12]
 800e6ec:	68db      	ldr	r3, [r3, #12]
 800e6ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e6f0:	693b      	ldr	r3, [r7, #16]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d10a      	bne.n	800e70c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e6f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6fa:	f383 8811 	msr	BASEPRI, r3
 800e6fe:	f3bf 8f6f 	isb	sy
 800e702:	f3bf 8f4f 	dsb	sy
 800e706:	60fb      	str	r3, [r7, #12]
}
 800e708:	bf00      	nop
 800e70a:	e7fe      	b.n	800e70a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e70c:	693b      	ldr	r3, [r7, #16]
 800e70e:	3318      	adds	r3, #24
 800e710:	4618      	mov	r0, r3
 800e712:	f7fe fe49 	bl	800d3a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e716:	4b1e      	ldr	r3, [pc, #120]	; (800e790 <xTaskRemoveFromEventList+0xb0>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d11d      	bne.n	800e75a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e71e:	693b      	ldr	r3, [r7, #16]
 800e720:	3304      	adds	r3, #4
 800e722:	4618      	mov	r0, r3
 800e724:	f7fe fe40 	bl	800d3a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e728:	693b      	ldr	r3, [r7, #16]
 800e72a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e72c:	4b19      	ldr	r3, [pc, #100]	; (800e794 <xTaskRemoveFromEventList+0xb4>)
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	429a      	cmp	r2, r3
 800e732:	d903      	bls.n	800e73c <xTaskRemoveFromEventList+0x5c>
 800e734:	693b      	ldr	r3, [r7, #16]
 800e736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e738:	4a16      	ldr	r2, [pc, #88]	; (800e794 <xTaskRemoveFromEventList+0xb4>)
 800e73a:	6013      	str	r3, [r2, #0]
 800e73c:	693b      	ldr	r3, [r7, #16]
 800e73e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e740:	4613      	mov	r3, r2
 800e742:	009b      	lsls	r3, r3, #2
 800e744:	4413      	add	r3, r2
 800e746:	009b      	lsls	r3, r3, #2
 800e748:	4a13      	ldr	r2, [pc, #76]	; (800e798 <xTaskRemoveFromEventList+0xb8>)
 800e74a:	441a      	add	r2, r3
 800e74c:	693b      	ldr	r3, [r7, #16]
 800e74e:	3304      	adds	r3, #4
 800e750:	4619      	mov	r1, r3
 800e752:	4610      	mov	r0, r2
 800e754:	f7fe fdcb 	bl	800d2ee <vListInsertEnd>
 800e758:	e005      	b.n	800e766 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e75a:	693b      	ldr	r3, [r7, #16]
 800e75c:	3318      	adds	r3, #24
 800e75e:	4619      	mov	r1, r3
 800e760:	480e      	ldr	r0, [pc, #56]	; (800e79c <xTaskRemoveFromEventList+0xbc>)
 800e762:	f7fe fdc4 	bl	800d2ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e766:	693b      	ldr	r3, [r7, #16]
 800e768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e76a:	4b0d      	ldr	r3, [pc, #52]	; (800e7a0 <xTaskRemoveFromEventList+0xc0>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e770:	429a      	cmp	r2, r3
 800e772:	d905      	bls.n	800e780 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e774:	2301      	movs	r3, #1
 800e776:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e778:	4b0a      	ldr	r3, [pc, #40]	; (800e7a4 <xTaskRemoveFromEventList+0xc4>)
 800e77a:	2201      	movs	r2, #1
 800e77c:	601a      	str	r2, [r3, #0]
 800e77e:	e001      	b.n	800e784 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e780:	2300      	movs	r3, #0
 800e782:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e784:	697b      	ldr	r3, [r7, #20]
}
 800e786:	4618      	mov	r0, r3
 800e788:	3718      	adds	r7, #24
 800e78a:	46bd      	mov	sp, r7
 800e78c:	bd80      	pop	{r7, pc}
 800e78e:	bf00      	nop
 800e790:	20008eb8 	.word	0x20008eb8
 800e794:	20008e98 	.word	0x20008e98
 800e798:	200089c0 	.word	0x200089c0
 800e79c:	20008e50 	.word	0x20008e50
 800e7a0:	200089bc 	.word	0x200089bc
 800e7a4:	20008ea4 	.word	0x20008ea4

0800e7a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e7a8:	b480      	push	{r7}
 800e7aa:	b083      	sub	sp, #12
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e7b0:	4b06      	ldr	r3, [pc, #24]	; (800e7cc <vTaskInternalSetTimeOutState+0x24>)
 800e7b2:	681a      	ldr	r2, [r3, #0]
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e7b8:	4b05      	ldr	r3, [pc, #20]	; (800e7d0 <vTaskInternalSetTimeOutState+0x28>)
 800e7ba:	681a      	ldr	r2, [r3, #0]
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	605a      	str	r2, [r3, #4]
}
 800e7c0:	bf00      	nop
 800e7c2:	370c      	adds	r7, #12
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ca:	4770      	bx	lr
 800e7cc:	20008ea8 	.word	0x20008ea8
 800e7d0:	20008e94 	.word	0x20008e94

0800e7d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b088      	sub	sp, #32
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
 800e7dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d10a      	bne.n	800e7fa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7e8:	f383 8811 	msr	BASEPRI, r3
 800e7ec:	f3bf 8f6f 	isb	sy
 800e7f0:	f3bf 8f4f 	dsb	sy
 800e7f4:	613b      	str	r3, [r7, #16]
}
 800e7f6:	bf00      	nop
 800e7f8:	e7fe      	b.n	800e7f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d10a      	bne.n	800e816 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e800:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e804:	f383 8811 	msr	BASEPRI, r3
 800e808:	f3bf 8f6f 	isb	sy
 800e80c:	f3bf 8f4f 	dsb	sy
 800e810:	60fb      	str	r3, [r7, #12]
}
 800e812:	bf00      	nop
 800e814:	e7fe      	b.n	800e814 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e816:	f000 ff3d 	bl	800f694 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e81a:	4b1d      	ldr	r3, [pc, #116]	; (800e890 <xTaskCheckForTimeOut+0xbc>)
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	685b      	ldr	r3, [r3, #4]
 800e824:	69ba      	ldr	r2, [r7, #24]
 800e826:	1ad3      	subs	r3, r2, r3
 800e828:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e82a:	683b      	ldr	r3, [r7, #0]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e832:	d102      	bne.n	800e83a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e834:	2300      	movs	r3, #0
 800e836:	61fb      	str	r3, [r7, #28]
 800e838:	e023      	b.n	800e882 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	681a      	ldr	r2, [r3, #0]
 800e83e:	4b15      	ldr	r3, [pc, #84]	; (800e894 <xTaskCheckForTimeOut+0xc0>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	429a      	cmp	r2, r3
 800e844:	d007      	beq.n	800e856 <xTaskCheckForTimeOut+0x82>
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	685b      	ldr	r3, [r3, #4]
 800e84a:	69ba      	ldr	r2, [r7, #24]
 800e84c:	429a      	cmp	r2, r3
 800e84e:	d302      	bcc.n	800e856 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e850:	2301      	movs	r3, #1
 800e852:	61fb      	str	r3, [r7, #28]
 800e854:	e015      	b.n	800e882 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	697a      	ldr	r2, [r7, #20]
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d20b      	bcs.n	800e878 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	681a      	ldr	r2, [r3, #0]
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	1ad2      	subs	r2, r2, r3
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e86c:	6878      	ldr	r0, [r7, #4]
 800e86e:	f7ff ff9b 	bl	800e7a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e872:	2300      	movs	r3, #0
 800e874:	61fb      	str	r3, [r7, #28]
 800e876:	e004      	b.n	800e882 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	2200      	movs	r2, #0
 800e87c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e87e:	2301      	movs	r3, #1
 800e880:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e882:	f000 ff37 	bl	800f6f4 <vPortExitCritical>

	return xReturn;
 800e886:	69fb      	ldr	r3, [r7, #28]
}
 800e888:	4618      	mov	r0, r3
 800e88a:	3720      	adds	r7, #32
 800e88c:	46bd      	mov	sp, r7
 800e88e:	bd80      	pop	{r7, pc}
 800e890:	20008e94 	.word	0x20008e94
 800e894:	20008ea8 	.word	0x20008ea8

0800e898 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e898:	b480      	push	{r7}
 800e89a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e89c:	4b03      	ldr	r3, [pc, #12]	; (800e8ac <vTaskMissedYield+0x14>)
 800e89e:	2201      	movs	r2, #1
 800e8a0:	601a      	str	r2, [r3, #0]
}
 800e8a2:	bf00      	nop
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8aa:	4770      	bx	lr
 800e8ac:	20008ea4 	.word	0x20008ea4

0800e8b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b082      	sub	sp, #8
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e8b8:	f000 f852 	bl	800e960 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e8bc:	4b06      	ldr	r3, [pc, #24]	; (800e8d8 <prvIdleTask+0x28>)
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	2b01      	cmp	r3, #1
 800e8c2:	d9f9      	bls.n	800e8b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e8c4:	4b05      	ldr	r3, [pc, #20]	; (800e8dc <prvIdleTask+0x2c>)
 800e8c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e8ca:	601a      	str	r2, [r3, #0]
 800e8cc:	f3bf 8f4f 	dsb	sy
 800e8d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e8d4:	e7f0      	b.n	800e8b8 <prvIdleTask+0x8>
 800e8d6:	bf00      	nop
 800e8d8:	200089c0 	.word	0x200089c0
 800e8dc:	e000ed04 	.word	0xe000ed04

0800e8e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b082      	sub	sp, #8
 800e8e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	607b      	str	r3, [r7, #4]
 800e8ea:	e00c      	b.n	800e906 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e8ec:	687a      	ldr	r2, [r7, #4]
 800e8ee:	4613      	mov	r3, r2
 800e8f0:	009b      	lsls	r3, r3, #2
 800e8f2:	4413      	add	r3, r2
 800e8f4:	009b      	lsls	r3, r3, #2
 800e8f6:	4a12      	ldr	r2, [pc, #72]	; (800e940 <prvInitialiseTaskLists+0x60>)
 800e8f8:	4413      	add	r3, r2
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f7fe fcca 	bl	800d294 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	3301      	adds	r3, #1
 800e904:	607b      	str	r3, [r7, #4]
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	2b37      	cmp	r3, #55	; 0x37
 800e90a:	d9ef      	bls.n	800e8ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e90c:	480d      	ldr	r0, [pc, #52]	; (800e944 <prvInitialiseTaskLists+0x64>)
 800e90e:	f7fe fcc1 	bl	800d294 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e912:	480d      	ldr	r0, [pc, #52]	; (800e948 <prvInitialiseTaskLists+0x68>)
 800e914:	f7fe fcbe 	bl	800d294 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e918:	480c      	ldr	r0, [pc, #48]	; (800e94c <prvInitialiseTaskLists+0x6c>)
 800e91a:	f7fe fcbb 	bl	800d294 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e91e:	480c      	ldr	r0, [pc, #48]	; (800e950 <prvInitialiseTaskLists+0x70>)
 800e920:	f7fe fcb8 	bl	800d294 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e924:	480b      	ldr	r0, [pc, #44]	; (800e954 <prvInitialiseTaskLists+0x74>)
 800e926:	f7fe fcb5 	bl	800d294 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e92a:	4b0b      	ldr	r3, [pc, #44]	; (800e958 <prvInitialiseTaskLists+0x78>)
 800e92c:	4a05      	ldr	r2, [pc, #20]	; (800e944 <prvInitialiseTaskLists+0x64>)
 800e92e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e930:	4b0a      	ldr	r3, [pc, #40]	; (800e95c <prvInitialiseTaskLists+0x7c>)
 800e932:	4a05      	ldr	r2, [pc, #20]	; (800e948 <prvInitialiseTaskLists+0x68>)
 800e934:	601a      	str	r2, [r3, #0]
}
 800e936:	bf00      	nop
 800e938:	3708      	adds	r7, #8
 800e93a:	46bd      	mov	sp, r7
 800e93c:	bd80      	pop	{r7, pc}
 800e93e:	bf00      	nop
 800e940:	200089c0 	.word	0x200089c0
 800e944:	20008e20 	.word	0x20008e20
 800e948:	20008e34 	.word	0x20008e34
 800e94c:	20008e50 	.word	0x20008e50
 800e950:	20008e64 	.word	0x20008e64
 800e954:	20008e7c 	.word	0x20008e7c
 800e958:	20008e48 	.word	0x20008e48
 800e95c:	20008e4c 	.word	0x20008e4c

0800e960 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b082      	sub	sp, #8
 800e964:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e966:	e019      	b.n	800e99c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e968:	f000 fe94 	bl	800f694 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e96c:	4b10      	ldr	r3, [pc, #64]	; (800e9b0 <prvCheckTasksWaitingTermination+0x50>)
 800e96e:	68db      	ldr	r3, [r3, #12]
 800e970:	68db      	ldr	r3, [r3, #12]
 800e972:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	3304      	adds	r3, #4
 800e978:	4618      	mov	r0, r3
 800e97a:	f7fe fd15 	bl	800d3a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e97e:	4b0d      	ldr	r3, [pc, #52]	; (800e9b4 <prvCheckTasksWaitingTermination+0x54>)
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	3b01      	subs	r3, #1
 800e984:	4a0b      	ldr	r2, [pc, #44]	; (800e9b4 <prvCheckTasksWaitingTermination+0x54>)
 800e986:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e988:	4b0b      	ldr	r3, [pc, #44]	; (800e9b8 <prvCheckTasksWaitingTermination+0x58>)
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	3b01      	subs	r3, #1
 800e98e:	4a0a      	ldr	r2, [pc, #40]	; (800e9b8 <prvCheckTasksWaitingTermination+0x58>)
 800e990:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e992:	f000 feaf 	bl	800f6f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e996:	6878      	ldr	r0, [r7, #4]
 800e998:	f000 f810 	bl	800e9bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e99c:	4b06      	ldr	r3, [pc, #24]	; (800e9b8 <prvCheckTasksWaitingTermination+0x58>)
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d1e1      	bne.n	800e968 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e9a4:	bf00      	nop
 800e9a6:	bf00      	nop
 800e9a8:	3708      	adds	r7, #8
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	bd80      	pop	{r7, pc}
 800e9ae:	bf00      	nop
 800e9b0:	20008e64 	.word	0x20008e64
 800e9b4:	20008e90 	.word	0x20008e90
 800e9b8:	20008e78 	.word	0x20008e78

0800e9bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	b084      	sub	sp, #16
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	3354      	adds	r3, #84	; 0x54
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	f003 ffc7 	bl	801295c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d108      	bne.n	800e9ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f001 f847 	bl	800fa70 <vPortFree>
				vPortFree( pxTCB );
 800e9e2:	6878      	ldr	r0, [r7, #4]
 800e9e4:	f001 f844 	bl	800fa70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e9e8:	e018      	b.n	800ea1c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800e9f0:	2b01      	cmp	r3, #1
 800e9f2:	d103      	bne.n	800e9fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e9f4:	6878      	ldr	r0, [r7, #4]
 800e9f6:	f001 f83b 	bl	800fa70 <vPortFree>
	}
 800e9fa:	e00f      	b.n	800ea1c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800ea02:	2b02      	cmp	r3, #2
 800ea04:	d00a      	beq.n	800ea1c <prvDeleteTCB+0x60>
	__asm volatile
 800ea06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea0a:	f383 8811 	msr	BASEPRI, r3
 800ea0e:	f3bf 8f6f 	isb	sy
 800ea12:	f3bf 8f4f 	dsb	sy
 800ea16:	60fb      	str	r3, [r7, #12]
}
 800ea18:	bf00      	nop
 800ea1a:	e7fe      	b.n	800ea1a <prvDeleteTCB+0x5e>
	}
 800ea1c:	bf00      	nop
 800ea1e:	3710      	adds	r7, #16
 800ea20:	46bd      	mov	sp, r7
 800ea22:	bd80      	pop	{r7, pc}

0800ea24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ea24:	b480      	push	{r7}
 800ea26:	b083      	sub	sp, #12
 800ea28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ea2a:	4b0c      	ldr	r3, [pc, #48]	; (800ea5c <prvResetNextTaskUnblockTime+0x38>)
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d104      	bne.n	800ea3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ea34:	4b0a      	ldr	r3, [pc, #40]	; (800ea60 <prvResetNextTaskUnblockTime+0x3c>)
 800ea36:	f04f 32ff 	mov.w	r2, #4294967295
 800ea3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ea3c:	e008      	b.n	800ea50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea3e:	4b07      	ldr	r3, [pc, #28]	; (800ea5c <prvResetNextTaskUnblockTime+0x38>)
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	68db      	ldr	r3, [r3, #12]
 800ea44:	68db      	ldr	r3, [r3, #12]
 800ea46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	685b      	ldr	r3, [r3, #4]
 800ea4c:	4a04      	ldr	r2, [pc, #16]	; (800ea60 <prvResetNextTaskUnblockTime+0x3c>)
 800ea4e:	6013      	str	r3, [r2, #0]
}
 800ea50:	bf00      	nop
 800ea52:	370c      	adds	r7, #12
 800ea54:	46bd      	mov	sp, r7
 800ea56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5a:	4770      	bx	lr
 800ea5c:	20008e48 	.word	0x20008e48
 800ea60:	20008eb0 	.word	0x20008eb0

0800ea64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ea64:	b480      	push	{r7}
 800ea66:	b083      	sub	sp, #12
 800ea68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ea6a:	4b0b      	ldr	r3, [pc, #44]	; (800ea98 <xTaskGetSchedulerState+0x34>)
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d102      	bne.n	800ea78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ea72:	2301      	movs	r3, #1
 800ea74:	607b      	str	r3, [r7, #4]
 800ea76:	e008      	b.n	800ea8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ea78:	4b08      	ldr	r3, [pc, #32]	; (800ea9c <xTaskGetSchedulerState+0x38>)
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d102      	bne.n	800ea86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ea80:	2302      	movs	r3, #2
 800ea82:	607b      	str	r3, [r7, #4]
 800ea84:	e001      	b.n	800ea8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ea86:	2300      	movs	r3, #0
 800ea88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ea8a:	687b      	ldr	r3, [r7, #4]
	}
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	370c      	adds	r7, #12
 800ea90:	46bd      	mov	sp, r7
 800ea92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea96:	4770      	bx	lr
 800ea98:	20008e9c 	.word	0x20008e9c
 800ea9c:	20008eb8 	.word	0x20008eb8

0800eaa0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b086      	sub	sp, #24
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800eaac:	2300      	movs	r3, #0
 800eaae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d056      	beq.n	800eb64 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800eab6:	4b2e      	ldr	r3, [pc, #184]	; (800eb70 <xTaskPriorityDisinherit+0xd0>)
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	693a      	ldr	r2, [r7, #16]
 800eabc:	429a      	cmp	r2, r3
 800eabe:	d00a      	beq.n	800ead6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800eac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eac4:	f383 8811 	msr	BASEPRI, r3
 800eac8:	f3bf 8f6f 	isb	sy
 800eacc:	f3bf 8f4f 	dsb	sy
 800ead0:	60fb      	str	r3, [r7, #12]
}
 800ead2:	bf00      	nop
 800ead4:	e7fe      	b.n	800ead4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ead6:	693b      	ldr	r3, [r7, #16]
 800ead8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d10a      	bne.n	800eaf4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800eade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eae2:	f383 8811 	msr	BASEPRI, r3
 800eae6:	f3bf 8f6f 	isb	sy
 800eaea:	f3bf 8f4f 	dsb	sy
 800eaee:	60bb      	str	r3, [r7, #8]
}
 800eaf0:	bf00      	nop
 800eaf2:	e7fe      	b.n	800eaf2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800eaf4:	693b      	ldr	r3, [r7, #16]
 800eaf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eaf8:	1e5a      	subs	r2, r3, #1
 800eafa:	693b      	ldr	r3, [r7, #16]
 800eafc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eafe:	693b      	ldr	r3, [r7, #16]
 800eb00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb02:	693b      	ldr	r3, [r7, #16]
 800eb04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eb06:	429a      	cmp	r2, r3
 800eb08:	d02c      	beq.n	800eb64 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eb0a:	693b      	ldr	r3, [r7, #16]
 800eb0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d128      	bne.n	800eb64 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb12:	693b      	ldr	r3, [r7, #16]
 800eb14:	3304      	adds	r3, #4
 800eb16:	4618      	mov	r0, r3
 800eb18:	f7fe fc46 	bl	800d3a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800eb1c:	693b      	ldr	r3, [r7, #16]
 800eb1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800eb20:	693b      	ldr	r3, [r7, #16]
 800eb22:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb24:	693b      	ldr	r3, [r7, #16]
 800eb26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb28:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800eb2c:	693b      	ldr	r3, [r7, #16]
 800eb2e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800eb30:	693b      	ldr	r3, [r7, #16]
 800eb32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb34:	4b0f      	ldr	r3, [pc, #60]	; (800eb74 <xTaskPriorityDisinherit+0xd4>)
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	429a      	cmp	r2, r3
 800eb3a:	d903      	bls.n	800eb44 <xTaskPriorityDisinherit+0xa4>
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb40:	4a0c      	ldr	r2, [pc, #48]	; (800eb74 <xTaskPriorityDisinherit+0xd4>)
 800eb42:	6013      	str	r3, [r2, #0]
 800eb44:	693b      	ldr	r3, [r7, #16]
 800eb46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb48:	4613      	mov	r3, r2
 800eb4a:	009b      	lsls	r3, r3, #2
 800eb4c:	4413      	add	r3, r2
 800eb4e:	009b      	lsls	r3, r3, #2
 800eb50:	4a09      	ldr	r2, [pc, #36]	; (800eb78 <xTaskPriorityDisinherit+0xd8>)
 800eb52:	441a      	add	r2, r3
 800eb54:	693b      	ldr	r3, [r7, #16]
 800eb56:	3304      	adds	r3, #4
 800eb58:	4619      	mov	r1, r3
 800eb5a:	4610      	mov	r0, r2
 800eb5c:	f7fe fbc7 	bl	800d2ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800eb60:	2301      	movs	r3, #1
 800eb62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eb64:	697b      	ldr	r3, [r7, #20]
	}
 800eb66:	4618      	mov	r0, r3
 800eb68:	3718      	adds	r7, #24
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}
 800eb6e:	bf00      	nop
 800eb70:	200089bc 	.word	0x200089bc
 800eb74:	20008e98 	.word	0x20008e98
 800eb78:	200089c0 	.word	0x200089c0

0800eb7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b084      	sub	sp, #16
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
 800eb84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800eb86:	4b21      	ldr	r3, [pc, #132]	; (800ec0c <prvAddCurrentTaskToDelayedList+0x90>)
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb8c:	4b20      	ldr	r3, [pc, #128]	; (800ec10 <prvAddCurrentTaskToDelayedList+0x94>)
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	3304      	adds	r3, #4
 800eb92:	4618      	mov	r0, r3
 800eb94:	f7fe fc08 	bl	800d3a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb9e:	d10a      	bne.n	800ebb6 <prvAddCurrentTaskToDelayedList+0x3a>
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d007      	beq.n	800ebb6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eba6:	4b1a      	ldr	r3, [pc, #104]	; (800ec10 <prvAddCurrentTaskToDelayedList+0x94>)
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	3304      	adds	r3, #4
 800ebac:	4619      	mov	r1, r3
 800ebae:	4819      	ldr	r0, [pc, #100]	; (800ec14 <prvAddCurrentTaskToDelayedList+0x98>)
 800ebb0:	f7fe fb9d 	bl	800d2ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ebb4:	e026      	b.n	800ec04 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ebb6:	68fa      	ldr	r2, [r7, #12]
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	4413      	add	r3, r2
 800ebbc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ebbe:	4b14      	ldr	r3, [pc, #80]	; (800ec10 <prvAddCurrentTaskToDelayedList+0x94>)
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	68ba      	ldr	r2, [r7, #8]
 800ebc4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ebc6:	68ba      	ldr	r2, [r7, #8]
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	429a      	cmp	r2, r3
 800ebcc:	d209      	bcs.n	800ebe2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ebce:	4b12      	ldr	r3, [pc, #72]	; (800ec18 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ebd0:	681a      	ldr	r2, [r3, #0]
 800ebd2:	4b0f      	ldr	r3, [pc, #60]	; (800ec10 <prvAddCurrentTaskToDelayedList+0x94>)
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	3304      	adds	r3, #4
 800ebd8:	4619      	mov	r1, r3
 800ebda:	4610      	mov	r0, r2
 800ebdc:	f7fe fbab 	bl	800d336 <vListInsert>
}
 800ebe0:	e010      	b.n	800ec04 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ebe2:	4b0e      	ldr	r3, [pc, #56]	; (800ec1c <prvAddCurrentTaskToDelayedList+0xa0>)
 800ebe4:	681a      	ldr	r2, [r3, #0]
 800ebe6:	4b0a      	ldr	r3, [pc, #40]	; (800ec10 <prvAddCurrentTaskToDelayedList+0x94>)
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	3304      	adds	r3, #4
 800ebec:	4619      	mov	r1, r3
 800ebee:	4610      	mov	r0, r2
 800ebf0:	f7fe fba1 	bl	800d336 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ebf4:	4b0a      	ldr	r3, [pc, #40]	; (800ec20 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	68ba      	ldr	r2, [r7, #8]
 800ebfa:	429a      	cmp	r2, r3
 800ebfc:	d202      	bcs.n	800ec04 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ebfe:	4a08      	ldr	r2, [pc, #32]	; (800ec20 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ec00:	68bb      	ldr	r3, [r7, #8]
 800ec02:	6013      	str	r3, [r2, #0]
}
 800ec04:	bf00      	nop
 800ec06:	3710      	adds	r7, #16
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	bd80      	pop	{r7, pc}
 800ec0c:	20008e94 	.word	0x20008e94
 800ec10:	200089bc 	.word	0x200089bc
 800ec14:	20008e7c 	.word	0x20008e7c
 800ec18:	20008e4c 	.word	0x20008e4c
 800ec1c:	20008e48 	.word	0x20008e48
 800ec20:	20008eb0 	.word	0x20008eb0

0800ec24 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b08a      	sub	sp, #40	; 0x28
 800ec28:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ec2e:	f000 fba1 	bl	800f374 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ec32:	4b1c      	ldr	r3, [pc, #112]	; (800eca4 <xTimerCreateTimerTask+0x80>)
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d021      	beq.n	800ec7e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ec42:	1d3a      	adds	r2, r7, #4
 800ec44:	f107 0108 	add.w	r1, r7, #8
 800ec48:	f107 030c 	add.w	r3, r7, #12
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	f7fe fb07 	bl	800d260 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ec52:	6879      	ldr	r1, [r7, #4]
 800ec54:	68bb      	ldr	r3, [r7, #8]
 800ec56:	68fa      	ldr	r2, [r7, #12]
 800ec58:	9202      	str	r2, [sp, #8]
 800ec5a:	9301      	str	r3, [sp, #4]
 800ec5c:	2306      	movs	r3, #6
 800ec5e:	9300      	str	r3, [sp, #0]
 800ec60:	2300      	movs	r3, #0
 800ec62:	460a      	mov	r2, r1
 800ec64:	4910      	ldr	r1, [pc, #64]	; (800eca8 <xTimerCreateTimerTask+0x84>)
 800ec66:	4811      	ldr	r0, [pc, #68]	; (800ecac <xTimerCreateTimerTask+0x88>)
 800ec68:	f7ff f8b4 	bl	800ddd4 <xTaskCreateStatic>
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	4a10      	ldr	r2, [pc, #64]	; (800ecb0 <xTimerCreateTimerTask+0x8c>)
 800ec70:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ec72:	4b0f      	ldr	r3, [pc, #60]	; (800ecb0 <xTimerCreateTimerTask+0x8c>)
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d001      	beq.n	800ec7e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ec7a:	2301      	movs	r3, #1
 800ec7c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ec7e:	697b      	ldr	r3, [r7, #20]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d10a      	bne.n	800ec9a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ec84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec88:	f383 8811 	msr	BASEPRI, r3
 800ec8c:	f3bf 8f6f 	isb	sy
 800ec90:	f3bf 8f4f 	dsb	sy
 800ec94:	613b      	str	r3, [r7, #16]
}
 800ec96:	bf00      	nop
 800ec98:	e7fe      	b.n	800ec98 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ec9a:	697b      	ldr	r3, [r7, #20]
}
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	3718      	adds	r7, #24
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}
 800eca4:	20008eec 	.word	0x20008eec
 800eca8:	08014f5c 	.word	0x08014f5c
 800ecac:	0800ef1d 	.word	0x0800ef1d
 800ecb0:	20008ef0 	.word	0x20008ef0

0800ecb4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b088      	sub	sp, #32
 800ecb8:	af02      	add	r7, sp, #8
 800ecba:	60f8      	str	r0, [r7, #12]
 800ecbc:	60b9      	str	r1, [r7, #8]
 800ecbe:	607a      	str	r2, [r7, #4]
 800ecc0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800ecc2:	202c      	movs	r0, #44	; 0x2c
 800ecc4:	f000 fe08 	bl	800f8d8 <pvPortMalloc>
 800ecc8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800ecca:	697b      	ldr	r3, [r7, #20]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d00d      	beq.n	800ecec <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	9301      	str	r3, [sp, #4]
 800ecdc:	6a3b      	ldr	r3, [r7, #32]
 800ecde:	9300      	str	r3, [sp, #0]
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	687a      	ldr	r2, [r7, #4]
 800ece4:	68b9      	ldr	r1, [r7, #8]
 800ece6:	68f8      	ldr	r0, [r7, #12]
 800ece8:	f000 f843 	bl	800ed72 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ecec:	697b      	ldr	r3, [r7, #20]
	}
 800ecee:	4618      	mov	r0, r3
 800ecf0:	3718      	adds	r7, #24
 800ecf2:	46bd      	mov	sp, r7
 800ecf4:	bd80      	pop	{r7, pc}

0800ecf6 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800ecf6:	b580      	push	{r7, lr}
 800ecf8:	b08a      	sub	sp, #40	; 0x28
 800ecfa:	af02      	add	r7, sp, #8
 800ecfc:	60f8      	str	r0, [r7, #12]
 800ecfe:	60b9      	str	r1, [r7, #8]
 800ed00:	607a      	str	r2, [r7, #4]
 800ed02:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800ed04:	232c      	movs	r3, #44	; 0x2c
 800ed06:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800ed08:	693b      	ldr	r3, [r7, #16]
 800ed0a:	2b2c      	cmp	r3, #44	; 0x2c
 800ed0c:	d00a      	beq.n	800ed24 <xTimerCreateStatic+0x2e>
	__asm volatile
 800ed0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed12:	f383 8811 	msr	BASEPRI, r3
 800ed16:	f3bf 8f6f 	isb	sy
 800ed1a:	f3bf 8f4f 	dsb	sy
 800ed1e:	61bb      	str	r3, [r7, #24]
}
 800ed20:	bf00      	nop
 800ed22:	e7fe      	b.n	800ed22 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ed24:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ed26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d10a      	bne.n	800ed42 <xTimerCreateStatic+0x4c>
	__asm volatile
 800ed2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed30:	f383 8811 	msr	BASEPRI, r3
 800ed34:	f3bf 8f6f 	isb	sy
 800ed38:	f3bf 8f4f 	dsb	sy
 800ed3c:	617b      	str	r3, [r7, #20]
}
 800ed3e:	bf00      	nop
 800ed40:	e7fe      	b.n	800ed40 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800ed42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed44:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ed46:	69fb      	ldr	r3, [r7, #28]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d00d      	beq.n	800ed68 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800ed4c:	69fb      	ldr	r3, [r7, #28]
 800ed4e:	2202      	movs	r2, #2
 800ed50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ed54:	69fb      	ldr	r3, [r7, #28]
 800ed56:	9301      	str	r3, [sp, #4]
 800ed58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed5a:	9300      	str	r3, [sp, #0]
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	687a      	ldr	r2, [r7, #4]
 800ed60:	68b9      	ldr	r1, [r7, #8]
 800ed62:	68f8      	ldr	r0, [r7, #12]
 800ed64:	f000 f805 	bl	800ed72 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ed68:	69fb      	ldr	r3, [r7, #28]
	}
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	3720      	adds	r7, #32
 800ed6e:	46bd      	mov	sp, r7
 800ed70:	bd80      	pop	{r7, pc}

0800ed72 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ed72:	b580      	push	{r7, lr}
 800ed74:	b086      	sub	sp, #24
 800ed76:	af00      	add	r7, sp, #0
 800ed78:	60f8      	str	r0, [r7, #12]
 800ed7a:	60b9      	str	r1, [r7, #8]
 800ed7c:	607a      	str	r2, [r7, #4]
 800ed7e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ed80:	68bb      	ldr	r3, [r7, #8]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d10a      	bne.n	800ed9c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800ed86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed8a:	f383 8811 	msr	BASEPRI, r3
 800ed8e:	f3bf 8f6f 	isb	sy
 800ed92:	f3bf 8f4f 	dsb	sy
 800ed96:	617b      	str	r3, [r7, #20]
}
 800ed98:	bf00      	nop
 800ed9a:	e7fe      	b.n	800ed9a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800ed9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d01e      	beq.n	800ede0 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800eda2:	f000 fae7 	bl	800f374 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800eda6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eda8:	68fa      	ldr	r2, [r7, #12]
 800edaa:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800edac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edae:	68ba      	ldr	r2, [r7, #8]
 800edb0:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800edb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edb4:	683a      	ldr	r2, [r7, #0]
 800edb6:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800edb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edba:	6a3a      	ldr	r2, [r7, #32]
 800edbc:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800edbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edc0:	3304      	adds	r3, #4
 800edc2:	4618      	mov	r0, r3
 800edc4:	f7fe fa86 	bl	800d2d4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d008      	beq.n	800ede0 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800edce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800edd4:	f043 0304 	orr.w	r3, r3, #4
 800edd8:	b2da      	uxtb	r2, r3
 800edda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eddc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800ede0:	bf00      	nop
 800ede2:	3718      	adds	r7, #24
 800ede4:	46bd      	mov	sp, r7
 800ede6:	bd80      	pop	{r7, pc}

0800ede8 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b08a      	sub	sp, #40	; 0x28
 800edec:	af00      	add	r7, sp, #0
 800edee:	60f8      	str	r0, [r7, #12]
 800edf0:	60b9      	str	r1, [r7, #8]
 800edf2:	607a      	str	r2, [r7, #4]
 800edf4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800edf6:	2300      	movs	r3, #0
 800edf8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d10a      	bne.n	800ee16 <xTimerGenericCommand+0x2e>
	__asm volatile
 800ee00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee04:	f383 8811 	msr	BASEPRI, r3
 800ee08:	f3bf 8f6f 	isb	sy
 800ee0c:	f3bf 8f4f 	dsb	sy
 800ee10:	623b      	str	r3, [r7, #32]
}
 800ee12:	bf00      	nop
 800ee14:	e7fe      	b.n	800ee14 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ee16:	4b1a      	ldr	r3, [pc, #104]	; (800ee80 <xTimerGenericCommand+0x98>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d02a      	beq.n	800ee74 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ee1e:	68bb      	ldr	r3, [r7, #8]
 800ee20:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ee2a:	68bb      	ldr	r3, [r7, #8]
 800ee2c:	2b05      	cmp	r3, #5
 800ee2e:	dc18      	bgt.n	800ee62 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ee30:	f7ff fe18 	bl	800ea64 <xTaskGetSchedulerState>
 800ee34:	4603      	mov	r3, r0
 800ee36:	2b02      	cmp	r3, #2
 800ee38:	d109      	bne.n	800ee4e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ee3a:	4b11      	ldr	r3, [pc, #68]	; (800ee80 <xTimerGenericCommand+0x98>)
 800ee3c:	6818      	ldr	r0, [r3, #0]
 800ee3e:	f107 0110 	add.w	r1, r7, #16
 800ee42:	2300      	movs	r3, #0
 800ee44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee46:	f7fe fbdd 	bl	800d604 <xQueueGenericSend>
 800ee4a:	6278      	str	r0, [r7, #36]	; 0x24
 800ee4c:	e012      	b.n	800ee74 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ee4e:	4b0c      	ldr	r3, [pc, #48]	; (800ee80 <xTimerGenericCommand+0x98>)
 800ee50:	6818      	ldr	r0, [r3, #0]
 800ee52:	f107 0110 	add.w	r1, r7, #16
 800ee56:	2300      	movs	r3, #0
 800ee58:	2200      	movs	r2, #0
 800ee5a:	f7fe fbd3 	bl	800d604 <xQueueGenericSend>
 800ee5e:	6278      	str	r0, [r7, #36]	; 0x24
 800ee60:	e008      	b.n	800ee74 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ee62:	4b07      	ldr	r3, [pc, #28]	; (800ee80 <xTimerGenericCommand+0x98>)
 800ee64:	6818      	ldr	r0, [r3, #0]
 800ee66:	f107 0110 	add.w	r1, r7, #16
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	683a      	ldr	r2, [r7, #0]
 800ee6e:	f7fe fcc7 	bl	800d800 <xQueueGenericSendFromISR>
 800ee72:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ee74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ee76:	4618      	mov	r0, r3
 800ee78:	3728      	adds	r7, #40	; 0x28
 800ee7a:	46bd      	mov	sp, r7
 800ee7c:	bd80      	pop	{r7, pc}
 800ee7e:	bf00      	nop
 800ee80:	20008eec 	.word	0x20008eec

0800ee84 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	b088      	sub	sp, #32
 800ee88:	af02      	add	r7, sp, #8
 800ee8a:	6078      	str	r0, [r7, #4]
 800ee8c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee8e:	4b22      	ldr	r3, [pc, #136]	; (800ef18 <prvProcessExpiredTimer+0x94>)
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	68db      	ldr	r3, [r3, #12]
 800ee94:	68db      	ldr	r3, [r3, #12]
 800ee96:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee98:	697b      	ldr	r3, [r7, #20]
 800ee9a:	3304      	adds	r3, #4
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	f7fe fa83 	bl	800d3a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eea8:	f003 0304 	and.w	r3, r3, #4
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d022      	beq.n	800eef6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800eeb0:	697b      	ldr	r3, [r7, #20]
 800eeb2:	699a      	ldr	r2, [r3, #24]
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	18d1      	adds	r1, r2, r3
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	683a      	ldr	r2, [r7, #0]
 800eebc:	6978      	ldr	r0, [r7, #20]
 800eebe:	f000 f8d1 	bl	800f064 <prvInsertTimerInActiveList>
 800eec2:	4603      	mov	r3, r0
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d01f      	beq.n	800ef08 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eec8:	2300      	movs	r3, #0
 800eeca:	9300      	str	r3, [sp, #0]
 800eecc:	2300      	movs	r3, #0
 800eece:	687a      	ldr	r2, [r7, #4]
 800eed0:	2100      	movs	r1, #0
 800eed2:	6978      	ldr	r0, [r7, #20]
 800eed4:	f7ff ff88 	bl	800ede8 <xTimerGenericCommand>
 800eed8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800eeda:	693b      	ldr	r3, [r7, #16]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d113      	bne.n	800ef08 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800eee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eee4:	f383 8811 	msr	BASEPRI, r3
 800eee8:	f3bf 8f6f 	isb	sy
 800eeec:	f3bf 8f4f 	dsb	sy
 800eef0:	60fb      	str	r3, [r7, #12]
}
 800eef2:	bf00      	nop
 800eef4:	e7fe      	b.n	800eef4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eef6:	697b      	ldr	r3, [r7, #20]
 800eef8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eefc:	f023 0301 	bic.w	r3, r3, #1
 800ef00:	b2da      	uxtb	r2, r3
 800ef02:	697b      	ldr	r3, [r7, #20]
 800ef04:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ef08:	697b      	ldr	r3, [r7, #20]
 800ef0a:	6a1b      	ldr	r3, [r3, #32]
 800ef0c:	6978      	ldr	r0, [r7, #20]
 800ef0e:	4798      	blx	r3
}
 800ef10:	bf00      	nop
 800ef12:	3718      	adds	r7, #24
 800ef14:	46bd      	mov	sp, r7
 800ef16:	bd80      	pop	{r7, pc}
 800ef18:	20008ee4 	.word	0x20008ee4

0800ef1c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ef1c:	b580      	push	{r7, lr}
 800ef1e:	b084      	sub	sp, #16
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ef24:	f107 0308 	add.w	r3, r7, #8
 800ef28:	4618      	mov	r0, r3
 800ef2a:	f000 f857 	bl	800efdc <prvGetNextExpireTime>
 800ef2e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	4619      	mov	r1, r3
 800ef34:	68f8      	ldr	r0, [r7, #12]
 800ef36:	f000 f803 	bl	800ef40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ef3a:	f000 f8d5 	bl	800f0e8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ef3e:	e7f1      	b.n	800ef24 <prvTimerTask+0x8>

0800ef40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b084      	sub	sp, #16
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
 800ef48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ef4a:	f7ff f99f 	bl	800e28c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ef4e:	f107 0308 	add.w	r3, r7, #8
 800ef52:	4618      	mov	r0, r3
 800ef54:	f000 f866 	bl	800f024 <prvSampleTimeNow>
 800ef58:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ef5a:	68bb      	ldr	r3, [r7, #8]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d130      	bne.n	800efc2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d10a      	bne.n	800ef7c <prvProcessTimerOrBlockTask+0x3c>
 800ef66:	687a      	ldr	r2, [r7, #4]
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	429a      	cmp	r2, r3
 800ef6c:	d806      	bhi.n	800ef7c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ef6e:	f7ff f99b 	bl	800e2a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ef72:	68f9      	ldr	r1, [r7, #12]
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f7ff ff85 	bl	800ee84 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ef7a:	e024      	b.n	800efc6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d008      	beq.n	800ef94 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ef82:	4b13      	ldr	r3, [pc, #76]	; (800efd0 <prvProcessTimerOrBlockTask+0x90>)
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d101      	bne.n	800ef90 <prvProcessTimerOrBlockTask+0x50>
 800ef8c:	2301      	movs	r3, #1
 800ef8e:	e000      	b.n	800ef92 <prvProcessTimerOrBlockTask+0x52>
 800ef90:	2300      	movs	r3, #0
 800ef92:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ef94:	4b0f      	ldr	r3, [pc, #60]	; (800efd4 <prvProcessTimerOrBlockTask+0x94>)
 800ef96:	6818      	ldr	r0, [r3, #0]
 800ef98:	687a      	ldr	r2, [r7, #4]
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	1ad3      	subs	r3, r2, r3
 800ef9e:	683a      	ldr	r2, [r7, #0]
 800efa0:	4619      	mov	r1, r3
 800efa2:	f7fe fee3 	bl	800dd6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800efa6:	f7ff f97f 	bl	800e2a8 <xTaskResumeAll>
 800efaa:	4603      	mov	r3, r0
 800efac:	2b00      	cmp	r3, #0
 800efae:	d10a      	bne.n	800efc6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800efb0:	4b09      	ldr	r3, [pc, #36]	; (800efd8 <prvProcessTimerOrBlockTask+0x98>)
 800efb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800efb6:	601a      	str	r2, [r3, #0]
 800efb8:	f3bf 8f4f 	dsb	sy
 800efbc:	f3bf 8f6f 	isb	sy
}
 800efc0:	e001      	b.n	800efc6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800efc2:	f7ff f971 	bl	800e2a8 <xTaskResumeAll>
}
 800efc6:	bf00      	nop
 800efc8:	3710      	adds	r7, #16
 800efca:	46bd      	mov	sp, r7
 800efcc:	bd80      	pop	{r7, pc}
 800efce:	bf00      	nop
 800efd0:	20008ee8 	.word	0x20008ee8
 800efd4:	20008eec 	.word	0x20008eec
 800efd8:	e000ed04 	.word	0xe000ed04

0800efdc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800efdc:	b480      	push	{r7}
 800efde:	b085      	sub	sp, #20
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800efe4:	4b0e      	ldr	r3, [pc, #56]	; (800f020 <prvGetNextExpireTime+0x44>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d101      	bne.n	800eff2 <prvGetNextExpireTime+0x16>
 800efee:	2201      	movs	r2, #1
 800eff0:	e000      	b.n	800eff4 <prvGetNextExpireTime+0x18>
 800eff2:	2200      	movs	r2, #0
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d105      	bne.n	800f00c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f000:	4b07      	ldr	r3, [pc, #28]	; (800f020 <prvGetNextExpireTime+0x44>)
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	68db      	ldr	r3, [r3, #12]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	60fb      	str	r3, [r7, #12]
 800f00a:	e001      	b.n	800f010 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f00c:	2300      	movs	r3, #0
 800f00e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f010:	68fb      	ldr	r3, [r7, #12]
}
 800f012:	4618      	mov	r0, r3
 800f014:	3714      	adds	r7, #20
 800f016:	46bd      	mov	sp, r7
 800f018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01c:	4770      	bx	lr
 800f01e:	bf00      	nop
 800f020:	20008ee4 	.word	0x20008ee4

0800f024 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f024:	b580      	push	{r7, lr}
 800f026:	b084      	sub	sp, #16
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f02c:	f7ff f9da 	bl	800e3e4 <xTaskGetTickCount>
 800f030:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f032:	4b0b      	ldr	r3, [pc, #44]	; (800f060 <prvSampleTimeNow+0x3c>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	68fa      	ldr	r2, [r7, #12]
 800f038:	429a      	cmp	r2, r3
 800f03a:	d205      	bcs.n	800f048 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f03c:	f000 f936 	bl	800f2ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	2201      	movs	r2, #1
 800f044:	601a      	str	r2, [r3, #0]
 800f046:	e002      	b.n	800f04e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2200      	movs	r2, #0
 800f04c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f04e:	4a04      	ldr	r2, [pc, #16]	; (800f060 <prvSampleTimeNow+0x3c>)
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f054:	68fb      	ldr	r3, [r7, #12]
}
 800f056:	4618      	mov	r0, r3
 800f058:	3710      	adds	r7, #16
 800f05a:	46bd      	mov	sp, r7
 800f05c:	bd80      	pop	{r7, pc}
 800f05e:	bf00      	nop
 800f060:	20008ef4 	.word	0x20008ef4

0800f064 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f064:	b580      	push	{r7, lr}
 800f066:	b086      	sub	sp, #24
 800f068:	af00      	add	r7, sp, #0
 800f06a:	60f8      	str	r0, [r7, #12]
 800f06c:	60b9      	str	r1, [r7, #8]
 800f06e:	607a      	str	r2, [r7, #4]
 800f070:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f072:	2300      	movs	r3, #0
 800f074:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	68ba      	ldr	r2, [r7, #8]
 800f07a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	68fa      	ldr	r2, [r7, #12]
 800f080:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f082:	68ba      	ldr	r2, [r7, #8]
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	429a      	cmp	r2, r3
 800f088:	d812      	bhi.n	800f0b0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f08a:	687a      	ldr	r2, [r7, #4]
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	1ad2      	subs	r2, r2, r3
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	699b      	ldr	r3, [r3, #24]
 800f094:	429a      	cmp	r2, r3
 800f096:	d302      	bcc.n	800f09e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f098:	2301      	movs	r3, #1
 800f09a:	617b      	str	r3, [r7, #20]
 800f09c:	e01b      	b.n	800f0d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f09e:	4b10      	ldr	r3, [pc, #64]	; (800f0e0 <prvInsertTimerInActiveList+0x7c>)
 800f0a0:	681a      	ldr	r2, [r3, #0]
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	3304      	adds	r3, #4
 800f0a6:	4619      	mov	r1, r3
 800f0a8:	4610      	mov	r0, r2
 800f0aa:	f7fe f944 	bl	800d336 <vListInsert>
 800f0ae:	e012      	b.n	800f0d6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f0b0:	687a      	ldr	r2, [r7, #4]
 800f0b2:	683b      	ldr	r3, [r7, #0]
 800f0b4:	429a      	cmp	r2, r3
 800f0b6:	d206      	bcs.n	800f0c6 <prvInsertTimerInActiveList+0x62>
 800f0b8:	68ba      	ldr	r2, [r7, #8]
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	429a      	cmp	r2, r3
 800f0be:	d302      	bcc.n	800f0c6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f0c0:	2301      	movs	r3, #1
 800f0c2:	617b      	str	r3, [r7, #20]
 800f0c4:	e007      	b.n	800f0d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f0c6:	4b07      	ldr	r3, [pc, #28]	; (800f0e4 <prvInsertTimerInActiveList+0x80>)
 800f0c8:	681a      	ldr	r2, [r3, #0]
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	3304      	adds	r3, #4
 800f0ce:	4619      	mov	r1, r3
 800f0d0:	4610      	mov	r0, r2
 800f0d2:	f7fe f930 	bl	800d336 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f0d6:	697b      	ldr	r3, [r7, #20]
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3718      	adds	r7, #24
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}
 800f0e0:	20008ee8 	.word	0x20008ee8
 800f0e4:	20008ee4 	.word	0x20008ee4

0800f0e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b08e      	sub	sp, #56	; 0x38
 800f0ec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f0ee:	e0ca      	b.n	800f286 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	da18      	bge.n	800f128 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f0f6:	1d3b      	adds	r3, r7, #4
 800f0f8:	3304      	adds	r3, #4
 800f0fa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d10a      	bne.n	800f118 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800f102:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f106:	f383 8811 	msr	BASEPRI, r3
 800f10a:	f3bf 8f6f 	isb	sy
 800f10e:	f3bf 8f4f 	dsb	sy
 800f112:	61fb      	str	r3, [r7, #28]
}
 800f114:	bf00      	nop
 800f116:	e7fe      	b.n	800f116 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f11e:	6850      	ldr	r0, [r2, #4]
 800f120:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f122:	6892      	ldr	r2, [r2, #8]
 800f124:	4611      	mov	r1, r2
 800f126:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	f2c0 80ab 	blt.w	800f286 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f136:	695b      	ldr	r3, [r3, #20]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d004      	beq.n	800f146 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f13e:	3304      	adds	r3, #4
 800f140:	4618      	mov	r0, r3
 800f142:	f7fe f931 	bl	800d3a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f146:	463b      	mov	r3, r7
 800f148:	4618      	mov	r0, r3
 800f14a:	f7ff ff6b 	bl	800f024 <prvSampleTimeNow>
 800f14e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	2b09      	cmp	r3, #9
 800f154:	f200 8096 	bhi.w	800f284 <prvProcessReceivedCommands+0x19c>
 800f158:	a201      	add	r2, pc, #4	; (adr r2, 800f160 <prvProcessReceivedCommands+0x78>)
 800f15a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f15e:	bf00      	nop
 800f160:	0800f189 	.word	0x0800f189
 800f164:	0800f189 	.word	0x0800f189
 800f168:	0800f189 	.word	0x0800f189
 800f16c:	0800f1fd 	.word	0x0800f1fd
 800f170:	0800f211 	.word	0x0800f211
 800f174:	0800f25b 	.word	0x0800f25b
 800f178:	0800f189 	.word	0x0800f189
 800f17c:	0800f189 	.word	0x0800f189
 800f180:	0800f1fd 	.word	0x0800f1fd
 800f184:	0800f211 	.word	0x0800f211
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f18a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f18e:	f043 0301 	orr.w	r3, r3, #1
 800f192:	b2da      	uxtb	r2, r3
 800f194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f196:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f19a:	68ba      	ldr	r2, [r7, #8]
 800f19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f19e:	699b      	ldr	r3, [r3, #24]
 800f1a0:	18d1      	adds	r1, r2, r3
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f1a8:	f7ff ff5c 	bl	800f064 <prvInsertTimerInActiveList>
 800f1ac:	4603      	mov	r3, r0
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d069      	beq.n	800f286 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f1b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1b4:	6a1b      	ldr	r3, [r3, #32]
 800f1b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f1b8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f1ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f1c0:	f003 0304 	and.w	r3, r3, #4
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d05e      	beq.n	800f286 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f1c8:	68ba      	ldr	r2, [r7, #8]
 800f1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1cc:	699b      	ldr	r3, [r3, #24]
 800f1ce:	441a      	add	r2, r3
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	9300      	str	r3, [sp, #0]
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	2100      	movs	r1, #0
 800f1d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f1da:	f7ff fe05 	bl	800ede8 <xTimerGenericCommand>
 800f1de:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f1e0:	6a3b      	ldr	r3, [r7, #32]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d14f      	bne.n	800f286 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800f1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ea:	f383 8811 	msr	BASEPRI, r3
 800f1ee:	f3bf 8f6f 	isb	sy
 800f1f2:	f3bf 8f4f 	dsb	sy
 800f1f6:	61bb      	str	r3, [r7, #24]
}
 800f1f8:	bf00      	nop
 800f1fa:	e7fe      	b.n	800f1fa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f1fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f202:	f023 0301 	bic.w	r3, r3, #1
 800f206:	b2da      	uxtb	r2, r3
 800f208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f20a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800f20e:	e03a      	b.n	800f286 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f212:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f216:	f043 0301 	orr.w	r3, r3, #1
 800f21a:	b2da      	uxtb	r2, r3
 800f21c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f21e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f222:	68ba      	ldr	r2, [r7, #8]
 800f224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f226:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f22a:	699b      	ldr	r3, [r3, #24]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d10a      	bne.n	800f246 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800f230:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f234:	f383 8811 	msr	BASEPRI, r3
 800f238:	f3bf 8f6f 	isb	sy
 800f23c:	f3bf 8f4f 	dsb	sy
 800f240:	617b      	str	r3, [r7, #20]
}
 800f242:	bf00      	nop
 800f244:	e7fe      	b.n	800f244 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f248:	699a      	ldr	r2, [r3, #24]
 800f24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f24c:	18d1      	adds	r1, r2, r3
 800f24e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f252:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f254:	f7ff ff06 	bl	800f064 <prvInsertTimerInActiveList>
					break;
 800f258:	e015      	b.n	800f286 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f25a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f25c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f260:	f003 0302 	and.w	r3, r3, #2
 800f264:	2b00      	cmp	r3, #0
 800f266:	d103      	bne.n	800f270 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800f268:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f26a:	f000 fc01 	bl	800fa70 <vPortFree>
 800f26e:	e00a      	b.n	800f286 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f272:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f276:	f023 0301 	bic.w	r3, r3, #1
 800f27a:	b2da      	uxtb	r2, r3
 800f27c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f27e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f282:	e000      	b.n	800f286 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800f284:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f286:	4b08      	ldr	r3, [pc, #32]	; (800f2a8 <prvProcessReceivedCommands+0x1c0>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	1d39      	adds	r1, r7, #4
 800f28c:	2200      	movs	r2, #0
 800f28e:	4618      	mov	r0, r3
 800f290:	f7fe fb52 	bl	800d938 <xQueueReceive>
 800f294:	4603      	mov	r3, r0
 800f296:	2b00      	cmp	r3, #0
 800f298:	f47f af2a 	bne.w	800f0f0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f29c:	bf00      	nop
 800f29e:	bf00      	nop
 800f2a0:	3730      	adds	r7, #48	; 0x30
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}
 800f2a6:	bf00      	nop
 800f2a8:	20008eec 	.word	0x20008eec

0800f2ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b088      	sub	sp, #32
 800f2b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f2b2:	e048      	b.n	800f346 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f2b4:	4b2d      	ldr	r3, [pc, #180]	; (800f36c <prvSwitchTimerLists+0xc0>)
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	68db      	ldr	r3, [r3, #12]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f2be:	4b2b      	ldr	r3, [pc, #172]	; (800f36c <prvSwitchTimerLists+0xc0>)
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	68db      	ldr	r3, [r3, #12]
 800f2c4:	68db      	ldr	r3, [r3, #12]
 800f2c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	3304      	adds	r3, #4
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f7fe f86b 	bl	800d3a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	6a1b      	ldr	r3, [r3, #32]
 800f2d6:	68f8      	ldr	r0, [r7, #12]
 800f2d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f2e0:	f003 0304 	and.w	r3, r3, #4
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d02e      	beq.n	800f346 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	699b      	ldr	r3, [r3, #24]
 800f2ec:	693a      	ldr	r2, [r7, #16]
 800f2ee:	4413      	add	r3, r2
 800f2f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f2f2:	68ba      	ldr	r2, [r7, #8]
 800f2f4:	693b      	ldr	r3, [r7, #16]
 800f2f6:	429a      	cmp	r2, r3
 800f2f8:	d90e      	bls.n	800f318 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	68ba      	ldr	r2, [r7, #8]
 800f2fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	68fa      	ldr	r2, [r7, #12]
 800f304:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f306:	4b19      	ldr	r3, [pc, #100]	; (800f36c <prvSwitchTimerLists+0xc0>)
 800f308:	681a      	ldr	r2, [r3, #0]
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	3304      	adds	r3, #4
 800f30e:	4619      	mov	r1, r3
 800f310:	4610      	mov	r0, r2
 800f312:	f7fe f810 	bl	800d336 <vListInsert>
 800f316:	e016      	b.n	800f346 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f318:	2300      	movs	r3, #0
 800f31a:	9300      	str	r3, [sp, #0]
 800f31c:	2300      	movs	r3, #0
 800f31e:	693a      	ldr	r2, [r7, #16]
 800f320:	2100      	movs	r1, #0
 800f322:	68f8      	ldr	r0, [r7, #12]
 800f324:	f7ff fd60 	bl	800ede8 <xTimerGenericCommand>
 800f328:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d10a      	bne.n	800f346 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800f330:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f334:	f383 8811 	msr	BASEPRI, r3
 800f338:	f3bf 8f6f 	isb	sy
 800f33c:	f3bf 8f4f 	dsb	sy
 800f340:	603b      	str	r3, [r7, #0]
}
 800f342:	bf00      	nop
 800f344:	e7fe      	b.n	800f344 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f346:	4b09      	ldr	r3, [pc, #36]	; (800f36c <prvSwitchTimerLists+0xc0>)
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d1b1      	bne.n	800f2b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f350:	4b06      	ldr	r3, [pc, #24]	; (800f36c <prvSwitchTimerLists+0xc0>)
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f356:	4b06      	ldr	r3, [pc, #24]	; (800f370 <prvSwitchTimerLists+0xc4>)
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	4a04      	ldr	r2, [pc, #16]	; (800f36c <prvSwitchTimerLists+0xc0>)
 800f35c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f35e:	4a04      	ldr	r2, [pc, #16]	; (800f370 <prvSwitchTimerLists+0xc4>)
 800f360:	697b      	ldr	r3, [r7, #20]
 800f362:	6013      	str	r3, [r2, #0]
}
 800f364:	bf00      	nop
 800f366:	3718      	adds	r7, #24
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}
 800f36c:	20008ee4 	.word	0x20008ee4
 800f370:	20008ee8 	.word	0x20008ee8

0800f374 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f374:	b580      	push	{r7, lr}
 800f376:	b082      	sub	sp, #8
 800f378:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f37a:	f000 f98b 	bl	800f694 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f37e:	4b15      	ldr	r3, [pc, #84]	; (800f3d4 <prvCheckForValidListAndQueue+0x60>)
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d120      	bne.n	800f3c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f386:	4814      	ldr	r0, [pc, #80]	; (800f3d8 <prvCheckForValidListAndQueue+0x64>)
 800f388:	f7fd ff84 	bl	800d294 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f38c:	4813      	ldr	r0, [pc, #76]	; (800f3dc <prvCheckForValidListAndQueue+0x68>)
 800f38e:	f7fd ff81 	bl	800d294 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f392:	4b13      	ldr	r3, [pc, #76]	; (800f3e0 <prvCheckForValidListAndQueue+0x6c>)
 800f394:	4a10      	ldr	r2, [pc, #64]	; (800f3d8 <prvCheckForValidListAndQueue+0x64>)
 800f396:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f398:	4b12      	ldr	r3, [pc, #72]	; (800f3e4 <prvCheckForValidListAndQueue+0x70>)
 800f39a:	4a10      	ldr	r2, [pc, #64]	; (800f3dc <prvCheckForValidListAndQueue+0x68>)
 800f39c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f39e:	2300      	movs	r3, #0
 800f3a0:	9300      	str	r3, [sp, #0]
 800f3a2:	4b11      	ldr	r3, [pc, #68]	; (800f3e8 <prvCheckForValidListAndQueue+0x74>)
 800f3a4:	4a11      	ldr	r2, [pc, #68]	; (800f3ec <prvCheckForValidListAndQueue+0x78>)
 800f3a6:	2110      	movs	r1, #16
 800f3a8:	200a      	movs	r0, #10
 800f3aa:	f7fe f88f 	bl	800d4cc <xQueueGenericCreateStatic>
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	4a08      	ldr	r2, [pc, #32]	; (800f3d4 <prvCheckForValidListAndQueue+0x60>)
 800f3b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f3b4:	4b07      	ldr	r3, [pc, #28]	; (800f3d4 <prvCheckForValidListAndQueue+0x60>)
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d005      	beq.n	800f3c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f3bc:	4b05      	ldr	r3, [pc, #20]	; (800f3d4 <prvCheckForValidListAndQueue+0x60>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	490b      	ldr	r1, [pc, #44]	; (800f3f0 <prvCheckForValidListAndQueue+0x7c>)
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f7fe fca8 	bl	800dd18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f3c8:	f000 f994 	bl	800f6f4 <vPortExitCritical>
}
 800f3cc:	bf00      	nop
 800f3ce:	46bd      	mov	sp, r7
 800f3d0:	bd80      	pop	{r7, pc}
 800f3d2:	bf00      	nop
 800f3d4:	20008eec 	.word	0x20008eec
 800f3d8:	20008ebc 	.word	0x20008ebc
 800f3dc:	20008ed0 	.word	0x20008ed0
 800f3e0:	20008ee4 	.word	0x20008ee4
 800f3e4:	20008ee8 	.word	0x20008ee8
 800f3e8:	20008f98 	.word	0x20008f98
 800f3ec:	20008ef8 	.word	0x20008ef8
 800f3f0:	08014f64 	.word	0x08014f64

0800f3f4 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b086      	sub	sp, #24
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d10a      	bne.n	800f41c <pvTimerGetTimerID+0x28>
	__asm volatile
 800f406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f40a:	f383 8811 	msr	BASEPRI, r3
 800f40e:	f3bf 8f6f 	isb	sy
 800f412:	f3bf 8f4f 	dsb	sy
 800f416:	60fb      	str	r3, [r7, #12]
}
 800f418:	bf00      	nop
 800f41a:	e7fe      	b.n	800f41a <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800f41c:	f000 f93a 	bl	800f694 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800f420:	697b      	ldr	r3, [r7, #20]
 800f422:	69db      	ldr	r3, [r3, #28]
 800f424:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800f426:	f000 f965 	bl	800f6f4 <vPortExitCritical>

	return pvReturn;
 800f42a:	693b      	ldr	r3, [r7, #16]
}
 800f42c:	4618      	mov	r0, r3
 800f42e:	3718      	adds	r7, #24
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}

0800f434 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f434:	b480      	push	{r7}
 800f436:	b085      	sub	sp, #20
 800f438:	af00      	add	r7, sp, #0
 800f43a:	60f8      	str	r0, [r7, #12]
 800f43c:	60b9      	str	r1, [r7, #8]
 800f43e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	3b04      	subs	r3, #4
 800f444:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f44c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	3b04      	subs	r3, #4
 800f452:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f454:	68bb      	ldr	r3, [r7, #8]
 800f456:	f023 0201 	bic.w	r2, r3, #1
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	3b04      	subs	r3, #4
 800f462:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f464:	4a0c      	ldr	r2, [pc, #48]	; (800f498 <pxPortInitialiseStack+0x64>)
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	3b14      	subs	r3, #20
 800f46e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f470:	687a      	ldr	r2, [r7, #4]
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	3b04      	subs	r3, #4
 800f47a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	f06f 0202 	mvn.w	r2, #2
 800f482:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	3b20      	subs	r3, #32
 800f488:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f48a:	68fb      	ldr	r3, [r7, #12]
}
 800f48c:	4618      	mov	r0, r3
 800f48e:	3714      	adds	r7, #20
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr
 800f498:	0800f49d 	.word	0x0800f49d

0800f49c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f49c:	b480      	push	{r7}
 800f49e:	b085      	sub	sp, #20
 800f4a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f4a6:	4b12      	ldr	r3, [pc, #72]	; (800f4f0 <prvTaskExitError+0x54>)
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4ae:	d00a      	beq.n	800f4c6 <prvTaskExitError+0x2a>
	__asm volatile
 800f4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4b4:	f383 8811 	msr	BASEPRI, r3
 800f4b8:	f3bf 8f6f 	isb	sy
 800f4bc:	f3bf 8f4f 	dsb	sy
 800f4c0:	60fb      	str	r3, [r7, #12]
}
 800f4c2:	bf00      	nop
 800f4c4:	e7fe      	b.n	800f4c4 <prvTaskExitError+0x28>
	__asm volatile
 800f4c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4ca:	f383 8811 	msr	BASEPRI, r3
 800f4ce:	f3bf 8f6f 	isb	sy
 800f4d2:	f3bf 8f4f 	dsb	sy
 800f4d6:	60bb      	str	r3, [r7, #8]
}
 800f4d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f4da:	bf00      	nop
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d0fc      	beq.n	800f4dc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f4e2:	bf00      	nop
 800f4e4:	bf00      	nop
 800f4e6:	3714      	adds	r7, #20
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ee:	4770      	bx	lr
 800f4f0:	20000018 	.word	0x20000018
	...

0800f500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f500:	4b07      	ldr	r3, [pc, #28]	; (800f520 <pxCurrentTCBConst2>)
 800f502:	6819      	ldr	r1, [r3, #0]
 800f504:	6808      	ldr	r0, [r1, #0]
 800f506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f50a:	f380 8809 	msr	PSP, r0
 800f50e:	f3bf 8f6f 	isb	sy
 800f512:	f04f 0000 	mov.w	r0, #0
 800f516:	f380 8811 	msr	BASEPRI, r0
 800f51a:	4770      	bx	lr
 800f51c:	f3af 8000 	nop.w

0800f520 <pxCurrentTCBConst2>:
 800f520:	200089bc 	.word	0x200089bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f524:	bf00      	nop
 800f526:	bf00      	nop

0800f528 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f528:	4808      	ldr	r0, [pc, #32]	; (800f54c <prvPortStartFirstTask+0x24>)
 800f52a:	6800      	ldr	r0, [r0, #0]
 800f52c:	6800      	ldr	r0, [r0, #0]
 800f52e:	f380 8808 	msr	MSP, r0
 800f532:	f04f 0000 	mov.w	r0, #0
 800f536:	f380 8814 	msr	CONTROL, r0
 800f53a:	b662      	cpsie	i
 800f53c:	b661      	cpsie	f
 800f53e:	f3bf 8f4f 	dsb	sy
 800f542:	f3bf 8f6f 	isb	sy
 800f546:	df00      	svc	0
 800f548:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f54a:	bf00      	nop
 800f54c:	e000ed08 	.word	0xe000ed08

0800f550 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b086      	sub	sp, #24
 800f554:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f556:	4b46      	ldr	r3, [pc, #280]	; (800f670 <xPortStartScheduler+0x120>)
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	4a46      	ldr	r2, [pc, #280]	; (800f674 <xPortStartScheduler+0x124>)
 800f55c:	4293      	cmp	r3, r2
 800f55e:	d10a      	bne.n	800f576 <xPortStartScheduler+0x26>
	__asm volatile
 800f560:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f564:	f383 8811 	msr	BASEPRI, r3
 800f568:	f3bf 8f6f 	isb	sy
 800f56c:	f3bf 8f4f 	dsb	sy
 800f570:	613b      	str	r3, [r7, #16]
}
 800f572:	bf00      	nop
 800f574:	e7fe      	b.n	800f574 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f576:	4b3e      	ldr	r3, [pc, #248]	; (800f670 <xPortStartScheduler+0x120>)
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	4a3f      	ldr	r2, [pc, #252]	; (800f678 <xPortStartScheduler+0x128>)
 800f57c:	4293      	cmp	r3, r2
 800f57e:	d10a      	bne.n	800f596 <xPortStartScheduler+0x46>
	__asm volatile
 800f580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f584:	f383 8811 	msr	BASEPRI, r3
 800f588:	f3bf 8f6f 	isb	sy
 800f58c:	f3bf 8f4f 	dsb	sy
 800f590:	60fb      	str	r3, [r7, #12]
}
 800f592:	bf00      	nop
 800f594:	e7fe      	b.n	800f594 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f596:	4b39      	ldr	r3, [pc, #228]	; (800f67c <xPortStartScheduler+0x12c>)
 800f598:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f59a:	697b      	ldr	r3, [r7, #20]
 800f59c:	781b      	ldrb	r3, [r3, #0]
 800f59e:	b2db      	uxtb	r3, r3
 800f5a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f5a2:	697b      	ldr	r3, [r7, #20]
 800f5a4:	22ff      	movs	r2, #255	; 0xff
 800f5a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f5a8:	697b      	ldr	r3, [r7, #20]
 800f5aa:	781b      	ldrb	r3, [r3, #0]
 800f5ac:	b2db      	uxtb	r3, r3
 800f5ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f5b0:	78fb      	ldrb	r3, [r7, #3]
 800f5b2:	b2db      	uxtb	r3, r3
 800f5b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f5b8:	b2da      	uxtb	r2, r3
 800f5ba:	4b31      	ldr	r3, [pc, #196]	; (800f680 <xPortStartScheduler+0x130>)
 800f5bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f5be:	4b31      	ldr	r3, [pc, #196]	; (800f684 <xPortStartScheduler+0x134>)
 800f5c0:	2207      	movs	r2, #7
 800f5c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f5c4:	e009      	b.n	800f5da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f5c6:	4b2f      	ldr	r3, [pc, #188]	; (800f684 <xPortStartScheduler+0x134>)
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	3b01      	subs	r3, #1
 800f5cc:	4a2d      	ldr	r2, [pc, #180]	; (800f684 <xPortStartScheduler+0x134>)
 800f5ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f5d0:	78fb      	ldrb	r3, [r7, #3]
 800f5d2:	b2db      	uxtb	r3, r3
 800f5d4:	005b      	lsls	r3, r3, #1
 800f5d6:	b2db      	uxtb	r3, r3
 800f5d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f5da:	78fb      	ldrb	r3, [r7, #3]
 800f5dc:	b2db      	uxtb	r3, r3
 800f5de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5e2:	2b80      	cmp	r3, #128	; 0x80
 800f5e4:	d0ef      	beq.n	800f5c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f5e6:	4b27      	ldr	r3, [pc, #156]	; (800f684 <xPortStartScheduler+0x134>)
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	f1c3 0307 	rsb	r3, r3, #7
 800f5ee:	2b04      	cmp	r3, #4
 800f5f0:	d00a      	beq.n	800f608 <xPortStartScheduler+0xb8>
	__asm volatile
 800f5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5f6:	f383 8811 	msr	BASEPRI, r3
 800f5fa:	f3bf 8f6f 	isb	sy
 800f5fe:	f3bf 8f4f 	dsb	sy
 800f602:	60bb      	str	r3, [r7, #8]
}
 800f604:	bf00      	nop
 800f606:	e7fe      	b.n	800f606 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f608:	4b1e      	ldr	r3, [pc, #120]	; (800f684 <xPortStartScheduler+0x134>)
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	021b      	lsls	r3, r3, #8
 800f60e:	4a1d      	ldr	r2, [pc, #116]	; (800f684 <xPortStartScheduler+0x134>)
 800f610:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f612:	4b1c      	ldr	r3, [pc, #112]	; (800f684 <xPortStartScheduler+0x134>)
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f61a:	4a1a      	ldr	r2, [pc, #104]	; (800f684 <xPortStartScheduler+0x134>)
 800f61c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	b2da      	uxtb	r2, r3
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f626:	4b18      	ldr	r3, [pc, #96]	; (800f688 <xPortStartScheduler+0x138>)
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	4a17      	ldr	r2, [pc, #92]	; (800f688 <xPortStartScheduler+0x138>)
 800f62c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f630:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f632:	4b15      	ldr	r3, [pc, #84]	; (800f688 <xPortStartScheduler+0x138>)
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	4a14      	ldr	r2, [pc, #80]	; (800f688 <xPortStartScheduler+0x138>)
 800f638:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f63c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f63e:	f000 f8dd 	bl	800f7fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f642:	4b12      	ldr	r3, [pc, #72]	; (800f68c <xPortStartScheduler+0x13c>)
 800f644:	2200      	movs	r2, #0
 800f646:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f648:	f000 f8fc 	bl	800f844 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f64c:	4b10      	ldr	r3, [pc, #64]	; (800f690 <xPortStartScheduler+0x140>)
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	4a0f      	ldr	r2, [pc, #60]	; (800f690 <xPortStartScheduler+0x140>)
 800f652:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f656:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f658:	f7ff ff66 	bl	800f528 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f65c:	f7fe ff8c 	bl	800e578 <vTaskSwitchContext>
	prvTaskExitError();
 800f660:	f7ff ff1c 	bl	800f49c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f664:	2300      	movs	r3, #0
}
 800f666:	4618      	mov	r0, r3
 800f668:	3718      	adds	r7, #24
 800f66a:	46bd      	mov	sp, r7
 800f66c:	bd80      	pop	{r7, pc}
 800f66e:	bf00      	nop
 800f670:	e000ed00 	.word	0xe000ed00
 800f674:	410fc271 	.word	0x410fc271
 800f678:	410fc270 	.word	0x410fc270
 800f67c:	e000e400 	.word	0xe000e400
 800f680:	20008fe8 	.word	0x20008fe8
 800f684:	20008fec 	.word	0x20008fec
 800f688:	e000ed20 	.word	0xe000ed20
 800f68c:	20000018 	.word	0x20000018
 800f690:	e000ef34 	.word	0xe000ef34

0800f694 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f694:	b480      	push	{r7}
 800f696:	b083      	sub	sp, #12
 800f698:	af00      	add	r7, sp, #0
	__asm volatile
 800f69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f69e:	f383 8811 	msr	BASEPRI, r3
 800f6a2:	f3bf 8f6f 	isb	sy
 800f6a6:	f3bf 8f4f 	dsb	sy
 800f6aa:	607b      	str	r3, [r7, #4]
}
 800f6ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f6ae:	4b0f      	ldr	r3, [pc, #60]	; (800f6ec <vPortEnterCritical+0x58>)
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	4a0d      	ldr	r2, [pc, #52]	; (800f6ec <vPortEnterCritical+0x58>)
 800f6b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f6b8:	4b0c      	ldr	r3, [pc, #48]	; (800f6ec <vPortEnterCritical+0x58>)
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	2b01      	cmp	r3, #1
 800f6be:	d10f      	bne.n	800f6e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f6c0:	4b0b      	ldr	r3, [pc, #44]	; (800f6f0 <vPortEnterCritical+0x5c>)
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	b2db      	uxtb	r3, r3
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d00a      	beq.n	800f6e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800f6ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6ce:	f383 8811 	msr	BASEPRI, r3
 800f6d2:	f3bf 8f6f 	isb	sy
 800f6d6:	f3bf 8f4f 	dsb	sy
 800f6da:	603b      	str	r3, [r7, #0]
}
 800f6dc:	bf00      	nop
 800f6de:	e7fe      	b.n	800f6de <vPortEnterCritical+0x4a>
	}
}
 800f6e0:	bf00      	nop
 800f6e2:	370c      	adds	r7, #12
 800f6e4:	46bd      	mov	sp, r7
 800f6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ea:	4770      	bx	lr
 800f6ec:	20000018 	.word	0x20000018
 800f6f0:	e000ed04 	.word	0xe000ed04

0800f6f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f6f4:	b480      	push	{r7}
 800f6f6:	b083      	sub	sp, #12
 800f6f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f6fa:	4b12      	ldr	r3, [pc, #72]	; (800f744 <vPortExitCritical+0x50>)
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d10a      	bne.n	800f718 <vPortExitCritical+0x24>
	__asm volatile
 800f702:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f706:	f383 8811 	msr	BASEPRI, r3
 800f70a:	f3bf 8f6f 	isb	sy
 800f70e:	f3bf 8f4f 	dsb	sy
 800f712:	607b      	str	r3, [r7, #4]
}
 800f714:	bf00      	nop
 800f716:	e7fe      	b.n	800f716 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f718:	4b0a      	ldr	r3, [pc, #40]	; (800f744 <vPortExitCritical+0x50>)
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	3b01      	subs	r3, #1
 800f71e:	4a09      	ldr	r2, [pc, #36]	; (800f744 <vPortExitCritical+0x50>)
 800f720:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f722:	4b08      	ldr	r3, [pc, #32]	; (800f744 <vPortExitCritical+0x50>)
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d105      	bne.n	800f736 <vPortExitCritical+0x42>
 800f72a:	2300      	movs	r3, #0
 800f72c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f72e:	683b      	ldr	r3, [r7, #0]
 800f730:	f383 8811 	msr	BASEPRI, r3
}
 800f734:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f736:	bf00      	nop
 800f738:	370c      	adds	r7, #12
 800f73a:	46bd      	mov	sp, r7
 800f73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f740:	4770      	bx	lr
 800f742:	bf00      	nop
 800f744:	20000018 	.word	0x20000018
	...

0800f750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f750:	f3ef 8009 	mrs	r0, PSP
 800f754:	f3bf 8f6f 	isb	sy
 800f758:	4b15      	ldr	r3, [pc, #84]	; (800f7b0 <pxCurrentTCBConst>)
 800f75a:	681a      	ldr	r2, [r3, #0]
 800f75c:	f01e 0f10 	tst.w	lr, #16
 800f760:	bf08      	it	eq
 800f762:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f766:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f76a:	6010      	str	r0, [r2, #0]
 800f76c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f770:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f774:	f380 8811 	msr	BASEPRI, r0
 800f778:	f3bf 8f4f 	dsb	sy
 800f77c:	f3bf 8f6f 	isb	sy
 800f780:	f7fe fefa 	bl	800e578 <vTaskSwitchContext>
 800f784:	f04f 0000 	mov.w	r0, #0
 800f788:	f380 8811 	msr	BASEPRI, r0
 800f78c:	bc09      	pop	{r0, r3}
 800f78e:	6819      	ldr	r1, [r3, #0]
 800f790:	6808      	ldr	r0, [r1, #0]
 800f792:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f796:	f01e 0f10 	tst.w	lr, #16
 800f79a:	bf08      	it	eq
 800f79c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f7a0:	f380 8809 	msr	PSP, r0
 800f7a4:	f3bf 8f6f 	isb	sy
 800f7a8:	4770      	bx	lr
 800f7aa:	bf00      	nop
 800f7ac:	f3af 8000 	nop.w

0800f7b0 <pxCurrentTCBConst>:
 800f7b0:	200089bc 	.word	0x200089bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f7b4:	bf00      	nop
 800f7b6:	bf00      	nop

0800f7b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f7b8:	b580      	push	{r7, lr}
 800f7ba:	b082      	sub	sp, #8
 800f7bc:	af00      	add	r7, sp, #0
	__asm volatile
 800f7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7c2:	f383 8811 	msr	BASEPRI, r3
 800f7c6:	f3bf 8f6f 	isb	sy
 800f7ca:	f3bf 8f4f 	dsb	sy
 800f7ce:	607b      	str	r3, [r7, #4]
}
 800f7d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f7d2:	f7fe fe17 	bl	800e404 <xTaskIncrementTick>
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d003      	beq.n	800f7e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f7dc:	4b06      	ldr	r3, [pc, #24]	; (800f7f8 <xPortSysTickHandler+0x40>)
 800f7de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7e2:	601a      	str	r2, [r3, #0]
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	f383 8811 	msr	BASEPRI, r3
}
 800f7ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f7f0:	bf00      	nop
 800f7f2:	3708      	adds	r7, #8
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	bd80      	pop	{r7, pc}
 800f7f8:	e000ed04 	.word	0xe000ed04

0800f7fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f7fc:	b480      	push	{r7}
 800f7fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f800:	4b0b      	ldr	r3, [pc, #44]	; (800f830 <vPortSetupTimerInterrupt+0x34>)
 800f802:	2200      	movs	r2, #0
 800f804:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f806:	4b0b      	ldr	r3, [pc, #44]	; (800f834 <vPortSetupTimerInterrupt+0x38>)
 800f808:	2200      	movs	r2, #0
 800f80a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f80c:	4b0a      	ldr	r3, [pc, #40]	; (800f838 <vPortSetupTimerInterrupt+0x3c>)
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	4a0a      	ldr	r2, [pc, #40]	; (800f83c <vPortSetupTimerInterrupt+0x40>)
 800f812:	fba2 2303 	umull	r2, r3, r2, r3
 800f816:	099b      	lsrs	r3, r3, #6
 800f818:	4a09      	ldr	r2, [pc, #36]	; (800f840 <vPortSetupTimerInterrupt+0x44>)
 800f81a:	3b01      	subs	r3, #1
 800f81c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f81e:	4b04      	ldr	r3, [pc, #16]	; (800f830 <vPortSetupTimerInterrupt+0x34>)
 800f820:	2207      	movs	r2, #7
 800f822:	601a      	str	r2, [r3, #0]
}
 800f824:	bf00      	nop
 800f826:	46bd      	mov	sp, r7
 800f828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f82c:	4770      	bx	lr
 800f82e:	bf00      	nop
 800f830:	e000e010 	.word	0xe000e010
 800f834:	e000e018 	.word	0xe000e018
 800f838:	2000000c 	.word	0x2000000c
 800f83c:	10624dd3 	.word	0x10624dd3
 800f840:	e000e014 	.word	0xe000e014

0800f844 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f844:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f854 <vPortEnableVFP+0x10>
 800f848:	6801      	ldr	r1, [r0, #0]
 800f84a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f84e:	6001      	str	r1, [r0, #0]
 800f850:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f852:	bf00      	nop
 800f854:	e000ed88 	.word	0xe000ed88

0800f858 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f858:	b480      	push	{r7}
 800f85a:	b085      	sub	sp, #20
 800f85c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f85e:	f3ef 8305 	mrs	r3, IPSR
 800f862:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	2b0f      	cmp	r3, #15
 800f868:	d914      	bls.n	800f894 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f86a:	4a17      	ldr	r2, [pc, #92]	; (800f8c8 <vPortValidateInterruptPriority+0x70>)
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	4413      	add	r3, r2
 800f870:	781b      	ldrb	r3, [r3, #0]
 800f872:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f874:	4b15      	ldr	r3, [pc, #84]	; (800f8cc <vPortValidateInterruptPriority+0x74>)
 800f876:	781b      	ldrb	r3, [r3, #0]
 800f878:	7afa      	ldrb	r2, [r7, #11]
 800f87a:	429a      	cmp	r2, r3
 800f87c:	d20a      	bcs.n	800f894 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f882:	f383 8811 	msr	BASEPRI, r3
 800f886:	f3bf 8f6f 	isb	sy
 800f88a:	f3bf 8f4f 	dsb	sy
 800f88e:	607b      	str	r3, [r7, #4]
}
 800f890:	bf00      	nop
 800f892:	e7fe      	b.n	800f892 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f894:	4b0e      	ldr	r3, [pc, #56]	; (800f8d0 <vPortValidateInterruptPriority+0x78>)
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f89c:	4b0d      	ldr	r3, [pc, #52]	; (800f8d4 <vPortValidateInterruptPriority+0x7c>)
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	429a      	cmp	r2, r3
 800f8a2:	d90a      	bls.n	800f8ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8a8:	f383 8811 	msr	BASEPRI, r3
 800f8ac:	f3bf 8f6f 	isb	sy
 800f8b0:	f3bf 8f4f 	dsb	sy
 800f8b4:	603b      	str	r3, [r7, #0]
}
 800f8b6:	bf00      	nop
 800f8b8:	e7fe      	b.n	800f8b8 <vPortValidateInterruptPriority+0x60>
	}
 800f8ba:	bf00      	nop
 800f8bc:	3714      	adds	r7, #20
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c4:	4770      	bx	lr
 800f8c6:	bf00      	nop
 800f8c8:	e000e3f0 	.word	0xe000e3f0
 800f8cc:	20008fe8 	.word	0x20008fe8
 800f8d0:	e000ed0c 	.word	0xe000ed0c
 800f8d4:	20008fec 	.word	0x20008fec

0800f8d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f8d8:	b580      	push	{r7, lr}
 800f8da:	b08a      	sub	sp, #40	; 0x28
 800f8dc:	af00      	add	r7, sp, #0
 800f8de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f8e0:	2300      	movs	r3, #0
 800f8e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f8e4:	f7fe fcd2 	bl	800e28c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f8e8:	4b5b      	ldr	r3, [pc, #364]	; (800fa58 <pvPortMalloc+0x180>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d101      	bne.n	800f8f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f8f0:	f000 f920 	bl	800fb34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f8f4:	4b59      	ldr	r3, [pc, #356]	; (800fa5c <pvPortMalloc+0x184>)
 800f8f6:	681a      	ldr	r2, [r3, #0]
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	4013      	ands	r3, r2
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	f040 8093 	bne.w	800fa28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d01d      	beq.n	800f944 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f908:	2208      	movs	r2, #8
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	4413      	add	r3, r2
 800f90e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	f003 0307 	and.w	r3, r3, #7
 800f916:	2b00      	cmp	r3, #0
 800f918:	d014      	beq.n	800f944 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	f023 0307 	bic.w	r3, r3, #7
 800f920:	3308      	adds	r3, #8
 800f922:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	f003 0307 	and.w	r3, r3, #7
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d00a      	beq.n	800f944 <pvPortMalloc+0x6c>
	__asm volatile
 800f92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f932:	f383 8811 	msr	BASEPRI, r3
 800f936:	f3bf 8f6f 	isb	sy
 800f93a:	f3bf 8f4f 	dsb	sy
 800f93e:	617b      	str	r3, [r7, #20]
}
 800f940:	bf00      	nop
 800f942:	e7fe      	b.n	800f942 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d06e      	beq.n	800fa28 <pvPortMalloc+0x150>
 800f94a:	4b45      	ldr	r3, [pc, #276]	; (800fa60 <pvPortMalloc+0x188>)
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	687a      	ldr	r2, [r7, #4]
 800f950:	429a      	cmp	r2, r3
 800f952:	d869      	bhi.n	800fa28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f954:	4b43      	ldr	r3, [pc, #268]	; (800fa64 <pvPortMalloc+0x18c>)
 800f956:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f958:	4b42      	ldr	r3, [pc, #264]	; (800fa64 <pvPortMalloc+0x18c>)
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f95e:	e004      	b.n	800f96a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f962:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f96c:	685b      	ldr	r3, [r3, #4]
 800f96e:	687a      	ldr	r2, [r7, #4]
 800f970:	429a      	cmp	r2, r3
 800f972:	d903      	bls.n	800f97c <pvPortMalloc+0xa4>
 800f974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d1f1      	bne.n	800f960 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f97c:	4b36      	ldr	r3, [pc, #216]	; (800fa58 <pvPortMalloc+0x180>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f982:	429a      	cmp	r2, r3
 800f984:	d050      	beq.n	800fa28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f986:	6a3b      	ldr	r3, [r7, #32]
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	2208      	movs	r2, #8
 800f98c:	4413      	add	r3, r2
 800f98e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f992:	681a      	ldr	r2, [r3, #0]
 800f994:	6a3b      	ldr	r3, [r7, #32]
 800f996:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f99a:	685a      	ldr	r2, [r3, #4]
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	1ad2      	subs	r2, r2, r3
 800f9a0:	2308      	movs	r3, #8
 800f9a2:	005b      	lsls	r3, r3, #1
 800f9a4:	429a      	cmp	r2, r3
 800f9a6:	d91f      	bls.n	800f9e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f9a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	4413      	add	r3, r2
 800f9ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f9b0:	69bb      	ldr	r3, [r7, #24]
 800f9b2:	f003 0307 	and.w	r3, r3, #7
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d00a      	beq.n	800f9d0 <pvPortMalloc+0xf8>
	__asm volatile
 800f9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9be:	f383 8811 	msr	BASEPRI, r3
 800f9c2:	f3bf 8f6f 	isb	sy
 800f9c6:	f3bf 8f4f 	dsb	sy
 800f9ca:	613b      	str	r3, [r7, #16]
}
 800f9cc:	bf00      	nop
 800f9ce:	e7fe      	b.n	800f9ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9d2:	685a      	ldr	r2, [r3, #4]
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	1ad2      	subs	r2, r2, r3
 800f9d8:	69bb      	ldr	r3, [r7, #24]
 800f9da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9de:	687a      	ldr	r2, [r7, #4]
 800f9e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f9e2:	69b8      	ldr	r0, [r7, #24]
 800f9e4:	f000 f908 	bl	800fbf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f9e8:	4b1d      	ldr	r3, [pc, #116]	; (800fa60 <pvPortMalloc+0x188>)
 800f9ea:	681a      	ldr	r2, [r3, #0]
 800f9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9ee:	685b      	ldr	r3, [r3, #4]
 800f9f0:	1ad3      	subs	r3, r2, r3
 800f9f2:	4a1b      	ldr	r2, [pc, #108]	; (800fa60 <pvPortMalloc+0x188>)
 800f9f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f9f6:	4b1a      	ldr	r3, [pc, #104]	; (800fa60 <pvPortMalloc+0x188>)
 800f9f8:	681a      	ldr	r2, [r3, #0]
 800f9fa:	4b1b      	ldr	r3, [pc, #108]	; (800fa68 <pvPortMalloc+0x190>)
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	429a      	cmp	r2, r3
 800fa00:	d203      	bcs.n	800fa0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fa02:	4b17      	ldr	r3, [pc, #92]	; (800fa60 <pvPortMalloc+0x188>)
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	4a18      	ldr	r2, [pc, #96]	; (800fa68 <pvPortMalloc+0x190>)
 800fa08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fa0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa0c:	685a      	ldr	r2, [r3, #4]
 800fa0e:	4b13      	ldr	r3, [pc, #76]	; (800fa5c <pvPortMalloc+0x184>)
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	431a      	orrs	r2, r3
 800fa14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fa18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fa1e:	4b13      	ldr	r3, [pc, #76]	; (800fa6c <pvPortMalloc+0x194>)
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	3301      	adds	r3, #1
 800fa24:	4a11      	ldr	r2, [pc, #68]	; (800fa6c <pvPortMalloc+0x194>)
 800fa26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fa28:	f7fe fc3e 	bl	800e2a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fa2c:	69fb      	ldr	r3, [r7, #28]
 800fa2e:	f003 0307 	and.w	r3, r3, #7
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d00a      	beq.n	800fa4c <pvPortMalloc+0x174>
	__asm volatile
 800fa36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa3a:	f383 8811 	msr	BASEPRI, r3
 800fa3e:	f3bf 8f6f 	isb	sy
 800fa42:	f3bf 8f4f 	dsb	sy
 800fa46:	60fb      	str	r3, [r7, #12]
}
 800fa48:	bf00      	nop
 800fa4a:	e7fe      	b.n	800fa4a <pvPortMalloc+0x172>
	return pvReturn;
 800fa4c:	69fb      	ldr	r3, [r7, #28]
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	3728      	adds	r7, #40	; 0x28
 800fa52:	46bd      	mov	sp, r7
 800fa54:	bd80      	pop	{r7, pc}
 800fa56:	bf00      	nop
 800fa58:	2000cbf8 	.word	0x2000cbf8
 800fa5c:	2000cc0c 	.word	0x2000cc0c
 800fa60:	2000cbfc 	.word	0x2000cbfc
 800fa64:	2000cbf0 	.word	0x2000cbf0
 800fa68:	2000cc00 	.word	0x2000cc00
 800fa6c:	2000cc04 	.word	0x2000cc04

0800fa70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b086      	sub	sp, #24
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d04d      	beq.n	800fb1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fa82:	2308      	movs	r3, #8
 800fa84:	425b      	negs	r3, r3
 800fa86:	697a      	ldr	r2, [r7, #20]
 800fa88:	4413      	add	r3, r2
 800fa8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fa8c:	697b      	ldr	r3, [r7, #20]
 800fa8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fa90:	693b      	ldr	r3, [r7, #16]
 800fa92:	685a      	ldr	r2, [r3, #4]
 800fa94:	4b24      	ldr	r3, [pc, #144]	; (800fb28 <vPortFree+0xb8>)
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	4013      	ands	r3, r2
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d10a      	bne.n	800fab4 <vPortFree+0x44>
	__asm volatile
 800fa9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faa2:	f383 8811 	msr	BASEPRI, r3
 800faa6:	f3bf 8f6f 	isb	sy
 800faaa:	f3bf 8f4f 	dsb	sy
 800faae:	60fb      	str	r3, [r7, #12]
}
 800fab0:	bf00      	nop
 800fab2:	e7fe      	b.n	800fab2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fab4:	693b      	ldr	r3, [r7, #16]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d00a      	beq.n	800fad2 <vPortFree+0x62>
	__asm volatile
 800fabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fac0:	f383 8811 	msr	BASEPRI, r3
 800fac4:	f3bf 8f6f 	isb	sy
 800fac8:	f3bf 8f4f 	dsb	sy
 800facc:	60bb      	str	r3, [r7, #8]
}
 800face:	bf00      	nop
 800fad0:	e7fe      	b.n	800fad0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fad2:	693b      	ldr	r3, [r7, #16]
 800fad4:	685a      	ldr	r2, [r3, #4]
 800fad6:	4b14      	ldr	r3, [pc, #80]	; (800fb28 <vPortFree+0xb8>)
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	4013      	ands	r3, r2
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d01e      	beq.n	800fb1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fae0:	693b      	ldr	r3, [r7, #16]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d11a      	bne.n	800fb1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fae8:	693b      	ldr	r3, [r7, #16]
 800faea:	685a      	ldr	r2, [r3, #4]
 800faec:	4b0e      	ldr	r3, [pc, #56]	; (800fb28 <vPortFree+0xb8>)
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	43db      	mvns	r3, r3
 800faf2:	401a      	ands	r2, r3
 800faf4:	693b      	ldr	r3, [r7, #16]
 800faf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800faf8:	f7fe fbc8 	bl	800e28c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fafc:	693b      	ldr	r3, [r7, #16]
 800fafe:	685a      	ldr	r2, [r3, #4]
 800fb00:	4b0a      	ldr	r3, [pc, #40]	; (800fb2c <vPortFree+0xbc>)
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	4413      	add	r3, r2
 800fb06:	4a09      	ldr	r2, [pc, #36]	; (800fb2c <vPortFree+0xbc>)
 800fb08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fb0a:	6938      	ldr	r0, [r7, #16]
 800fb0c:	f000 f874 	bl	800fbf8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fb10:	4b07      	ldr	r3, [pc, #28]	; (800fb30 <vPortFree+0xc0>)
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	3301      	adds	r3, #1
 800fb16:	4a06      	ldr	r2, [pc, #24]	; (800fb30 <vPortFree+0xc0>)
 800fb18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fb1a:	f7fe fbc5 	bl	800e2a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fb1e:	bf00      	nop
 800fb20:	3718      	adds	r7, #24
 800fb22:	46bd      	mov	sp, r7
 800fb24:	bd80      	pop	{r7, pc}
 800fb26:	bf00      	nop
 800fb28:	2000cc0c 	.word	0x2000cc0c
 800fb2c:	2000cbfc 	.word	0x2000cbfc
 800fb30:	2000cc08 	.word	0x2000cc08

0800fb34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fb34:	b480      	push	{r7}
 800fb36:	b085      	sub	sp, #20
 800fb38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fb3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800fb3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fb40:	4b27      	ldr	r3, [pc, #156]	; (800fbe0 <prvHeapInit+0xac>)
 800fb42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	f003 0307 	and.w	r3, r3, #7
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d00c      	beq.n	800fb68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	3307      	adds	r3, #7
 800fb52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	f023 0307 	bic.w	r3, r3, #7
 800fb5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fb5c:	68ba      	ldr	r2, [r7, #8]
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	1ad3      	subs	r3, r2, r3
 800fb62:	4a1f      	ldr	r2, [pc, #124]	; (800fbe0 <prvHeapInit+0xac>)
 800fb64:	4413      	add	r3, r2
 800fb66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fb6c:	4a1d      	ldr	r2, [pc, #116]	; (800fbe4 <prvHeapInit+0xb0>)
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fb72:	4b1c      	ldr	r3, [pc, #112]	; (800fbe4 <prvHeapInit+0xb0>)
 800fb74:	2200      	movs	r2, #0
 800fb76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	68ba      	ldr	r2, [r7, #8]
 800fb7c:	4413      	add	r3, r2
 800fb7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fb80:	2208      	movs	r2, #8
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	1a9b      	subs	r3, r3, r2
 800fb86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	f023 0307 	bic.w	r3, r3, #7
 800fb8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	4a15      	ldr	r2, [pc, #84]	; (800fbe8 <prvHeapInit+0xb4>)
 800fb94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fb96:	4b14      	ldr	r3, [pc, #80]	; (800fbe8 <prvHeapInit+0xb4>)
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fb9e:	4b12      	ldr	r3, [pc, #72]	; (800fbe8 <prvHeapInit+0xb4>)
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	2200      	movs	r2, #0
 800fba4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fbaa:	683b      	ldr	r3, [r7, #0]
 800fbac:	68fa      	ldr	r2, [r7, #12]
 800fbae:	1ad2      	subs	r2, r2, r3
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fbb4:	4b0c      	ldr	r3, [pc, #48]	; (800fbe8 <prvHeapInit+0xb4>)
 800fbb6:	681a      	ldr	r2, [r3, #0]
 800fbb8:	683b      	ldr	r3, [r7, #0]
 800fbba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	685b      	ldr	r3, [r3, #4]
 800fbc0:	4a0a      	ldr	r2, [pc, #40]	; (800fbec <prvHeapInit+0xb8>)
 800fbc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	685b      	ldr	r3, [r3, #4]
 800fbc8:	4a09      	ldr	r2, [pc, #36]	; (800fbf0 <prvHeapInit+0xbc>)
 800fbca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fbcc:	4b09      	ldr	r3, [pc, #36]	; (800fbf4 <prvHeapInit+0xc0>)
 800fbce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800fbd2:	601a      	str	r2, [r3, #0]
}
 800fbd4:	bf00      	nop
 800fbd6:	3714      	adds	r7, #20
 800fbd8:	46bd      	mov	sp, r7
 800fbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbde:	4770      	bx	lr
 800fbe0:	20008ff0 	.word	0x20008ff0
 800fbe4:	2000cbf0 	.word	0x2000cbf0
 800fbe8:	2000cbf8 	.word	0x2000cbf8
 800fbec:	2000cc00 	.word	0x2000cc00
 800fbf0:	2000cbfc 	.word	0x2000cbfc
 800fbf4:	2000cc0c 	.word	0x2000cc0c

0800fbf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	b085      	sub	sp, #20
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fc00:	4b28      	ldr	r3, [pc, #160]	; (800fca4 <prvInsertBlockIntoFreeList+0xac>)
 800fc02:	60fb      	str	r3, [r7, #12]
 800fc04:	e002      	b.n	800fc0c <prvInsertBlockIntoFreeList+0x14>
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	60fb      	str	r3, [r7, #12]
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	687a      	ldr	r2, [r7, #4]
 800fc12:	429a      	cmp	r2, r3
 800fc14:	d8f7      	bhi.n	800fc06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	685b      	ldr	r3, [r3, #4]
 800fc1e:	68ba      	ldr	r2, [r7, #8]
 800fc20:	4413      	add	r3, r2
 800fc22:	687a      	ldr	r2, [r7, #4]
 800fc24:	429a      	cmp	r2, r3
 800fc26:	d108      	bne.n	800fc3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	685a      	ldr	r2, [r3, #4]
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	685b      	ldr	r3, [r3, #4]
 800fc30:	441a      	add	r2, r3
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	685b      	ldr	r3, [r3, #4]
 800fc42:	68ba      	ldr	r2, [r7, #8]
 800fc44:	441a      	add	r2, r3
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	429a      	cmp	r2, r3
 800fc4c:	d118      	bne.n	800fc80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	681a      	ldr	r2, [r3, #0]
 800fc52:	4b15      	ldr	r3, [pc, #84]	; (800fca8 <prvInsertBlockIntoFreeList+0xb0>)
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	429a      	cmp	r2, r3
 800fc58:	d00d      	beq.n	800fc76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	685a      	ldr	r2, [r3, #4]
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	685b      	ldr	r3, [r3, #4]
 800fc64:	441a      	add	r2, r3
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	681a      	ldr	r2, [r3, #0]
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	601a      	str	r2, [r3, #0]
 800fc74:	e008      	b.n	800fc88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fc76:	4b0c      	ldr	r3, [pc, #48]	; (800fca8 <prvInsertBlockIntoFreeList+0xb0>)
 800fc78:	681a      	ldr	r2, [r3, #0]
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	601a      	str	r2, [r3, #0]
 800fc7e:	e003      	b.n	800fc88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	681a      	ldr	r2, [r3, #0]
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fc88:	68fa      	ldr	r2, [r7, #12]
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	429a      	cmp	r2, r3
 800fc8e:	d002      	beq.n	800fc96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	687a      	ldr	r2, [r7, #4]
 800fc94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fc96:	bf00      	nop
 800fc98:	3714      	adds	r7, #20
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca0:	4770      	bx	lr
 800fca2:	bf00      	nop
 800fca4:	2000cbf0 	.word	0x2000cbf0
 800fca8:	2000cbf8 	.word	0x2000cbf8

0800fcac <pow>:
 800fcac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcae:	ed2d 8b02 	vpush	{d8}
 800fcb2:	eeb0 8a40 	vmov.f32	s16, s0
 800fcb6:	eef0 8a60 	vmov.f32	s17, s1
 800fcba:	ec55 4b11 	vmov	r4, r5, d1
 800fcbe:	f000 fbaf 	bl	8010420 <__ieee754_pow>
 800fcc2:	4622      	mov	r2, r4
 800fcc4:	462b      	mov	r3, r5
 800fcc6:	4620      	mov	r0, r4
 800fcc8:	4629      	mov	r1, r5
 800fcca:	ec57 6b10 	vmov	r6, r7, d0
 800fcce:	f7f0 ff3d 	bl	8000b4c <__aeabi_dcmpun>
 800fcd2:	2800      	cmp	r0, #0
 800fcd4:	d13b      	bne.n	800fd4e <pow+0xa2>
 800fcd6:	ec51 0b18 	vmov	r0, r1, d8
 800fcda:	2200      	movs	r2, #0
 800fcdc:	2300      	movs	r3, #0
 800fcde:	f7f0 ff03 	bl	8000ae8 <__aeabi_dcmpeq>
 800fce2:	b1b8      	cbz	r0, 800fd14 <pow+0x68>
 800fce4:	2200      	movs	r2, #0
 800fce6:	2300      	movs	r3, #0
 800fce8:	4620      	mov	r0, r4
 800fcea:	4629      	mov	r1, r5
 800fcec:	f7f0 fefc 	bl	8000ae8 <__aeabi_dcmpeq>
 800fcf0:	2800      	cmp	r0, #0
 800fcf2:	d146      	bne.n	800fd82 <pow+0xd6>
 800fcf4:	ec45 4b10 	vmov	d0, r4, r5
 800fcf8:	f000 f922 	bl	800ff40 <finite>
 800fcfc:	b338      	cbz	r0, 800fd4e <pow+0xa2>
 800fcfe:	2200      	movs	r2, #0
 800fd00:	2300      	movs	r3, #0
 800fd02:	4620      	mov	r0, r4
 800fd04:	4629      	mov	r1, r5
 800fd06:	f7f0 fef9 	bl	8000afc <__aeabi_dcmplt>
 800fd0a:	b300      	cbz	r0, 800fd4e <pow+0xa2>
 800fd0c:	f002 feb2 	bl	8012a74 <__errno>
 800fd10:	2322      	movs	r3, #34	; 0x22
 800fd12:	e01b      	b.n	800fd4c <pow+0xa0>
 800fd14:	ec47 6b10 	vmov	d0, r6, r7
 800fd18:	f000 f912 	bl	800ff40 <finite>
 800fd1c:	b9e0      	cbnz	r0, 800fd58 <pow+0xac>
 800fd1e:	eeb0 0a48 	vmov.f32	s0, s16
 800fd22:	eef0 0a68 	vmov.f32	s1, s17
 800fd26:	f000 f90b 	bl	800ff40 <finite>
 800fd2a:	b1a8      	cbz	r0, 800fd58 <pow+0xac>
 800fd2c:	ec45 4b10 	vmov	d0, r4, r5
 800fd30:	f000 f906 	bl	800ff40 <finite>
 800fd34:	b180      	cbz	r0, 800fd58 <pow+0xac>
 800fd36:	4632      	mov	r2, r6
 800fd38:	463b      	mov	r3, r7
 800fd3a:	4630      	mov	r0, r6
 800fd3c:	4639      	mov	r1, r7
 800fd3e:	f7f0 ff05 	bl	8000b4c <__aeabi_dcmpun>
 800fd42:	2800      	cmp	r0, #0
 800fd44:	d0e2      	beq.n	800fd0c <pow+0x60>
 800fd46:	f002 fe95 	bl	8012a74 <__errno>
 800fd4a:	2321      	movs	r3, #33	; 0x21
 800fd4c:	6003      	str	r3, [r0, #0]
 800fd4e:	ecbd 8b02 	vpop	{d8}
 800fd52:	ec47 6b10 	vmov	d0, r6, r7
 800fd56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd58:	2200      	movs	r2, #0
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	4630      	mov	r0, r6
 800fd5e:	4639      	mov	r1, r7
 800fd60:	f7f0 fec2 	bl	8000ae8 <__aeabi_dcmpeq>
 800fd64:	2800      	cmp	r0, #0
 800fd66:	d0f2      	beq.n	800fd4e <pow+0xa2>
 800fd68:	eeb0 0a48 	vmov.f32	s0, s16
 800fd6c:	eef0 0a68 	vmov.f32	s1, s17
 800fd70:	f000 f8e6 	bl	800ff40 <finite>
 800fd74:	2800      	cmp	r0, #0
 800fd76:	d0ea      	beq.n	800fd4e <pow+0xa2>
 800fd78:	ec45 4b10 	vmov	d0, r4, r5
 800fd7c:	f000 f8e0 	bl	800ff40 <finite>
 800fd80:	e7c3      	b.n	800fd0a <pow+0x5e>
 800fd82:	4f01      	ldr	r7, [pc, #4]	; (800fd88 <pow+0xdc>)
 800fd84:	2600      	movs	r6, #0
 800fd86:	e7e2      	b.n	800fd4e <pow+0xa2>
 800fd88:	3ff00000 	.word	0x3ff00000

0800fd8c <sqrt>:
 800fd8c:	b538      	push	{r3, r4, r5, lr}
 800fd8e:	ed2d 8b02 	vpush	{d8}
 800fd92:	ec55 4b10 	vmov	r4, r5, d0
 800fd96:	f000 f8df 	bl	800ff58 <__ieee754_sqrt>
 800fd9a:	4622      	mov	r2, r4
 800fd9c:	462b      	mov	r3, r5
 800fd9e:	4620      	mov	r0, r4
 800fda0:	4629      	mov	r1, r5
 800fda2:	eeb0 8a40 	vmov.f32	s16, s0
 800fda6:	eef0 8a60 	vmov.f32	s17, s1
 800fdaa:	f7f0 fecf 	bl	8000b4c <__aeabi_dcmpun>
 800fdae:	b990      	cbnz	r0, 800fdd6 <sqrt+0x4a>
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	4620      	mov	r0, r4
 800fdb6:	4629      	mov	r1, r5
 800fdb8:	f7f0 fea0 	bl	8000afc <__aeabi_dcmplt>
 800fdbc:	b158      	cbz	r0, 800fdd6 <sqrt+0x4a>
 800fdbe:	f002 fe59 	bl	8012a74 <__errno>
 800fdc2:	2321      	movs	r3, #33	; 0x21
 800fdc4:	6003      	str	r3, [r0, #0]
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	2300      	movs	r3, #0
 800fdca:	4610      	mov	r0, r2
 800fdcc:	4619      	mov	r1, r3
 800fdce:	f7f0 fd4d 	bl	800086c <__aeabi_ddiv>
 800fdd2:	ec41 0b18 	vmov	d8, r0, r1
 800fdd6:	eeb0 0a48 	vmov.f32	s0, s16
 800fdda:	eef0 0a68 	vmov.f32	s1, s17
 800fdde:	ecbd 8b02 	vpop	{d8}
 800fde2:	bd38      	pop	{r3, r4, r5, pc}
 800fde4:	0000      	movs	r0, r0
	...

0800fde8 <cos>:
 800fde8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fdea:	ec53 2b10 	vmov	r2, r3, d0
 800fdee:	4826      	ldr	r0, [pc, #152]	; (800fe88 <cos+0xa0>)
 800fdf0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fdf4:	4281      	cmp	r1, r0
 800fdf6:	dc06      	bgt.n	800fe06 <cos+0x1e>
 800fdf8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800fe80 <cos+0x98>
 800fdfc:	b005      	add	sp, #20
 800fdfe:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe02:	f000 b985 	b.w	8010110 <__kernel_cos>
 800fe06:	4821      	ldr	r0, [pc, #132]	; (800fe8c <cos+0xa4>)
 800fe08:	4281      	cmp	r1, r0
 800fe0a:	dd09      	ble.n	800fe20 <cos+0x38>
 800fe0c:	ee10 0a10 	vmov	r0, s0
 800fe10:	4619      	mov	r1, r3
 800fe12:	f7f0 fa49 	bl	80002a8 <__aeabi_dsub>
 800fe16:	ec41 0b10 	vmov	d0, r0, r1
 800fe1a:	b005      	add	sp, #20
 800fe1c:	f85d fb04 	ldr.w	pc, [sp], #4
 800fe20:	4668      	mov	r0, sp
 800fe22:	f001 f829 	bl	8010e78 <__ieee754_rem_pio2>
 800fe26:	f000 0003 	and.w	r0, r0, #3
 800fe2a:	2801      	cmp	r0, #1
 800fe2c:	d00b      	beq.n	800fe46 <cos+0x5e>
 800fe2e:	2802      	cmp	r0, #2
 800fe30:	d016      	beq.n	800fe60 <cos+0x78>
 800fe32:	b9e0      	cbnz	r0, 800fe6e <cos+0x86>
 800fe34:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fe38:	ed9d 0b00 	vldr	d0, [sp]
 800fe3c:	f000 f968 	bl	8010110 <__kernel_cos>
 800fe40:	ec51 0b10 	vmov	r0, r1, d0
 800fe44:	e7e7      	b.n	800fe16 <cos+0x2e>
 800fe46:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fe4a:	ed9d 0b00 	vldr	d0, [sp]
 800fe4e:	f000 fa27 	bl	80102a0 <__kernel_sin>
 800fe52:	ec53 2b10 	vmov	r2, r3, d0
 800fe56:	ee10 0a10 	vmov	r0, s0
 800fe5a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fe5e:	e7da      	b.n	800fe16 <cos+0x2e>
 800fe60:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fe64:	ed9d 0b00 	vldr	d0, [sp]
 800fe68:	f000 f952 	bl	8010110 <__kernel_cos>
 800fe6c:	e7f1      	b.n	800fe52 <cos+0x6a>
 800fe6e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fe72:	ed9d 0b00 	vldr	d0, [sp]
 800fe76:	2001      	movs	r0, #1
 800fe78:	f000 fa12 	bl	80102a0 <__kernel_sin>
 800fe7c:	e7e0      	b.n	800fe40 <cos+0x58>
 800fe7e:	bf00      	nop
	...
 800fe88:	3fe921fb 	.word	0x3fe921fb
 800fe8c:	7fefffff 	.word	0x7fefffff

0800fe90 <sin>:
 800fe90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe92:	ec53 2b10 	vmov	r2, r3, d0
 800fe96:	4828      	ldr	r0, [pc, #160]	; (800ff38 <sin+0xa8>)
 800fe98:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fe9c:	4281      	cmp	r1, r0
 800fe9e:	dc07      	bgt.n	800feb0 <sin+0x20>
 800fea0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800ff30 <sin+0xa0>
 800fea4:	2000      	movs	r0, #0
 800fea6:	b005      	add	sp, #20
 800fea8:	f85d eb04 	ldr.w	lr, [sp], #4
 800feac:	f000 b9f8 	b.w	80102a0 <__kernel_sin>
 800feb0:	4822      	ldr	r0, [pc, #136]	; (800ff3c <sin+0xac>)
 800feb2:	4281      	cmp	r1, r0
 800feb4:	dd09      	ble.n	800feca <sin+0x3a>
 800feb6:	ee10 0a10 	vmov	r0, s0
 800feba:	4619      	mov	r1, r3
 800febc:	f7f0 f9f4 	bl	80002a8 <__aeabi_dsub>
 800fec0:	ec41 0b10 	vmov	d0, r0, r1
 800fec4:	b005      	add	sp, #20
 800fec6:	f85d fb04 	ldr.w	pc, [sp], #4
 800feca:	4668      	mov	r0, sp
 800fecc:	f000 ffd4 	bl	8010e78 <__ieee754_rem_pio2>
 800fed0:	f000 0003 	and.w	r0, r0, #3
 800fed4:	2801      	cmp	r0, #1
 800fed6:	d00c      	beq.n	800fef2 <sin+0x62>
 800fed8:	2802      	cmp	r0, #2
 800feda:	d011      	beq.n	800ff00 <sin+0x70>
 800fedc:	b9f0      	cbnz	r0, 800ff1c <sin+0x8c>
 800fede:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fee2:	ed9d 0b00 	vldr	d0, [sp]
 800fee6:	2001      	movs	r0, #1
 800fee8:	f000 f9da 	bl	80102a0 <__kernel_sin>
 800feec:	ec51 0b10 	vmov	r0, r1, d0
 800fef0:	e7e6      	b.n	800fec0 <sin+0x30>
 800fef2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fef6:	ed9d 0b00 	vldr	d0, [sp]
 800fefa:	f000 f909 	bl	8010110 <__kernel_cos>
 800fefe:	e7f5      	b.n	800feec <sin+0x5c>
 800ff00:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ff04:	ed9d 0b00 	vldr	d0, [sp]
 800ff08:	2001      	movs	r0, #1
 800ff0a:	f000 f9c9 	bl	80102a0 <__kernel_sin>
 800ff0e:	ec53 2b10 	vmov	r2, r3, d0
 800ff12:	ee10 0a10 	vmov	r0, s0
 800ff16:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ff1a:	e7d1      	b.n	800fec0 <sin+0x30>
 800ff1c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ff20:	ed9d 0b00 	vldr	d0, [sp]
 800ff24:	f000 f8f4 	bl	8010110 <__kernel_cos>
 800ff28:	e7f1      	b.n	800ff0e <sin+0x7e>
 800ff2a:	bf00      	nop
 800ff2c:	f3af 8000 	nop.w
	...
 800ff38:	3fe921fb 	.word	0x3fe921fb
 800ff3c:	7fefffff 	.word	0x7fefffff

0800ff40 <finite>:
 800ff40:	b082      	sub	sp, #8
 800ff42:	ed8d 0b00 	vstr	d0, [sp]
 800ff46:	9801      	ldr	r0, [sp, #4]
 800ff48:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ff4c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ff50:	0fc0      	lsrs	r0, r0, #31
 800ff52:	b002      	add	sp, #8
 800ff54:	4770      	bx	lr
	...

0800ff58 <__ieee754_sqrt>:
 800ff58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff5c:	ec55 4b10 	vmov	r4, r5, d0
 800ff60:	4e67      	ldr	r6, [pc, #412]	; (8010100 <__ieee754_sqrt+0x1a8>)
 800ff62:	43ae      	bics	r6, r5
 800ff64:	ee10 0a10 	vmov	r0, s0
 800ff68:	ee10 2a10 	vmov	r2, s0
 800ff6c:	4629      	mov	r1, r5
 800ff6e:	462b      	mov	r3, r5
 800ff70:	d10d      	bne.n	800ff8e <__ieee754_sqrt+0x36>
 800ff72:	f7f0 fb51 	bl	8000618 <__aeabi_dmul>
 800ff76:	4602      	mov	r2, r0
 800ff78:	460b      	mov	r3, r1
 800ff7a:	4620      	mov	r0, r4
 800ff7c:	4629      	mov	r1, r5
 800ff7e:	f7f0 f995 	bl	80002ac <__adddf3>
 800ff82:	4604      	mov	r4, r0
 800ff84:	460d      	mov	r5, r1
 800ff86:	ec45 4b10 	vmov	d0, r4, r5
 800ff8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff8e:	2d00      	cmp	r5, #0
 800ff90:	dc0b      	bgt.n	800ffaa <__ieee754_sqrt+0x52>
 800ff92:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ff96:	4326      	orrs	r6, r4
 800ff98:	d0f5      	beq.n	800ff86 <__ieee754_sqrt+0x2e>
 800ff9a:	b135      	cbz	r5, 800ffaa <__ieee754_sqrt+0x52>
 800ff9c:	f7f0 f984 	bl	80002a8 <__aeabi_dsub>
 800ffa0:	4602      	mov	r2, r0
 800ffa2:	460b      	mov	r3, r1
 800ffa4:	f7f0 fc62 	bl	800086c <__aeabi_ddiv>
 800ffa8:	e7eb      	b.n	800ff82 <__ieee754_sqrt+0x2a>
 800ffaa:	1509      	asrs	r1, r1, #20
 800ffac:	f000 808d 	beq.w	80100ca <__ieee754_sqrt+0x172>
 800ffb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ffb4:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800ffb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ffbc:	07c9      	lsls	r1, r1, #31
 800ffbe:	bf5c      	itt	pl
 800ffc0:	005b      	lslpl	r3, r3, #1
 800ffc2:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800ffc6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ffca:	bf58      	it	pl
 800ffcc:	0052      	lslpl	r2, r2, #1
 800ffce:	2500      	movs	r5, #0
 800ffd0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ffd4:	1076      	asrs	r6, r6, #1
 800ffd6:	0052      	lsls	r2, r2, #1
 800ffd8:	f04f 0e16 	mov.w	lr, #22
 800ffdc:	46ac      	mov	ip, r5
 800ffde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ffe2:	eb0c 0001 	add.w	r0, ip, r1
 800ffe6:	4298      	cmp	r0, r3
 800ffe8:	bfde      	ittt	le
 800ffea:	1a1b      	suble	r3, r3, r0
 800ffec:	eb00 0c01 	addle.w	ip, r0, r1
 800fff0:	186d      	addle	r5, r5, r1
 800fff2:	005b      	lsls	r3, r3, #1
 800fff4:	f1be 0e01 	subs.w	lr, lr, #1
 800fff8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800fffc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8010000:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8010004:	d1ed      	bne.n	800ffe2 <__ieee754_sqrt+0x8a>
 8010006:	4674      	mov	r4, lr
 8010008:	2720      	movs	r7, #32
 801000a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801000e:	4563      	cmp	r3, ip
 8010010:	eb01 000e 	add.w	r0, r1, lr
 8010014:	dc02      	bgt.n	801001c <__ieee754_sqrt+0xc4>
 8010016:	d113      	bne.n	8010040 <__ieee754_sqrt+0xe8>
 8010018:	4290      	cmp	r0, r2
 801001a:	d811      	bhi.n	8010040 <__ieee754_sqrt+0xe8>
 801001c:	2800      	cmp	r0, #0
 801001e:	eb00 0e01 	add.w	lr, r0, r1
 8010022:	da57      	bge.n	80100d4 <__ieee754_sqrt+0x17c>
 8010024:	f1be 0f00 	cmp.w	lr, #0
 8010028:	db54      	blt.n	80100d4 <__ieee754_sqrt+0x17c>
 801002a:	f10c 0801 	add.w	r8, ip, #1
 801002e:	eba3 030c 	sub.w	r3, r3, ip
 8010032:	4290      	cmp	r0, r2
 8010034:	bf88      	it	hi
 8010036:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801003a:	1a12      	subs	r2, r2, r0
 801003c:	440c      	add	r4, r1
 801003e:	46c4      	mov	ip, r8
 8010040:	005b      	lsls	r3, r3, #1
 8010042:	3f01      	subs	r7, #1
 8010044:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8010048:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801004c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8010050:	d1dd      	bne.n	801000e <__ieee754_sqrt+0xb6>
 8010052:	4313      	orrs	r3, r2
 8010054:	d01b      	beq.n	801008e <__ieee754_sqrt+0x136>
 8010056:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8010104 <__ieee754_sqrt+0x1ac>
 801005a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8010108 <__ieee754_sqrt+0x1b0>
 801005e:	e9da 0100 	ldrd	r0, r1, [sl]
 8010062:	e9db 2300 	ldrd	r2, r3, [fp]
 8010066:	f7f0 f91f 	bl	80002a8 <__aeabi_dsub>
 801006a:	e9da 8900 	ldrd	r8, r9, [sl]
 801006e:	4602      	mov	r2, r0
 8010070:	460b      	mov	r3, r1
 8010072:	4640      	mov	r0, r8
 8010074:	4649      	mov	r1, r9
 8010076:	f7f0 fd4b 	bl	8000b10 <__aeabi_dcmple>
 801007a:	b140      	cbz	r0, 801008e <__ieee754_sqrt+0x136>
 801007c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8010080:	e9da 0100 	ldrd	r0, r1, [sl]
 8010084:	e9db 2300 	ldrd	r2, r3, [fp]
 8010088:	d126      	bne.n	80100d8 <__ieee754_sqrt+0x180>
 801008a:	3501      	adds	r5, #1
 801008c:	463c      	mov	r4, r7
 801008e:	106a      	asrs	r2, r5, #1
 8010090:	0863      	lsrs	r3, r4, #1
 8010092:	07e9      	lsls	r1, r5, #31
 8010094:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8010098:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801009c:	bf48      	it	mi
 801009e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80100a2:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 80100a6:	461c      	mov	r4, r3
 80100a8:	e76d      	b.n	800ff86 <__ieee754_sqrt+0x2e>
 80100aa:	0ad3      	lsrs	r3, r2, #11
 80100ac:	3815      	subs	r0, #21
 80100ae:	0552      	lsls	r2, r2, #21
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d0fa      	beq.n	80100aa <__ieee754_sqrt+0x152>
 80100b4:	02dc      	lsls	r4, r3, #11
 80100b6:	d50a      	bpl.n	80100ce <__ieee754_sqrt+0x176>
 80100b8:	f1c1 0420 	rsb	r4, r1, #32
 80100bc:	fa22 f404 	lsr.w	r4, r2, r4
 80100c0:	1e4d      	subs	r5, r1, #1
 80100c2:	408a      	lsls	r2, r1
 80100c4:	4323      	orrs	r3, r4
 80100c6:	1b41      	subs	r1, r0, r5
 80100c8:	e772      	b.n	800ffb0 <__ieee754_sqrt+0x58>
 80100ca:	4608      	mov	r0, r1
 80100cc:	e7f0      	b.n	80100b0 <__ieee754_sqrt+0x158>
 80100ce:	005b      	lsls	r3, r3, #1
 80100d0:	3101      	adds	r1, #1
 80100d2:	e7ef      	b.n	80100b4 <__ieee754_sqrt+0x15c>
 80100d4:	46e0      	mov	r8, ip
 80100d6:	e7aa      	b.n	801002e <__ieee754_sqrt+0xd6>
 80100d8:	f7f0 f8e8 	bl	80002ac <__adddf3>
 80100dc:	e9da 8900 	ldrd	r8, r9, [sl]
 80100e0:	4602      	mov	r2, r0
 80100e2:	460b      	mov	r3, r1
 80100e4:	4640      	mov	r0, r8
 80100e6:	4649      	mov	r1, r9
 80100e8:	f7f0 fd08 	bl	8000afc <__aeabi_dcmplt>
 80100ec:	b120      	cbz	r0, 80100f8 <__ieee754_sqrt+0x1a0>
 80100ee:	1ca0      	adds	r0, r4, #2
 80100f0:	bf08      	it	eq
 80100f2:	3501      	addeq	r5, #1
 80100f4:	3402      	adds	r4, #2
 80100f6:	e7ca      	b.n	801008e <__ieee754_sqrt+0x136>
 80100f8:	3401      	adds	r4, #1
 80100fa:	f024 0401 	bic.w	r4, r4, #1
 80100fe:	e7c6      	b.n	801008e <__ieee754_sqrt+0x136>
 8010100:	7ff00000 	.word	0x7ff00000
 8010104:	20000020 	.word	0x20000020
 8010108:	20000028 	.word	0x20000028
 801010c:	00000000 	.word	0x00000000

08010110 <__kernel_cos>:
 8010110:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010114:	ec57 6b10 	vmov	r6, r7, d0
 8010118:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801011c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8010120:	ed8d 1b00 	vstr	d1, [sp]
 8010124:	da07      	bge.n	8010136 <__kernel_cos+0x26>
 8010126:	ee10 0a10 	vmov	r0, s0
 801012a:	4639      	mov	r1, r7
 801012c:	f7f0 fd24 	bl	8000b78 <__aeabi_d2iz>
 8010130:	2800      	cmp	r0, #0
 8010132:	f000 8088 	beq.w	8010246 <__kernel_cos+0x136>
 8010136:	4632      	mov	r2, r6
 8010138:	463b      	mov	r3, r7
 801013a:	4630      	mov	r0, r6
 801013c:	4639      	mov	r1, r7
 801013e:	f7f0 fa6b 	bl	8000618 <__aeabi_dmul>
 8010142:	4b51      	ldr	r3, [pc, #324]	; (8010288 <__kernel_cos+0x178>)
 8010144:	2200      	movs	r2, #0
 8010146:	4604      	mov	r4, r0
 8010148:	460d      	mov	r5, r1
 801014a:	f7f0 fa65 	bl	8000618 <__aeabi_dmul>
 801014e:	a340      	add	r3, pc, #256	; (adr r3, 8010250 <__kernel_cos+0x140>)
 8010150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010154:	4682      	mov	sl, r0
 8010156:	468b      	mov	fp, r1
 8010158:	4620      	mov	r0, r4
 801015a:	4629      	mov	r1, r5
 801015c:	f7f0 fa5c 	bl	8000618 <__aeabi_dmul>
 8010160:	a33d      	add	r3, pc, #244	; (adr r3, 8010258 <__kernel_cos+0x148>)
 8010162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010166:	f7f0 f8a1 	bl	80002ac <__adddf3>
 801016a:	4622      	mov	r2, r4
 801016c:	462b      	mov	r3, r5
 801016e:	f7f0 fa53 	bl	8000618 <__aeabi_dmul>
 8010172:	a33b      	add	r3, pc, #236	; (adr r3, 8010260 <__kernel_cos+0x150>)
 8010174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010178:	f7f0 f896 	bl	80002a8 <__aeabi_dsub>
 801017c:	4622      	mov	r2, r4
 801017e:	462b      	mov	r3, r5
 8010180:	f7f0 fa4a 	bl	8000618 <__aeabi_dmul>
 8010184:	a338      	add	r3, pc, #224	; (adr r3, 8010268 <__kernel_cos+0x158>)
 8010186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801018a:	f7f0 f88f 	bl	80002ac <__adddf3>
 801018e:	4622      	mov	r2, r4
 8010190:	462b      	mov	r3, r5
 8010192:	f7f0 fa41 	bl	8000618 <__aeabi_dmul>
 8010196:	a336      	add	r3, pc, #216	; (adr r3, 8010270 <__kernel_cos+0x160>)
 8010198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801019c:	f7f0 f884 	bl	80002a8 <__aeabi_dsub>
 80101a0:	4622      	mov	r2, r4
 80101a2:	462b      	mov	r3, r5
 80101a4:	f7f0 fa38 	bl	8000618 <__aeabi_dmul>
 80101a8:	a333      	add	r3, pc, #204	; (adr r3, 8010278 <__kernel_cos+0x168>)
 80101aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ae:	f7f0 f87d 	bl	80002ac <__adddf3>
 80101b2:	4622      	mov	r2, r4
 80101b4:	462b      	mov	r3, r5
 80101b6:	f7f0 fa2f 	bl	8000618 <__aeabi_dmul>
 80101ba:	4622      	mov	r2, r4
 80101bc:	462b      	mov	r3, r5
 80101be:	f7f0 fa2b 	bl	8000618 <__aeabi_dmul>
 80101c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80101c6:	4604      	mov	r4, r0
 80101c8:	460d      	mov	r5, r1
 80101ca:	4630      	mov	r0, r6
 80101cc:	4639      	mov	r1, r7
 80101ce:	f7f0 fa23 	bl	8000618 <__aeabi_dmul>
 80101d2:	460b      	mov	r3, r1
 80101d4:	4602      	mov	r2, r0
 80101d6:	4629      	mov	r1, r5
 80101d8:	4620      	mov	r0, r4
 80101da:	f7f0 f865 	bl	80002a8 <__aeabi_dsub>
 80101de:	4b2b      	ldr	r3, [pc, #172]	; (801028c <__kernel_cos+0x17c>)
 80101e0:	4598      	cmp	r8, r3
 80101e2:	4606      	mov	r6, r0
 80101e4:	460f      	mov	r7, r1
 80101e6:	dc10      	bgt.n	801020a <__kernel_cos+0xfa>
 80101e8:	4602      	mov	r2, r0
 80101ea:	460b      	mov	r3, r1
 80101ec:	4650      	mov	r0, sl
 80101ee:	4659      	mov	r1, fp
 80101f0:	f7f0 f85a 	bl	80002a8 <__aeabi_dsub>
 80101f4:	460b      	mov	r3, r1
 80101f6:	4926      	ldr	r1, [pc, #152]	; (8010290 <__kernel_cos+0x180>)
 80101f8:	4602      	mov	r2, r0
 80101fa:	2000      	movs	r0, #0
 80101fc:	f7f0 f854 	bl	80002a8 <__aeabi_dsub>
 8010200:	ec41 0b10 	vmov	d0, r0, r1
 8010204:	b003      	add	sp, #12
 8010206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801020a:	4b22      	ldr	r3, [pc, #136]	; (8010294 <__kernel_cos+0x184>)
 801020c:	4920      	ldr	r1, [pc, #128]	; (8010290 <__kernel_cos+0x180>)
 801020e:	4598      	cmp	r8, r3
 8010210:	bfcc      	ite	gt
 8010212:	4d21      	ldrgt	r5, [pc, #132]	; (8010298 <__kernel_cos+0x188>)
 8010214:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8010218:	2400      	movs	r4, #0
 801021a:	4622      	mov	r2, r4
 801021c:	462b      	mov	r3, r5
 801021e:	2000      	movs	r0, #0
 8010220:	f7f0 f842 	bl	80002a8 <__aeabi_dsub>
 8010224:	4622      	mov	r2, r4
 8010226:	4680      	mov	r8, r0
 8010228:	4689      	mov	r9, r1
 801022a:	462b      	mov	r3, r5
 801022c:	4650      	mov	r0, sl
 801022e:	4659      	mov	r1, fp
 8010230:	f7f0 f83a 	bl	80002a8 <__aeabi_dsub>
 8010234:	4632      	mov	r2, r6
 8010236:	463b      	mov	r3, r7
 8010238:	f7f0 f836 	bl	80002a8 <__aeabi_dsub>
 801023c:	4602      	mov	r2, r0
 801023e:	460b      	mov	r3, r1
 8010240:	4640      	mov	r0, r8
 8010242:	4649      	mov	r1, r9
 8010244:	e7da      	b.n	80101fc <__kernel_cos+0xec>
 8010246:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8010280 <__kernel_cos+0x170>
 801024a:	e7db      	b.n	8010204 <__kernel_cos+0xf4>
 801024c:	f3af 8000 	nop.w
 8010250:	be8838d4 	.word	0xbe8838d4
 8010254:	bda8fae9 	.word	0xbda8fae9
 8010258:	bdb4b1c4 	.word	0xbdb4b1c4
 801025c:	3e21ee9e 	.word	0x3e21ee9e
 8010260:	809c52ad 	.word	0x809c52ad
 8010264:	3e927e4f 	.word	0x3e927e4f
 8010268:	19cb1590 	.word	0x19cb1590
 801026c:	3efa01a0 	.word	0x3efa01a0
 8010270:	16c15177 	.word	0x16c15177
 8010274:	3f56c16c 	.word	0x3f56c16c
 8010278:	5555554c 	.word	0x5555554c
 801027c:	3fa55555 	.word	0x3fa55555
 8010280:	00000000 	.word	0x00000000
 8010284:	3ff00000 	.word	0x3ff00000
 8010288:	3fe00000 	.word	0x3fe00000
 801028c:	3fd33332 	.word	0x3fd33332
 8010290:	3ff00000 	.word	0x3ff00000
 8010294:	3fe90000 	.word	0x3fe90000
 8010298:	3fd20000 	.word	0x3fd20000
 801029c:	00000000 	.word	0x00000000

080102a0 <__kernel_sin>:
 80102a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102a4:	ed2d 8b04 	vpush	{d8-d9}
 80102a8:	eeb0 8a41 	vmov.f32	s16, s2
 80102ac:	eef0 8a61 	vmov.f32	s17, s3
 80102b0:	ec55 4b10 	vmov	r4, r5, d0
 80102b4:	b083      	sub	sp, #12
 80102b6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80102ba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80102be:	9001      	str	r0, [sp, #4]
 80102c0:	da06      	bge.n	80102d0 <__kernel_sin+0x30>
 80102c2:	ee10 0a10 	vmov	r0, s0
 80102c6:	4629      	mov	r1, r5
 80102c8:	f7f0 fc56 	bl	8000b78 <__aeabi_d2iz>
 80102cc:	2800      	cmp	r0, #0
 80102ce:	d051      	beq.n	8010374 <__kernel_sin+0xd4>
 80102d0:	4622      	mov	r2, r4
 80102d2:	462b      	mov	r3, r5
 80102d4:	4620      	mov	r0, r4
 80102d6:	4629      	mov	r1, r5
 80102d8:	f7f0 f99e 	bl	8000618 <__aeabi_dmul>
 80102dc:	4682      	mov	sl, r0
 80102de:	468b      	mov	fp, r1
 80102e0:	4602      	mov	r2, r0
 80102e2:	460b      	mov	r3, r1
 80102e4:	4620      	mov	r0, r4
 80102e6:	4629      	mov	r1, r5
 80102e8:	f7f0 f996 	bl	8000618 <__aeabi_dmul>
 80102ec:	a341      	add	r3, pc, #260	; (adr r3, 80103f4 <__kernel_sin+0x154>)
 80102ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102f2:	4680      	mov	r8, r0
 80102f4:	4689      	mov	r9, r1
 80102f6:	4650      	mov	r0, sl
 80102f8:	4659      	mov	r1, fp
 80102fa:	f7f0 f98d 	bl	8000618 <__aeabi_dmul>
 80102fe:	a33f      	add	r3, pc, #252	; (adr r3, 80103fc <__kernel_sin+0x15c>)
 8010300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010304:	f7ef ffd0 	bl	80002a8 <__aeabi_dsub>
 8010308:	4652      	mov	r2, sl
 801030a:	465b      	mov	r3, fp
 801030c:	f7f0 f984 	bl	8000618 <__aeabi_dmul>
 8010310:	a33c      	add	r3, pc, #240	; (adr r3, 8010404 <__kernel_sin+0x164>)
 8010312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010316:	f7ef ffc9 	bl	80002ac <__adddf3>
 801031a:	4652      	mov	r2, sl
 801031c:	465b      	mov	r3, fp
 801031e:	f7f0 f97b 	bl	8000618 <__aeabi_dmul>
 8010322:	a33a      	add	r3, pc, #232	; (adr r3, 801040c <__kernel_sin+0x16c>)
 8010324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010328:	f7ef ffbe 	bl	80002a8 <__aeabi_dsub>
 801032c:	4652      	mov	r2, sl
 801032e:	465b      	mov	r3, fp
 8010330:	f7f0 f972 	bl	8000618 <__aeabi_dmul>
 8010334:	a337      	add	r3, pc, #220	; (adr r3, 8010414 <__kernel_sin+0x174>)
 8010336:	e9d3 2300 	ldrd	r2, r3, [r3]
 801033a:	f7ef ffb7 	bl	80002ac <__adddf3>
 801033e:	9b01      	ldr	r3, [sp, #4]
 8010340:	4606      	mov	r6, r0
 8010342:	460f      	mov	r7, r1
 8010344:	b9eb      	cbnz	r3, 8010382 <__kernel_sin+0xe2>
 8010346:	4602      	mov	r2, r0
 8010348:	460b      	mov	r3, r1
 801034a:	4650      	mov	r0, sl
 801034c:	4659      	mov	r1, fp
 801034e:	f7f0 f963 	bl	8000618 <__aeabi_dmul>
 8010352:	a325      	add	r3, pc, #148	; (adr r3, 80103e8 <__kernel_sin+0x148>)
 8010354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010358:	f7ef ffa6 	bl	80002a8 <__aeabi_dsub>
 801035c:	4642      	mov	r2, r8
 801035e:	464b      	mov	r3, r9
 8010360:	f7f0 f95a 	bl	8000618 <__aeabi_dmul>
 8010364:	4602      	mov	r2, r0
 8010366:	460b      	mov	r3, r1
 8010368:	4620      	mov	r0, r4
 801036a:	4629      	mov	r1, r5
 801036c:	f7ef ff9e 	bl	80002ac <__adddf3>
 8010370:	4604      	mov	r4, r0
 8010372:	460d      	mov	r5, r1
 8010374:	ec45 4b10 	vmov	d0, r4, r5
 8010378:	b003      	add	sp, #12
 801037a:	ecbd 8b04 	vpop	{d8-d9}
 801037e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010382:	4b1b      	ldr	r3, [pc, #108]	; (80103f0 <__kernel_sin+0x150>)
 8010384:	ec51 0b18 	vmov	r0, r1, d8
 8010388:	2200      	movs	r2, #0
 801038a:	f7f0 f945 	bl	8000618 <__aeabi_dmul>
 801038e:	4632      	mov	r2, r6
 8010390:	ec41 0b19 	vmov	d9, r0, r1
 8010394:	463b      	mov	r3, r7
 8010396:	4640      	mov	r0, r8
 8010398:	4649      	mov	r1, r9
 801039a:	f7f0 f93d 	bl	8000618 <__aeabi_dmul>
 801039e:	4602      	mov	r2, r0
 80103a0:	460b      	mov	r3, r1
 80103a2:	ec51 0b19 	vmov	r0, r1, d9
 80103a6:	f7ef ff7f 	bl	80002a8 <__aeabi_dsub>
 80103aa:	4652      	mov	r2, sl
 80103ac:	465b      	mov	r3, fp
 80103ae:	f7f0 f933 	bl	8000618 <__aeabi_dmul>
 80103b2:	ec53 2b18 	vmov	r2, r3, d8
 80103b6:	f7ef ff77 	bl	80002a8 <__aeabi_dsub>
 80103ba:	a30b      	add	r3, pc, #44	; (adr r3, 80103e8 <__kernel_sin+0x148>)
 80103bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103c0:	4606      	mov	r6, r0
 80103c2:	460f      	mov	r7, r1
 80103c4:	4640      	mov	r0, r8
 80103c6:	4649      	mov	r1, r9
 80103c8:	f7f0 f926 	bl	8000618 <__aeabi_dmul>
 80103cc:	4602      	mov	r2, r0
 80103ce:	460b      	mov	r3, r1
 80103d0:	4630      	mov	r0, r6
 80103d2:	4639      	mov	r1, r7
 80103d4:	f7ef ff6a 	bl	80002ac <__adddf3>
 80103d8:	4602      	mov	r2, r0
 80103da:	460b      	mov	r3, r1
 80103dc:	4620      	mov	r0, r4
 80103de:	4629      	mov	r1, r5
 80103e0:	f7ef ff62 	bl	80002a8 <__aeabi_dsub>
 80103e4:	e7c4      	b.n	8010370 <__kernel_sin+0xd0>
 80103e6:	bf00      	nop
 80103e8:	55555549 	.word	0x55555549
 80103ec:	3fc55555 	.word	0x3fc55555
 80103f0:	3fe00000 	.word	0x3fe00000
 80103f4:	5acfd57c 	.word	0x5acfd57c
 80103f8:	3de5d93a 	.word	0x3de5d93a
 80103fc:	8a2b9ceb 	.word	0x8a2b9ceb
 8010400:	3e5ae5e6 	.word	0x3e5ae5e6
 8010404:	57b1fe7d 	.word	0x57b1fe7d
 8010408:	3ec71de3 	.word	0x3ec71de3
 801040c:	19c161d5 	.word	0x19c161d5
 8010410:	3f2a01a0 	.word	0x3f2a01a0
 8010414:	1110f8a6 	.word	0x1110f8a6
 8010418:	3f811111 	.word	0x3f811111
 801041c:	00000000 	.word	0x00000000

08010420 <__ieee754_pow>:
 8010420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010424:	ed2d 8b06 	vpush	{d8-d10}
 8010428:	b089      	sub	sp, #36	; 0x24
 801042a:	ed8d 1b00 	vstr	d1, [sp]
 801042e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8010432:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8010436:	ea58 0102 	orrs.w	r1, r8, r2
 801043a:	ec57 6b10 	vmov	r6, r7, d0
 801043e:	d115      	bne.n	801046c <__ieee754_pow+0x4c>
 8010440:	19b3      	adds	r3, r6, r6
 8010442:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8010446:	4152      	adcs	r2, r2
 8010448:	4299      	cmp	r1, r3
 801044a:	4b89      	ldr	r3, [pc, #548]	; (8010670 <__ieee754_pow+0x250>)
 801044c:	4193      	sbcs	r3, r2
 801044e:	f080 84d1 	bcs.w	8010df4 <__ieee754_pow+0x9d4>
 8010452:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010456:	4630      	mov	r0, r6
 8010458:	4639      	mov	r1, r7
 801045a:	f7ef ff27 	bl	80002ac <__adddf3>
 801045e:	ec41 0b10 	vmov	d0, r0, r1
 8010462:	b009      	add	sp, #36	; 0x24
 8010464:	ecbd 8b06 	vpop	{d8-d10}
 8010468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801046c:	4b81      	ldr	r3, [pc, #516]	; (8010674 <__ieee754_pow+0x254>)
 801046e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8010472:	429c      	cmp	r4, r3
 8010474:	ee10 aa10 	vmov	sl, s0
 8010478:	463d      	mov	r5, r7
 801047a:	dc06      	bgt.n	801048a <__ieee754_pow+0x6a>
 801047c:	d101      	bne.n	8010482 <__ieee754_pow+0x62>
 801047e:	2e00      	cmp	r6, #0
 8010480:	d1e7      	bne.n	8010452 <__ieee754_pow+0x32>
 8010482:	4598      	cmp	r8, r3
 8010484:	dc01      	bgt.n	801048a <__ieee754_pow+0x6a>
 8010486:	d10f      	bne.n	80104a8 <__ieee754_pow+0x88>
 8010488:	b172      	cbz	r2, 80104a8 <__ieee754_pow+0x88>
 801048a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 801048e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8010492:	ea55 050a 	orrs.w	r5, r5, sl
 8010496:	d1dc      	bne.n	8010452 <__ieee754_pow+0x32>
 8010498:	e9dd 3200 	ldrd	r3, r2, [sp]
 801049c:	18db      	adds	r3, r3, r3
 801049e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80104a2:	4152      	adcs	r2, r2
 80104a4:	429d      	cmp	r5, r3
 80104a6:	e7d0      	b.n	801044a <__ieee754_pow+0x2a>
 80104a8:	2d00      	cmp	r5, #0
 80104aa:	da3b      	bge.n	8010524 <__ieee754_pow+0x104>
 80104ac:	4b72      	ldr	r3, [pc, #456]	; (8010678 <__ieee754_pow+0x258>)
 80104ae:	4598      	cmp	r8, r3
 80104b0:	dc51      	bgt.n	8010556 <__ieee754_pow+0x136>
 80104b2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80104b6:	4598      	cmp	r8, r3
 80104b8:	f340 84ab 	ble.w	8010e12 <__ieee754_pow+0x9f2>
 80104bc:	ea4f 5328 	mov.w	r3, r8, asr #20
 80104c0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80104c4:	2b14      	cmp	r3, #20
 80104c6:	dd0f      	ble.n	80104e8 <__ieee754_pow+0xc8>
 80104c8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80104cc:	fa22 f103 	lsr.w	r1, r2, r3
 80104d0:	fa01 f303 	lsl.w	r3, r1, r3
 80104d4:	4293      	cmp	r3, r2
 80104d6:	f040 849c 	bne.w	8010e12 <__ieee754_pow+0x9f2>
 80104da:	f001 0101 	and.w	r1, r1, #1
 80104de:	f1c1 0302 	rsb	r3, r1, #2
 80104e2:	9304      	str	r3, [sp, #16]
 80104e4:	b182      	cbz	r2, 8010508 <__ieee754_pow+0xe8>
 80104e6:	e05f      	b.n	80105a8 <__ieee754_pow+0x188>
 80104e8:	2a00      	cmp	r2, #0
 80104ea:	d15b      	bne.n	80105a4 <__ieee754_pow+0x184>
 80104ec:	f1c3 0314 	rsb	r3, r3, #20
 80104f0:	fa48 f103 	asr.w	r1, r8, r3
 80104f4:	fa01 f303 	lsl.w	r3, r1, r3
 80104f8:	4543      	cmp	r3, r8
 80104fa:	f040 8487 	bne.w	8010e0c <__ieee754_pow+0x9ec>
 80104fe:	f001 0101 	and.w	r1, r1, #1
 8010502:	f1c1 0302 	rsb	r3, r1, #2
 8010506:	9304      	str	r3, [sp, #16]
 8010508:	4b5c      	ldr	r3, [pc, #368]	; (801067c <__ieee754_pow+0x25c>)
 801050a:	4598      	cmp	r8, r3
 801050c:	d132      	bne.n	8010574 <__ieee754_pow+0x154>
 801050e:	f1b9 0f00 	cmp.w	r9, #0
 8010512:	f280 8477 	bge.w	8010e04 <__ieee754_pow+0x9e4>
 8010516:	4959      	ldr	r1, [pc, #356]	; (801067c <__ieee754_pow+0x25c>)
 8010518:	4632      	mov	r2, r6
 801051a:	463b      	mov	r3, r7
 801051c:	2000      	movs	r0, #0
 801051e:	f7f0 f9a5 	bl	800086c <__aeabi_ddiv>
 8010522:	e79c      	b.n	801045e <__ieee754_pow+0x3e>
 8010524:	2300      	movs	r3, #0
 8010526:	9304      	str	r3, [sp, #16]
 8010528:	2a00      	cmp	r2, #0
 801052a:	d13d      	bne.n	80105a8 <__ieee754_pow+0x188>
 801052c:	4b51      	ldr	r3, [pc, #324]	; (8010674 <__ieee754_pow+0x254>)
 801052e:	4598      	cmp	r8, r3
 8010530:	d1ea      	bne.n	8010508 <__ieee754_pow+0xe8>
 8010532:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010536:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801053a:	ea53 030a 	orrs.w	r3, r3, sl
 801053e:	f000 8459 	beq.w	8010df4 <__ieee754_pow+0x9d4>
 8010542:	4b4f      	ldr	r3, [pc, #316]	; (8010680 <__ieee754_pow+0x260>)
 8010544:	429c      	cmp	r4, r3
 8010546:	dd08      	ble.n	801055a <__ieee754_pow+0x13a>
 8010548:	f1b9 0f00 	cmp.w	r9, #0
 801054c:	f2c0 8456 	blt.w	8010dfc <__ieee754_pow+0x9dc>
 8010550:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010554:	e783      	b.n	801045e <__ieee754_pow+0x3e>
 8010556:	2302      	movs	r3, #2
 8010558:	e7e5      	b.n	8010526 <__ieee754_pow+0x106>
 801055a:	f1b9 0f00 	cmp.w	r9, #0
 801055e:	f04f 0000 	mov.w	r0, #0
 8010562:	f04f 0100 	mov.w	r1, #0
 8010566:	f6bf af7a 	bge.w	801045e <__ieee754_pow+0x3e>
 801056a:	e9dd 0300 	ldrd	r0, r3, [sp]
 801056e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010572:	e774      	b.n	801045e <__ieee754_pow+0x3e>
 8010574:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010578:	d106      	bne.n	8010588 <__ieee754_pow+0x168>
 801057a:	4632      	mov	r2, r6
 801057c:	463b      	mov	r3, r7
 801057e:	4630      	mov	r0, r6
 8010580:	4639      	mov	r1, r7
 8010582:	f7f0 f849 	bl	8000618 <__aeabi_dmul>
 8010586:	e76a      	b.n	801045e <__ieee754_pow+0x3e>
 8010588:	4b3e      	ldr	r3, [pc, #248]	; (8010684 <__ieee754_pow+0x264>)
 801058a:	4599      	cmp	r9, r3
 801058c:	d10c      	bne.n	80105a8 <__ieee754_pow+0x188>
 801058e:	2d00      	cmp	r5, #0
 8010590:	db0a      	blt.n	80105a8 <__ieee754_pow+0x188>
 8010592:	ec47 6b10 	vmov	d0, r6, r7
 8010596:	b009      	add	sp, #36	; 0x24
 8010598:	ecbd 8b06 	vpop	{d8-d10}
 801059c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105a0:	f7ff bcda 	b.w	800ff58 <__ieee754_sqrt>
 80105a4:	2300      	movs	r3, #0
 80105a6:	9304      	str	r3, [sp, #16]
 80105a8:	ec47 6b10 	vmov	d0, r6, r7
 80105ac:	f000 fe6a 	bl	8011284 <fabs>
 80105b0:	ec51 0b10 	vmov	r0, r1, d0
 80105b4:	f1ba 0f00 	cmp.w	sl, #0
 80105b8:	d129      	bne.n	801060e <__ieee754_pow+0x1ee>
 80105ba:	b124      	cbz	r4, 80105c6 <__ieee754_pow+0x1a6>
 80105bc:	4b2f      	ldr	r3, [pc, #188]	; (801067c <__ieee754_pow+0x25c>)
 80105be:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80105c2:	429a      	cmp	r2, r3
 80105c4:	d123      	bne.n	801060e <__ieee754_pow+0x1ee>
 80105c6:	f1b9 0f00 	cmp.w	r9, #0
 80105ca:	da05      	bge.n	80105d8 <__ieee754_pow+0x1b8>
 80105cc:	4602      	mov	r2, r0
 80105ce:	460b      	mov	r3, r1
 80105d0:	2000      	movs	r0, #0
 80105d2:	492a      	ldr	r1, [pc, #168]	; (801067c <__ieee754_pow+0x25c>)
 80105d4:	f7f0 f94a 	bl	800086c <__aeabi_ddiv>
 80105d8:	2d00      	cmp	r5, #0
 80105da:	f6bf af40 	bge.w	801045e <__ieee754_pow+0x3e>
 80105de:	9b04      	ldr	r3, [sp, #16]
 80105e0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80105e4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80105e8:	431c      	orrs	r4, r3
 80105ea:	d108      	bne.n	80105fe <__ieee754_pow+0x1de>
 80105ec:	4602      	mov	r2, r0
 80105ee:	460b      	mov	r3, r1
 80105f0:	4610      	mov	r0, r2
 80105f2:	4619      	mov	r1, r3
 80105f4:	f7ef fe58 	bl	80002a8 <__aeabi_dsub>
 80105f8:	4602      	mov	r2, r0
 80105fa:	460b      	mov	r3, r1
 80105fc:	e78f      	b.n	801051e <__ieee754_pow+0xfe>
 80105fe:	9b04      	ldr	r3, [sp, #16]
 8010600:	2b01      	cmp	r3, #1
 8010602:	f47f af2c 	bne.w	801045e <__ieee754_pow+0x3e>
 8010606:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801060a:	4619      	mov	r1, r3
 801060c:	e727      	b.n	801045e <__ieee754_pow+0x3e>
 801060e:	0feb      	lsrs	r3, r5, #31
 8010610:	3b01      	subs	r3, #1
 8010612:	9306      	str	r3, [sp, #24]
 8010614:	9a06      	ldr	r2, [sp, #24]
 8010616:	9b04      	ldr	r3, [sp, #16]
 8010618:	4313      	orrs	r3, r2
 801061a:	d102      	bne.n	8010622 <__ieee754_pow+0x202>
 801061c:	4632      	mov	r2, r6
 801061e:	463b      	mov	r3, r7
 8010620:	e7e6      	b.n	80105f0 <__ieee754_pow+0x1d0>
 8010622:	4b19      	ldr	r3, [pc, #100]	; (8010688 <__ieee754_pow+0x268>)
 8010624:	4598      	cmp	r8, r3
 8010626:	f340 80fb 	ble.w	8010820 <__ieee754_pow+0x400>
 801062a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801062e:	4598      	cmp	r8, r3
 8010630:	4b13      	ldr	r3, [pc, #76]	; (8010680 <__ieee754_pow+0x260>)
 8010632:	dd0c      	ble.n	801064e <__ieee754_pow+0x22e>
 8010634:	429c      	cmp	r4, r3
 8010636:	dc0f      	bgt.n	8010658 <__ieee754_pow+0x238>
 8010638:	f1b9 0f00 	cmp.w	r9, #0
 801063c:	da0f      	bge.n	801065e <__ieee754_pow+0x23e>
 801063e:	2000      	movs	r0, #0
 8010640:	b009      	add	sp, #36	; 0x24
 8010642:	ecbd 8b06 	vpop	{d8-d10}
 8010646:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801064a:	f000 beca 	b.w	80113e2 <__math_oflow>
 801064e:	429c      	cmp	r4, r3
 8010650:	dbf2      	blt.n	8010638 <__ieee754_pow+0x218>
 8010652:	4b0a      	ldr	r3, [pc, #40]	; (801067c <__ieee754_pow+0x25c>)
 8010654:	429c      	cmp	r4, r3
 8010656:	dd19      	ble.n	801068c <__ieee754_pow+0x26c>
 8010658:	f1b9 0f00 	cmp.w	r9, #0
 801065c:	dcef      	bgt.n	801063e <__ieee754_pow+0x21e>
 801065e:	2000      	movs	r0, #0
 8010660:	b009      	add	sp, #36	; 0x24
 8010662:	ecbd 8b06 	vpop	{d8-d10}
 8010666:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801066a:	f000 beb1 	b.w	80113d0 <__math_uflow>
 801066e:	bf00      	nop
 8010670:	fff00000 	.word	0xfff00000
 8010674:	7ff00000 	.word	0x7ff00000
 8010678:	433fffff 	.word	0x433fffff
 801067c:	3ff00000 	.word	0x3ff00000
 8010680:	3fefffff 	.word	0x3fefffff
 8010684:	3fe00000 	.word	0x3fe00000
 8010688:	41e00000 	.word	0x41e00000
 801068c:	4b60      	ldr	r3, [pc, #384]	; (8010810 <__ieee754_pow+0x3f0>)
 801068e:	2200      	movs	r2, #0
 8010690:	f7ef fe0a 	bl	80002a8 <__aeabi_dsub>
 8010694:	a354      	add	r3, pc, #336	; (adr r3, 80107e8 <__ieee754_pow+0x3c8>)
 8010696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801069a:	4604      	mov	r4, r0
 801069c:	460d      	mov	r5, r1
 801069e:	f7ef ffbb 	bl	8000618 <__aeabi_dmul>
 80106a2:	a353      	add	r3, pc, #332	; (adr r3, 80107f0 <__ieee754_pow+0x3d0>)
 80106a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a8:	4606      	mov	r6, r0
 80106aa:	460f      	mov	r7, r1
 80106ac:	4620      	mov	r0, r4
 80106ae:	4629      	mov	r1, r5
 80106b0:	f7ef ffb2 	bl	8000618 <__aeabi_dmul>
 80106b4:	4b57      	ldr	r3, [pc, #348]	; (8010814 <__ieee754_pow+0x3f4>)
 80106b6:	4682      	mov	sl, r0
 80106b8:	468b      	mov	fp, r1
 80106ba:	2200      	movs	r2, #0
 80106bc:	4620      	mov	r0, r4
 80106be:	4629      	mov	r1, r5
 80106c0:	f7ef ffaa 	bl	8000618 <__aeabi_dmul>
 80106c4:	4602      	mov	r2, r0
 80106c6:	460b      	mov	r3, r1
 80106c8:	a14b      	add	r1, pc, #300	; (adr r1, 80107f8 <__ieee754_pow+0x3d8>)
 80106ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80106ce:	f7ef fdeb 	bl	80002a8 <__aeabi_dsub>
 80106d2:	4622      	mov	r2, r4
 80106d4:	462b      	mov	r3, r5
 80106d6:	f7ef ff9f 	bl	8000618 <__aeabi_dmul>
 80106da:	4602      	mov	r2, r0
 80106dc:	460b      	mov	r3, r1
 80106de:	2000      	movs	r0, #0
 80106e0:	494d      	ldr	r1, [pc, #308]	; (8010818 <__ieee754_pow+0x3f8>)
 80106e2:	f7ef fde1 	bl	80002a8 <__aeabi_dsub>
 80106e6:	4622      	mov	r2, r4
 80106e8:	4680      	mov	r8, r0
 80106ea:	4689      	mov	r9, r1
 80106ec:	462b      	mov	r3, r5
 80106ee:	4620      	mov	r0, r4
 80106f0:	4629      	mov	r1, r5
 80106f2:	f7ef ff91 	bl	8000618 <__aeabi_dmul>
 80106f6:	4602      	mov	r2, r0
 80106f8:	460b      	mov	r3, r1
 80106fa:	4640      	mov	r0, r8
 80106fc:	4649      	mov	r1, r9
 80106fe:	f7ef ff8b 	bl	8000618 <__aeabi_dmul>
 8010702:	a33f      	add	r3, pc, #252	; (adr r3, 8010800 <__ieee754_pow+0x3e0>)
 8010704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010708:	f7ef ff86 	bl	8000618 <__aeabi_dmul>
 801070c:	4602      	mov	r2, r0
 801070e:	460b      	mov	r3, r1
 8010710:	4650      	mov	r0, sl
 8010712:	4659      	mov	r1, fp
 8010714:	f7ef fdc8 	bl	80002a8 <__aeabi_dsub>
 8010718:	4602      	mov	r2, r0
 801071a:	460b      	mov	r3, r1
 801071c:	4680      	mov	r8, r0
 801071e:	4689      	mov	r9, r1
 8010720:	4630      	mov	r0, r6
 8010722:	4639      	mov	r1, r7
 8010724:	f7ef fdc2 	bl	80002ac <__adddf3>
 8010728:	2000      	movs	r0, #0
 801072a:	4632      	mov	r2, r6
 801072c:	463b      	mov	r3, r7
 801072e:	4604      	mov	r4, r0
 8010730:	460d      	mov	r5, r1
 8010732:	f7ef fdb9 	bl	80002a8 <__aeabi_dsub>
 8010736:	4602      	mov	r2, r0
 8010738:	460b      	mov	r3, r1
 801073a:	4640      	mov	r0, r8
 801073c:	4649      	mov	r1, r9
 801073e:	f7ef fdb3 	bl	80002a8 <__aeabi_dsub>
 8010742:	9b04      	ldr	r3, [sp, #16]
 8010744:	9a06      	ldr	r2, [sp, #24]
 8010746:	3b01      	subs	r3, #1
 8010748:	4313      	orrs	r3, r2
 801074a:	4682      	mov	sl, r0
 801074c:	468b      	mov	fp, r1
 801074e:	f040 81e7 	bne.w	8010b20 <__ieee754_pow+0x700>
 8010752:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8010808 <__ieee754_pow+0x3e8>
 8010756:	eeb0 8a47 	vmov.f32	s16, s14
 801075a:	eef0 8a67 	vmov.f32	s17, s15
 801075e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010762:	2600      	movs	r6, #0
 8010764:	4632      	mov	r2, r6
 8010766:	463b      	mov	r3, r7
 8010768:	e9dd 0100 	ldrd	r0, r1, [sp]
 801076c:	f7ef fd9c 	bl	80002a8 <__aeabi_dsub>
 8010770:	4622      	mov	r2, r4
 8010772:	462b      	mov	r3, r5
 8010774:	f7ef ff50 	bl	8000618 <__aeabi_dmul>
 8010778:	e9dd 2300 	ldrd	r2, r3, [sp]
 801077c:	4680      	mov	r8, r0
 801077e:	4689      	mov	r9, r1
 8010780:	4650      	mov	r0, sl
 8010782:	4659      	mov	r1, fp
 8010784:	f7ef ff48 	bl	8000618 <__aeabi_dmul>
 8010788:	4602      	mov	r2, r0
 801078a:	460b      	mov	r3, r1
 801078c:	4640      	mov	r0, r8
 801078e:	4649      	mov	r1, r9
 8010790:	f7ef fd8c 	bl	80002ac <__adddf3>
 8010794:	4632      	mov	r2, r6
 8010796:	463b      	mov	r3, r7
 8010798:	4680      	mov	r8, r0
 801079a:	4689      	mov	r9, r1
 801079c:	4620      	mov	r0, r4
 801079e:	4629      	mov	r1, r5
 80107a0:	f7ef ff3a 	bl	8000618 <__aeabi_dmul>
 80107a4:	460b      	mov	r3, r1
 80107a6:	4604      	mov	r4, r0
 80107a8:	460d      	mov	r5, r1
 80107aa:	4602      	mov	r2, r0
 80107ac:	4649      	mov	r1, r9
 80107ae:	4640      	mov	r0, r8
 80107b0:	f7ef fd7c 	bl	80002ac <__adddf3>
 80107b4:	4b19      	ldr	r3, [pc, #100]	; (801081c <__ieee754_pow+0x3fc>)
 80107b6:	4299      	cmp	r1, r3
 80107b8:	ec45 4b19 	vmov	d9, r4, r5
 80107bc:	4606      	mov	r6, r0
 80107be:	460f      	mov	r7, r1
 80107c0:	468b      	mov	fp, r1
 80107c2:	f340 82f0 	ble.w	8010da6 <__ieee754_pow+0x986>
 80107c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80107ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80107ce:	4303      	orrs	r3, r0
 80107d0:	f000 81e4 	beq.w	8010b9c <__ieee754_pow+0x77c>
 80107d4:	ec51 0b18 	vmov	r0, r1, d8
 80107d8:	2200      	movs	r2, #0
 80107da:	2300      	movs	r3, #0
 80107dc:	f7f0 f98e 	bl	8000afc <__aeabi_dcmplt>
 80107e0:	3800      	subs	r0, #0
 80107e2:	bf18      	it	ne
 80107e4:	2001      	movne	r0, #1
 80107e6:	e72b      	b.n	8010640 <__ieee754_pow+0x220>
 80107e8:	60000000 	.word	0x60000000
 80107ec:	3ff71547 	.word	0x3ff71547
 80107f0:	f85ddf44 	.word	0xf85ddf44
 80107f4:	3e54ae0b 	.word	0x3e54ae0b
 80107f8:	55555555 	.word	0x55555555
 80107fc:	3fd55555 	.word	0x3fd55555
 8010800:	652b82fe 	.word	0x652b82fe
 8010804:	3ff71547 	.word	0x3ff71547
 8010808:	00000000 	.word	0x00000000
 801080c:	bff00000 	.word	0xbff00000
 8010810:	3ff00000 	.word	0x3ff00000
 8010814:	3fd00000 	.word	0x3fd00000
 8010818:	3fe00000 	.word	0x3fe00000
 801081c:	408fffff 	.word	0x408fffff
 8010820:	4bd5      	ldr	r3, [pc, #852]	; (8010b78 <__ieee754_pow+0x758>)
 8010822:	402b      	ands	r3, r5
 8010824:	2200      	movs	r2, #0
 8010826:	b92b      	cbnz	r3, 8010834 <__ieee754_pow+0x414>
 8010828:	4bd4      	ldr	r3, [pc, #848]	; (8010b7c <__ieee754_pow+0x75c>)
 801082a:	f7ef fef5 	bl	8000618 <__aeabi_dmul>
 801082e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010832:	460c      	mov	r4, r1
 8010834:	1523      	asrs	r3, r4, #20
 8010836:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801083a:	4413      	add	r3, r2
 801083c:	9305      	str	r3, [sp, #20]
 801083e:	4bd0      	ldr	r3, [pc, #832]	; (8010b80 <__ieee754_pow+0x760>)
 8010840:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010844:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010848:	429c      	cmp	r4, r3
 801084a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801084e:	dd08      	ble.n	8010862 <__ieee754_pow+0x442>
 8010850:	4bcc      	ldr	r3, [pc, #816]	; (8010b84 <__ieee754_pow+0x764>)
 8010852:	429c      	cmp	r4, r3
 8010854:	f340 8162 	ble.w	8010b1c <__ieee754_pow+0x6fc>
 8010858:	9b05      	ldr	r3, [sp, #20]
 801085a:	3301      	adds	r3, #1
 801085c:	9305      	str	r3, [sp, #20]
 801085e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010862:	2400      	movs	r4, #0
 8010864:	00e3      	lsls	r3, r4, #3
 8010866:	9307      	str	r3, [sp, #28]
 8010868:	4bc7      	ldr	r3, [pc, #796]	; (8010b88 <__ieee754_pow+0x768>)
 801086a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801086e:	ed93 7b00 	vldr	d7, [r3]
 8010872:	4629      	mov	r1, r5
 8010874:	ec53 2b17 	vmov	r2, r3, d7
 8010878:	eeb0 9a47 	vmov.f32	s18, s14
 801087c:	eef0 9a67 	vmov.f32	s19, s15
 8010880:	4682      	mov	sl, r0
 8010882:	f7ef fd11 	bl	80002a8 <__aeabi_dsub>
 8010886:	4652      	mov	r2, sl
 8010888:	4606      	mov	r6, r0
 801088a:	460f      	mov	r7, r1
 801088c:	462b      	mov	r3, r5
 801088e:	ec51 0b19 	vmov	r0, r1, d9
 8010892:	f7ef fd0b 	bl	80002ac <__adddf3>
 8010896:	4602      	mov	r2, r0
 8010898:	460b      	mov	r3, r1
 801089a:	2000      	movs	r0, #0
 801089c:	49bb      	ldr	r1, [pc, #748]	; (8010b8c <__ieee754_pow+0x76c>)
 801089e:	f7ef ffe5 	bl	800086c <__aeabi_ddiv>
 80108a2:	ec41 0b1a 	vmov	d10, r0, r1
 80108a6:	4602      	mov	r2, r0
 80108a8:	460b      	mov	r3, r1
 80108aa:	4630      	mov	r0, r6
 80108ac:	4639      	mov	r1, r7
 80108ae:	f7ef feb3 	bl	8000618 <__aeabi_dmul>
 80108b2:	2300      	movs	r3, #0
 80108b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108b8:	9302      	str	r3, [sp, #8]
 80108ba:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80108be:	46ab      	mov	fp, r5
 80108c0:	106d      	asrs	r5, r5, #1
 80108c2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80108c6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80108ca:	ec41 0b18 	vmov	d8, r0, r1
 80108ce:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80108d2:	2200      	movs	r2, #0
 80108d4:	4640      	mov	r0, r8
 80108d6:	4649      	mov	r1, r9
 80108d8:	4614      	mov	r4, r2
 80108da:	461d      	mov	r5, r3
 80108dc:	f7ef fe9c 	bl	8000618 <__aeabi_dmul>
 80108e0:	4602      	mov	r2, r0
 80108e2:	460b      	mov	r3, r1
 80108e4:	4630      	mov	r0, r6
 80108e6:	4639      	mov	r1, r7
 80108e8:	f7ef fcde 	bl	80002a8 <__aeabi_dsub>
 80108ec:	ec53 2b19 	vmov	r2, r3, d9
 80108f0:	4606      	mov	r6, r0
 80108f2:	460f      	mov	r7, r1
 80108f4:	4620      	mov	r0, r4
 80108f6:	4629      	mov	r1, r5
 80108f8:	f7ef fcd6 	bl	80002a8 <__aeabi_dsub>
 80108fc:	4602      	mov	r2, r0
 80108fe:	460b      	mov	r3, r1
 8010900:	4650      	mov	r0, sl
 8010902:	4659      	mov	r1, fp
 8010904:	f7ef fcd0 	bl	80002a8 <__aeabi_dsub>
 8010908:	4642      	mov	r2, r8
 801090a:	464b      	mov	r3, r9
 801090c:	f7ef fe84 	bl	8000618 <__aeabi_dmul>
 8010910:	4602      	mov	r2, r0
 8010912:	460b      	mov	r3, r1
 8010914:	4630      	mov	r0, r6
 8010916:	4639      	mov	r1, r7
 8010918:	f7ef fcc6 	bl	80002a8 <__aeabi_dsub>
 801091c:	ec53 2b1a 	vmov	r2, r3, d10
 8010920:	f7ef fe7a 	bl	8000618 <__aeabi_dmul>
 8010924:	ec53 2b18 	vmov	r2, r3, d8
 8010928:	ec41 0b19 	vmov	d9, r0, r1
 801092c:	ec51 0b18 	vmov	r0, r1, d8
 8010930:	f7ef fe72 	bl	8000618 <__aeabi_dmul>
 8010934:	a37c      	add	r3, pc, #496	; (adr r3, 8010b28 <__ieee754_pow+0x708>)
 8010936:	e9d3 2300 	ldrd	r2, r3, [r3]
 801093a:	4604      	mov	r4, r0
 801093c:	460d      	mov	r5, r1
 801093e:	f7ef fe6b 	bl	8000618 <__aeabi_dmul>
 8010942:	a37b      	add	r3, pc, #492	; (adr r3, 8010b30 <__ieee754_pow+0x710>)
 8010944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010948:	f7ef fcb0 	bl	80002ac <__adddf3>
 801094c:	4622      	mov	r2, r4
 801094e:	462b      	mov	r3, r5
 8010950:	f7ef fe62 	bl	8000618 <__aeabi_dmul>
 8010954:	a378      	add	r3, pc, #480	; (adr r3, 8010b38 <__ieee754_pow+0x718>)
 8010956:	e9d3 2300 	ldrd	r2, r3, [r3]
 801095a:	f7ef fca7 	bl	80002ac <__adddf3>
 801095e:	4622      	mov	r2, r4
 8010960:	462b      	mov	r3, r5
 8010962:	f7ef fe59 	bl	8000618 <__aeabi_dmul>
 8010966:	a376      	add	r3, pc, #472	; (adr r3, 8010b40 <__ieee754_pow+0x720>)
 8010968:	e9d3 2300 	ldrd	r2, r3, [r3]
 801096c:	f7ef fc9e 	bl	80002ac <__adddf3>
 8010970:	4622      	mov	r2, r4
 8010972:	462b      	mov	r3, r5
 8010974:	f7ef fe50 	bl	8000618 <__aeabi_dmul>
 8010978:	a373      	add	r3, pc, #460	; (adr r3, 8010b48 <__ieee754_pow+0x728>)
 801097a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801097e:	f7ef fc95 	bl	80002ac <__adddf3>
 8010982:	4622      	mov	r2, r4
 8010984:	462b      	mov	r3, r5
 8010986:	f7ef fe47 	bl	8000618 <__aeabi_dmul>
 801098a:	a371      	add	r3, pc, #452	; (adr r3, 8010b50 <__ieee754_pow+0x730>)
 801098c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010990:	f7ef fc8c 	bl	80002ac <__adddf3>
 8010994:	4622      	mov	r2, r4
 8010996:	4606      	mov	r6, r0
 8010998:	460f      	mov	r7, r1
 801099a:	462b      	mov	r3, r5
 801099c:	4620      	mov	r0, r4
 801099e:	4629      	mov	r1, r5
 80109a0:	f7ef fe3a 	bl	8000618 <__aeabi_dmul>
 80109a4:	4602      	mov	r2, r0
 80109a6:	460b      	mov	r3, r1
 80109a8:	4630      	mov	r0, r6
 80109aa:	4639      	mov	r1, r7
 80109ac:	f7ef fe34 	bl	8000618 <__aeabi_dmul>
 80109b0:	4642      	mov	r2, r8
 80109b2:	4604      	mov	r4, r0
 80109b4:	460d      	mov	r5, r1
 80109b6:	464b      	mov	r3, r9
 80109b8:	ec51 0b18 	vmov	r0, r1, d8
 80109bc:	f7ef fc76 	bl	80002ac <__adddf3>
 80109c0:	ec53 2b19 	vmov	r2, r3, d9
 80109c4:	f7ef fe28 	bl	8000618 <__aeabi_dmul>
 80109c8:	4622      	mov	r2, r4
 80109ca:	462b      	mov	r3, r5
 80109cc:	f7ef fc6e 	bl	80002ac <__adddf3>
 80109d0:	4642      	mov	r2, r8
 80109d2:	4682      	mov	sl, r0
 80109d4:	468b      	mov	fp, r1
 80109d6:	464b      	mov	r3, r9
 80109d8:	4640      	mov	r0, r8
 80109da:	4649      	mov	r1, r9
 80109dc:	f7ef fe1c 	bl	8000618 <__aeabi_dmul>
 80109e0:	4b6b      	ldr	r3, [pc, #428]	; (8010b90 <__ieee754_pow+0x770>)
 80109e2:	2200      	movs	r2, #0
 80109e4:	4606      	mov	r6, r0
 80109e6:	460f      	mov	r7, r1
 80109e8:	f7ef fc60 	bl	80002ac <__adddf3>
 80109ec:	4652      	mov	r2, sl
 80109ee:	465b      	mov	r3, fp
 80109f0:	f7ef fc5c 	bl	80002ac <__adddf3>
 80109f4:	2000      	movs	r0, #0
 80109f6:	4604      	mov	r4, r0
 80109f8:	460d      	mov	r5, r1
 80109fa:	4602      	mov	r2, r0
 80109fc:	460b      	mov	r3, r1
 80109fe:	4640      	mov	r0, r8
 8010a00:	4649      	mov	r1, r9
 8010a02:	f7ef fe09 	bl	8000618 <__aeabi_dmul>
 8010a06:	4b62      	ldr	r3, [pc, #392]	; (8010b90 <__ieee754_pow+0x770>)
 8010a08:	4680      	mov	r8, r0
 8010a0a:	4689      	mov	r9, r1
 8010a0c:	2200      	movs	r2, #0
 8010a0e:	4620      	mov	r0, r4
 8010a10:	4629      	mov	r1, r5
 8010a12:	f7ef fc49 	bl	80002a8 <__aeabi_dsub>
 8010a16:	4632      	mov	r2, r6
 8010a18:	463b      	mov	r3, r7
 8010a1a:	f7ef fc45 	bl	80002a8 <__aeabi_dsub>
 8010a1e:	4602      	mov	r2, r0
 8010a20:	460b      	mov	r3, r1
 8010a22:	4650      	mov	r0, sl
 8010a24:	4659      	mov	r1, fp
 8010a26:	f7ef fc3f 	bl	80002a8 <__aeabi_dsub>
 8010a2a:	ec53 2b18 	vmov	r2, r3, d8
 8010a2e:	f7ef fdf3 	bl	8000618 <__aeabi_dmul>
 8010a32:	4622      	mov	r2, r4
 8010a34:	4606      	mov	r6, r0
 8010a36:	460f      	mov	r7, r1
 8010a38:	462b      	mov	r3, r5
 8010a3a:	ec51 0b19 	vmov	r0, r1, d9
 8010a3e:	f7ef fdeb 	bl	8000618 <__aeabi_dmul>
 8010a42:	4602      	mov	r2, r0
 8010a44:	460b      	mov	r3, r1
 8010a46:	4630      	mov	r0, r6
 8010a48:	4639      	mov	r1, r7
 8010a4a:	f7ef fc2f 	bl	80002ac <__adddf3>
 8010a4e:	4606      	mov	r6, r0
 8010a50:	460f      	mov	r7, r1
 8010a52:	4602      	mov	r2, r0
 8010a54:	460b      	mov	r3, r1
 8010a56:	4640      	mov	r0, r8
 8010a58:	4649      	mov	r1, r9
 8010a5a:	f7ef fc27 	bl	80002ac <__adddf3>
 8010a5e:	a33e      	add	r3, pc, #248	; (adr r3, 8010b58 <__ieee754_pow+0x738>)
 8010a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a64:	2000      	movs	r0, #0
 8010a66:	4604      	mov	r4, r0
 8010a68:	460d      	mov	r5, r1
 8010a6a:	f7ef fdd5 	bl	8000618 <__aeabi_dmul>
 8010a6e:	4642      	mov	r2, r8
 8010a70:	ec41 0b18 	vmov	d8, r0, r1
 8010a74:	464b      	mov	r3, r9
 8010a76:	4620      	mov	r0, r4
 8010a78:	4629      	mov	r1, r5
 8010a7a:	f7ef fc15 	bl	80002a8 <__aeabi_dsub>
 8010a7e:	4602      	mov	r2, r0
 8010a80:	460b      	mov	r3, r1
 8010a82:	4630      	mov	r0, r6
 8010a84:	4639      	mov	r1, r7
 8010a86:	f7ef fc0f 	bl	80002a8 <__aeabi_dsub>
 8010a8a:	a335      	add	r3, pc, #212	; (adr r3, 8010b60 <__ieee754_pow+0x740>)
 8010a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a90:	f7ef fdc2 	bl	8000618 <__aeabi_dmul>
 8010a94:	a334      	add	r3, pc, #208	; (adr r3, 8010b68 <__ieee754_pow+0x748>)
 8010a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a9a:	4606      	mov	r6, r0
 8010a9c:	460f      	mov	r7, r1
 8010a9e:	4620      	mov	r0, r4
 8010aa0:	4629      	mov	r1, r5
 8010aa2:	f7ef fdb9 	bl	8000618 <__aeabi_dmul>
 8010aa6:	4602      	mov	r2, r0
 8010aa8:	460b      	mov	r3, r1
 8010aaa:	4630      	mov	r0, r6
 8010aac:	4639      	mov	r1, r7
 8010aae:	f7ef fbfd 	bl	80002ac <__adddf3>
 8010ab2:	9a07      	ldr	r2, [sp, #28]
 8010ab4:	4b37      	ldr	r3, [pc, #220]	; (8010b94 <__ieee754_pow+0x774>)
 8010ab6:	4413      	add	r3, r2
 8010ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010abc:	f7ef fbf6 	bl	80002ac <__adddf3>
 8010ac0:	4682      	mov	sl, r0
 8010ac2:	9805      	ldr	r0, [sp, #20]
 8010ac4:	468b      	mov	fp, r1
 8010ac6:	f7ef fd3d 	bl	8000544 <__aeabi_i2d>
 8010aca:	9a07      	ldr	r2, [sp, #28]
 8010acc:	4b32      	ldr	r3, [pc, #200]	; (8010b98 <__ieee754_pow+0x778>)
 8010ace:	4413      	add	r3, r2
 8010ad0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010ad4:	4606      	mov	r6, r0
 8010ad6:	460f      	mov	r7, r1
 8010ad8:	4652      	mov	r2, sl
 8010ada:	465b      	mov	r3, fp
 8010adc:	ec51 0b18 	vmov	r0, r1, d8
 8010ae0:	f7ef fbe4 	bl	80002ac <__adddf3>
 8010ae4:	4642      	mov	r2, r8
 8010ae6:	464b      	mov	r3, r9
 8010ae8:	f7ef fbe0 	bl	80002ac <__adddf3>
 8010aec:	4632      	mov	r2, r6
 8010aee:	463b      	mov	r3, r7
 8010af0:	f7ef fbdc 	bl	80002ac <__adddf3>
 8010af4:	2000      	movs	r0, #0
 8010af6:	4632      	mov	r2, r6
 8010af8:	463b      	mov	r3, r7
 8010afa:	4604      	mov	r4, r0
 8010afc:	460d      	mov	r5, r1
 8010afe:	f7ef fbd3 	bl	80002a8 <__aeabi_dsub>
 8010b02:	4642      	mov	r2, r8
 8010b04:	464b      	mov	r3, r9
 8010b06:	f7ef fbcf 	bl	80002a8 <__aeabi_dsub>
 8010b0a:	ec53 2b18 	vmov	r2, r3, d8
 8010b0e:	f7ef fbcb 	bl	80002a8 <__aeabi_dsub>
 8010b12:	4602      	mov	r2, r0
 8010b14:	460b      	mov	r3, r1
 8010b16:	4650      	mov	r0, sl
 8010b18:	4659      	mov	r1, fp
 8010b1a:	e610      	b.n	801073e <__ieee754_pow+0x31e>
 8010b1c:	2401      	movs	r4, #1
 8010b1e:	e6a1      	b.n	8010864 <__ieee754_pow+0x444>
 8010b20:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8010b70 <__ieee754_pow+0x750>
 8010b24:	e617      	b.n	8010756 <__ieee754_pow+0x336>
 8010b26:	bf00      	nop
 8010b28:	4a454eef 	.word	0x4a454eef
 8010b2c:	3fca7e28 	.word	0x3fca7e28
 8010b30:	93c9db65 	.word	0x93c9db65
 8010b34:	3fcd864a 	.word	0x3fcd864a
 8010b38:	a91d4101 	.word	0xa91d4101
 8010b3c:	3fd17460 	.word	0x3fd17460
 8010b40:	518f264d 	.word	0x518f264d
 8010b44:	3fd55555 	.word	0x3fd55555
 8010b48:	db6fabff 	.word	0xdb6fabff
 8010b4c:	3fdb6db6 	.word	0x3fdb6db6
 8010b50:	33333303 	.word	0x33333303
 8010b54:	3fe33333 	.word	0x3fe33333
 8010b58:	e0000000 	.word	0xe0000000
 8010b5c:	3feec709 	.word	0x3feec709
 8010b60:	dc3a03fd 	.word	0xdc3a03fd
 8010b64:	3feec709 	.word	0x3feec709
 8010b68:	145b01f5 	.word	0x145b01f5
 8010b6c:	be3e2fe0 	.word	0xbe3e2fe0
 8010b70:	00000000 	.word	0x00000000
 8010b74:	3ff00000 	.word	0x3ff00000
 8010b78:	7ff00000 	.word	0x7ff00000
 8010b7c:	43400000 	.word	0x43400000
 8010b80:	0003988e 	.word	0x0003988e
 8010b84:	000bb679 	.word	0x000bb679
 8010b88:	08015190 	.word	0x08015190
 8010b8c:	3ff00000 	.word	0x3ff00000
 8010b90:	40080000 	.word	0x40080000
 8010b94:	080151b0 	.word	0x080151b0
 8010b98:	080151a0 	.word	0x080151a0
 8010b9c:	a3b3      	add	r3, pc, #716	; (adr r3, 8010e6c <__ieee754_pow+0xa4c>)
 8010b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ba2:	4640      	mov	r0, r8
 8010ba4:	4649      	mov	r1, r9
 8010ba6:	f7ef fb81 	bl	80002ac <__adddf3>
 8010baa:	4622      	mov	r2, r4
 8010bac:	ec41 0b1a 	vmov	d10, r0, r1
 8010bb0:	462b      	mov	r3, r5
 8010bb2:	4630      	mov	r0, r6
 8010bb4:	4639      	mov	r1, r7
 8010bb6:	f7ef fb77 	bl	80002a8 <__aeabi_dsub>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	460b      	mov	r3, r1
 8010bbe:	ec51 0b1a 	vmov	r0, r1, d10
 8010bc2:	f7ef ffb9 	bl	8000b38 <__aeabi_dcmpgt>
 8010bc6:	2800      	cmp	r0, #0
 8010bc8:	f47f ae04 	bne.w	80107d4 <__ieee754_pow+0x3b4>
 8010bcc:	4aa2      	ldr	r2, [pc, #648]	; (8010e58 <__ieee754_pow+0xa38>)
 8010bce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010bd2:	4293      	cmp	r3, r2
 8010bd4:	f340 8107 	ble.w	8010de6 <__ieee754_pow+0x9c6>
 8010bd8:	151b      	asrs	r3, r3, #20
 8010bda:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010bde:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010be2:	fa4a fa03 	asr.w	sl, sl, r3
 8010be6:	44da      	add	sl, fp
 8010be8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8010bec:	489b      	ldr	r0, [pc, #620]	; (8010e5c <__ieee754_pow+0xa3c>)
 8010bee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8010bf2:	4108      	asrs	r0, r1
 8010bf4:	ea00 030a 	and.w	r3, r0, sl
 8010bf8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8010bfc:	f1c1 0114 	rsb	r1, r1, #20
 8010c00:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010c04:	fa4a fa01 	asr.w	sl, sl, r1
 8010c08:	f1bb 0f00 	cmp.w	fp, #0
 8010c0c:	f04f 0200 	mov.w	r2, #0
 8010c10:	4620      	mov	r0, r4
 8010c12:	4629      	mov	r1, r5
 8010c14:	bfb8      	it	lt
 8010c16:	f1ca 0a00 	rsblt	sl, sl, #0
 8010c1a:	f7ef fb45 	bl	80002a8 <__aeabi_dsub>
 8010c1e:	ec41 0b19 	vmov	d9, r0, r1
 8010c22:	4642      	mov	r2, r8
 8010c24:	464b      	mov	r3, r9
 8010c26:	ec51 0b19 	vmov	r0, r1, d9
 8010c2a:	f7ef fb3f 	bl	80002ac <__adddf3>
 8010c2e:	a37a      	add	r3, pc, #488	; (adr r3, 8010e18 <__ieee754_pow+0x9f8>)
 8010c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c34:	2000      	movs	r0, #0
 8010c36:	4604      	mov	r4, r0
 8010c38:	460d      	mov	r5, r1
 8010c3a:	f7ef fced 	bl	8000618 <__aeabi_dmul>
 8010c3e:	ec53 2b19 	vmov	r2, r3, d9
 8010c42:	4606      	mov	r6, r0
 8010c44:	460f      	mov	r7, r1
 8010c46:	4620      	mov	r0, r4
 8010c48:	4629      	mov	r1, r5
 8010c4a:	f7ef fb2d 	bl	80002a8 <__aeabi_dsub>
 8010c4e:	4602      	mov	r2, r0
 8010c50:	460b      	mov	r3, r1
 8010c52:	4640      	mov	r0, r8
 8010c54:	4649      	mov	r1, r9
 8010c56:	f7ef fb27 	bl	80002a8 <__aeabi_dsub>
 8010c5a:	a371      	add	r3, pc, #452	; (adr r3, 8010e20 <__ieee754_pow+0xa00>)
 8010c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c60:	f7ef fcda 	bl	8000618 <__aeabi_dmul>
 8010c64:	a370      	add	r3, pc, #448	; (adr r3, 8010e28 <__ieee754_pow+0xa08>)
 8010c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c6a:	4680      	mov	r8, r0
 8010c6c:	4689      	mov	r9, r1
 8010c6e:	4620      	mov	r0, r4
 8010c70:	4629      	mov	r1, r5
 8010c72:	f7ef fcd1 	bl	8000618 <__aeabi_dmul>
 8010c76:	4602      	mov	r2, r0
 8010c78:	460b      	mov	r3, r1
 8010c7a:	4640      	mov	r0, r8
 8010c7c:	4649      	mov	r1, r9
 8010c7e:	f7ef fb15 	bl	80002ac <__adddf3>
 8010c82:	4604      	mov	r4, r0
 8010c84:	460d      	mov	r5, r1
 8010c86:	4602      	mov	r2, r0
 8010c88:	460b      	mov	r3, r1
 8010c8a:	4630      	mov	r0, r6
 8010c8c:	4639      	mov	r1, r7
 8010c8e:	f7ef fb0d 	bl	80002ac <__adddf3>
 8010c92:	4632      	mov	r2, r6
 8010c94:	463b      	mov	r3, r7
 8010c96:	4680      	mov	r8, r0
 8010c98:	4689      	mov	r9, r1
 8010c9a:	f7ef fb05 	bl	80002a8 <__aeabi_dsub>
 8010c9e:	4602      	mov	r2, r0
 8010ca0:	460b      	mov	r3, r1
 8010ca2:	4620      	mov	r0, r4
 8010ca4:	4629      	mov	r1, r5
 8010ca6:	f7ef faff 	bl	80002a8 <__aeabi_dsub>
 8010caa:	4642      	mov	r2, r8
 8010cac:	4606      	mov	r6, r0
 8010cae:	460f      	mov	r7, r1
 8010cb0:	464b      	mov	r3, r9
 8010cb2:	4640      	mov	r0, r8
 8010cb4:	4649      	mov	r1, r9
 8010cb6:	f7ef fcaf 	bl	8000618 <__aeabi_dmul>
 8010cba:	a35d      	add	r3, pc, #372	; (adr r3, 8010e30 <__ieee754_pow+0xa10>)
 8010cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cc0:	4604      	mov	r4, r0
 8010cc2:	460d      	mov	r5, r1
 8010cc4:	f7ef fca8 	bl	8000618 <__aeabi_dmul>
 8010cc8:	a35b      	add	r3, pc, #364	; (adr r3, 8010e38 <__ieee754_pow+0xa18>)
 8010cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cce:	f7ef faeb 	bl	80002a8 <__aeabi_dsub>
 8010cd2:	4622      	mov	r2, r4
 8010cd4:	462b      	mov	r3, r5
 8010cd6:	f7ef fc9f 	bl	8000618 <__aeabi_dmul>
 8010cda:	a359      	add	r3, pc, #356	; (adr r3, 8010e40 <__ieee754_pow+0xa20>)
 8010cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ce0:	f7ef fae4 	bl	80002ac <__adddf3>
 8010ce4:	4622      	mov	r2, r4
 8010ce6:	462b      	mov	r3, r5
 8010ce8:	f7ef fc96 	bl	8000618 <__aeabi_dmul>
 8010cec:	a356      	add	r3, pc, #344	; (adr r3, 8010e48 <__ieee754_pow+0xa28>)
 8010cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cf2:	f7ef fad9 	bl	80002a8 <__aeabi_dsub>
 8010cf6:	4622      	mov	r2, r4
 8010cf8:	462b      	mov	r3, r5
 8010cfa:	f7ef fc8d 	bl	8000618 <__aeabi_dmul>
 8010cfe:	a354      	add	r3, pc, #336	; (adr r3, 8010e50 <__ieee754_pow+0xa30>)
 8010d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d04:	f7ef fad2 	bl	80002ac <__adddf3>
 8010d08:	4622      	mov	r2, r4
 8010d0a:	462b      	mov	r3, r5
 8010d0c:	f7ef fc84 	bl	8000618 <__aeabi_dmul>
 8010d10:	4602      	mov	r2, r0
 8010d12:	460b      	mov	r3, r1
 8010d14:	4640      	mov	r0, r8
 8010d16:	4649      	mov	r1, r9
 8010d18:	f7ef fac6 	bl	80002a8 <__aeabi_dsub>
 8010d1c:	4604      	mov	r4, r0
 8010d1e:	460d      	mov	r5, r1
 8010d20:	4602      	mov	r2, r0
 8010d22:	460b      	mov	r3, r1
 8010d24:	4640      	mov	r0, r8
 8010d26:	4649      	mov	r1, r9
 8010d28:	f7ef fc76 	bl	8000618 <__aeabi_dmul>
 8010d2c:	2200      	movs	r2, #0
 8010d2e:	ec41 0b19 	vmov	d9, r0, r1
 8010d32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010d36:	4620      	mov	r0, r4
 8010d38:	4629      	mov	r1, r5
 8010d3a:	f7ef fab5 	bl	80002a8 <__aeabi_dsub>
 8010d3e:	4602      	mov	r2, r0
 8010d40:	460b      	mov	r3, r1
 8010d42:	ec51 0b19 	vmov	r0, r1, d9
 8010d46:	f7ef fd91 	bl	800086c <__aeabi_ddiv>
 8010d4a:	4632      	mov	r2, r6
 8010d4c:	4604      	mov	r4, r0
 8010d4e:	460d      	mov	r5, r1
 8010d50:	463b      	mov	r3, r7
 8010d52:	4640      	mov	r0, r8
 8010d54:	4649      	mov	r1, r9
 8010d56:	f7ef fc5f 	bl	8000618 <__aeabi_dmul>
 8010d5a:	4632      	mov	r2, r6
 8010d5c:	463b      	mov	r3, r7
 8010d5e:	f7ef faa5 	bl	80002ac <__adddf3>
 8010d62:	4602      	mov	r2, r0
 8010d64:	460b      	mov	r3, r1
 8010d66:	4620      	mov	r0, r4
 8010d68:	4629      	mov	r1, r5
 8010d6a:	f7ef fa9d 	bl	80002a8 <__aeabi_dsub>
 8010d6e:	4642      	mov	r2, r8
 8010d70:	464b      	mov	r3, r9
 8010d72:	f7ef fa99 	bl	80002a8 <__aeabi_dsub>
 8010d76:	460b      	mov	r3, r1
 8010d78:	4602      	mov	r2, r0
 8010d7a:	4939      	ldr	r1, [pc, #228]	; (8010e60 <__ieee754_pow+0xa40>)
 8010d7c:	2000      	movs	r0, #0
 8010d7e:	f7ef fa93 	bl	80002a8 <__aeabi_dsub>
 8010d82:	ec41 0b10 	vmov	d0, r0, r1
 8010d86:	ee10 3a90 	vmov	r3, s1
 8010d8a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8010d8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010d92:	da2b      	bge.n	8010dec <__ieee754_pow+0x9cc>
 8010d94:	4650      	mov	r0, sl
 8010d96:	f000 fa7f 	bl	8011298 <scalbn>
 8010d9a:	ec51 0b10 	vmov	r0, r1, d0
 8010d9e:	ec53 2b18 	vmov	r2, r3, d8
 8010da2:	f7ff bbee 	b.w	8010582 <__ieee754_pow+0x162>
 8010da6:	4b2f      	ldr	r3, [pc, #188]	; (8010e64 <__ieee754_pow+0xa44>)
 8010da8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010dac:	429e      	cmp	r6, r3
 8010dae:	f77f af0d 	ble.w	8010bcc <__ieee754_pow+0x7ac>
 8010db2:	4b2d      	ldr	r3, [pc, #180]	; (8010e68 <__ieee754_pow+0xa48>)
 8010db4:	440b      	add	r3, r1
 8010db6:	4303      	orrs	r3, r0
 8010db8:	d009      	beq.n	8010dce <__ieee754_pow+0x9ae>
 8010dba:	ec51 0b18 	vmov	r0, r1, d8
 8010dbe:	2200      	movs	r2, #0
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	f7ef fe9b 	bl	8000afc <__aeabi_dcmplt>
 8010dc6:	3800      	subs	r0, #0
 8010dc8:	bf18      	it	ne
 8010dca:	2001      	movne	r0, #1
 8010dcc:	e448      	b.n	8010660 <__ieee754_pow+0x240>
 8010dce:	4622      	mov	r2, r4
 8010dd0:	462b      	mov	r3, r5
 8010dd2:	f7ef fa69 	bl	80002a8 <__aeabi_dsub>
 8010dd6:	4642      	mov	r2, r8
 8010dd8:	464b      	mov	r3, r9
 8010dda:	f7ef fea3 	bl	8000b24 <__aeabi_dcmpge>
 8010dde:	2800      	cmp	r0, #0
 8010de0:	f43f aef4 	beq.w	8010bcc <__ieee754_pow+0x7ac>
 8010de4:	e7e9      	b.n	8010dba <__ieee754_pow+0x99a>
 8010de6:	f04f 0a00 	mov.w	sl, #0
 8010dea:	e71a      	b.n	8010c22 <__ieee754_pow+0x802>
 8010dec:	ec51 0b10 	vmov	r0, r1, d0
 8010df0:	4619      	mov	r1, r3
 8010df2:	e7d4      	b.n	8010d9e <__ieee754_pow+0x97e>
 8010df4:	491a      	ldr	r1, [pc, #104]	; (8010e60 <__ieee754_pow+0xa40>)
 8010df6:	2000      	movs	r0, #0
 8010df8:	f7ff bb31 	b.w	801045e <__ieee754_pow+0x3e>
 8010dfc:	2000      	movs	r0, #0
 8010dfe:	2100      	movs	r1, #0
 8010e00:	f7ff bb2d 	b.w	801045e <__ieee754_pow+0x3e>
 8010e04:	4630      	mov	r0, r6
 8010e06:	4639      	mov	r1, r7
 8010e08:	f7ff bb29 	b.w	801045e <__ieee754_pow+0x3e>
 8010e0c:	9204      	str	r2, [sp, #16]
 8010e0e:	f7ff bb7b 	b.w	8010508 <__ieee754_pow+0xe8>
 8010e12:	2300      	movs	r3, #0
 8010e14:	f7ff bb65 	b.w	80104e2 <__ieee754_pow+0xc2>
 8010e18:	00000000 	.word	0x00000000
 8010e1c:	3fe62e43 	.word	0x3fe62e43
 8010e20:	fefa39ef 	.word	0xfefa39ef
 8010e24:	3fe62e42 	.word	0x3fe62e42
 8010e28:	0ca86c39 	.word	0x0ca86c39
 8010e2c:	be205c61 	.word	0xbe205c61
 8010e30:	72bea4d0 	.word	0x72bea4d0
 8010e34:	3e663769 	.word	0x3e663769
 8010e38:	c5d26bf1 	.word	0xc5d26bf1
 8010e3c:	3ebbbd41 	.word	0x3ebbbd41
 8010e40:	af25de2c 	.word	0xaf25de2c
 8010e44:	3f11566a 	.word	0x3f11566a
 8010e48:	16bebd93 	.word	0x16bebd93
 8010e4c:	3f66c16c 	.word	0x3f66c16c
 8010e50:	5555553e 	.word	0x5555553e
 8010e54:	3fc55555 	.word	0x3fc55555
 8010e58:	3fe00000 	.word	0x3fe00000
 8010e5c:	fff00000 	.word	0xfff00000
 8010e60:	3ff00000 	.word	0x3ff00000
 8010e64:	4090cbff 	.word	0x4090cbff
 8010e68:	3f6f3400 	.word	0x3f6f3400
 8010e6c:	652b82fe 	.word	0x652b82fe
 8010e70:	3c971547 	.word	0x3c971547
 8010e74:	00000000 	.word	0x00000000

08010e78 <__ieee754_rem_pio2>:
 8010e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e7c:	ed2d 8b02 	vpush	{d8}
 8010e80:	ec55 4b10 	vmov	r4, r5, d0
 8010e84:	4bca      	ldr	r3, [pc, #808]	; (80111b0 <__ieee754_rem_pio2+0x338>)
 8010e86:	b08b      	sub	sp, #44	; 0x2c
 8010e88:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8010e8c:	4598      	cmp	r8, r3
 8010e8e:	4682      	mov	sl, r0
 8010e90:	9502      	str	r5, [sp, #8]
 8010e92:	dc08      	bgt.n	8010ea6 <__ieee754_rem_pio2+0x2e>
 8010e94:	2200      	movs	r2, #0
 8010e96:	2300      	movs	r3, #0
 8010e98:	ed80 0b00 	vstr	d0, [r0]
 8010e9c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010ea0:	f04f 0b00 	mov.w	fp, #0
 8010ea4:	e028      	b.n	8010ef8 <__ieee754_rem_pio2+0x80>
 8010ea6:	4bc3      	ldr	r3, [pc, #780]	; (80111b4 <__ieee754_rem_pio2+0x33c>)
 8010ea8:	4598      	cmp	r8, r3
 8010eaa:	dc78      	bgt.n	8010f9e <__ieee754_rem_pio2+0x126>
 8010eac:	9b02      	ldr	r3, [sp, #8]
 8010eae:	4ec2      	ldr	r6, [pc, #776]	; (80111b8 <__ieee754_rem_pio2+0x340>)
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	ee10 0a10 	vmov	r0, s0
 8010eb6:	a3b0      	add	r3, pc, #704	; (adr r3, 8011178 <__ieee754_rem_pio2+0x300>)
 8010eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ebc:	4629      	mov	r1, r5
 8010ebe:	dd39      	ble.n	8010f34 <__ieee754_rem_pio2+0xbc>
 8010ec0:	f7ef f9f2 	bl	80002a8 <__aeabi_dsub>
 8010ec4:	45b0      	cmp	r8, r6
 8010ec6:	4604      	mov	r4, r0
 8010ec8:	460d      	mov	r5, r1
 8010eca:	d01b      	beq.n	8010f04 <__ieee754_rem_pio2+0x8c>
 8010ecc:	a3ac      	add	r3, pc, #688	; (adr r3, 8011180 <__ieee754_rem_pio2+0x308>)
 8010ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ed2:	f7ef f9e9 	bl	80002a8 <__aeabi_dsub>
 8010ed6:	4602      	mov	r2, r0
 8010ed8:	460b      	mov	r3, r1
 8010eda:	e9ca 2300 	strd	r2, r3, [sl]
 8010ede:	4620      	mov	r0, r4
 8010ee0:	4629      	mov	r1, r5
 8010ee2:	f7ef f9e1 	bl	80002a8 <__aeabi_dsub>
 8010ee6:	a3a6      	add	r3, pc, #664	; (adr r3, 8011180 <__ieee754_rem_pio2+0x308>)
 8010ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eec:	f7ef f9dc 	bl	80002a8 <__aeabi_dsub>
 8010ef0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010ef4:	f04f 0b01 	mov.w	fp, #1
 8010ef8:	4658      	mov	r0, fp
 8010efa:	b00b      	add	sp, #44	; 0x2c
 8010efc:	ecbd 8b02 	vpop	{d8}
 8010f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f04:	a3a0      	add	r3, pc, #640	; (adr r3, 8011188 <__ieee754_rem_pio2+0x310>)
 8010f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f0a:	f7ef f9cd 	bl	80002a8 <__aeabi_dsub>
 8010f0e:	a3a0      	add	r3, pc, #640	; (adr r3, 8011190 <__ieee754_rem_pio2+0x318>)
 8010f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f14:	4604      	mov	r4, r0
 8010f16:	460d      	mov	r5, r1
 8010f18:	f7ef f9c6 	bl	80002a8 <__aeabi_dsub>
 8010f1c:	4602      	mov	r2, r0
 8010f1e:	460b      	mov	r3, r1
 8010f20:	e9ca 2300 	strd	r2, r3, [sl]
 8010f24:	4620      	mov	r0, r4
 8010f26:	4629      	mov	r1, r5
 8010f28:	f7ef f9be 	bl	80002a8 <__aeabi_dsub>
 8010f2c:	a398      	add	r3, pc, #608	; (adr r3, 8011190 <__ieee754_rem_pio2+0x318>)
 8010f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f32:	e7db      	b.n	8010eec <__ieee754_rem_pio2+0x74>
 8010f34:	f7ef f9ba 	bl	80002ac <__adddf3>
 8010f38:	45b0      	cmp	r8, r6
 8010f3a:	4604      	mov	r4, r0
 8010f3c:	460d      	mov	r5, r1
 8010f3e:	d016      	beq.n	8010f6e <__ieee754_rem_pio2+0xf6>
 8010f40:	a38f      	add	r3, pc, #572	; (adr r3, 8011180 <__ieee754_rem_pio2+0x308>)
 8010f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f46:	f7ef f9b1 	bl	80002ac <__adddf3>
 8010f4a:	4602      	mov	r2, r0
 8010f4c:	460b      	mov	r3, r1
 8010f4e:	e9ca 2300 	strd	r2, r3, [sl]
 8010f52:	4620      	mov	r0, r4
 8010f54:	4629      	mov	r1, r5
 8010f56:	f7ef f9a7 	bl	80002a8 <__aeabi_dsub>
 8010f5a:	a389      	add	r3, pc, #548	; (adr r3, 8011180 <__ieee754_rem_pio2+0x308>)
 8010f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f60:	f7ef f9a4 	bl	80002ac <__adddf3>
 8010f64:	f04f 3bff 	mov.w	fp, #4294967295
 8010f68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010f6c:	e7c4      	b.n	8010ef8 <__ieee754_rem_pio2+0x80>
 8010f6e:	a386      	add	r3, pc, #536	; (adr r3, 8011188 <__ieee754_rem_pio2+0x310>)
 8010f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f74:	f7ef f99a 	bl	80002ac <__adddf3>
 8010f78:	a385      	add	r3, pc, #532	; (adr r3, 8011190 <__ieee754_rem_pio2+0x318>)
 8010f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f7e:	4604      	mov	r4, r0
 8010f80:	460d      	mov	r5, r1
 8010f82:	f7ef f993 	bl	80002ac <__adddf3>
 8010f86:	4602      	mov	r2, r0
 8010f88:	460b      	mov	r3, r1
 8010f8a:	e9ca 2300 	strd	r2, r3, [sl]
 8010f8e:	4620      	mov	r0, r4
 8010f90:	4629      	mov	r1, r5
 8010f92:	f7ef f989 	bl	80002a8 <__aeabi_dsub>
 8010f96:	a37e      	add	r3, pc, #504	; (adr r3, 8011190 <__ieee754_rem_pio2+0x318>)
 8010f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f9c:	e7e0      	b.n	8010f60 <__ieee754_rem_pio2+0xe8>
 8010f9e:	4b87      	ldr	r3, [pc, #540]	; (80111bc <__ieee754_rem_pio2+0x344>)
 8010fa0:	4598      	cmp	r8, r3
 8010fa2:	f300 80d8 	bgt.w	8011156 <__ieee754_rem_pio2+0x2de>
 8010fa6:	f000 f96d 	bl	8011284 <fabs>
 8010faa:	ec55 4b10 	vmov	r4, r5, d0
 8010fae:	ee10 0a10 	vmov	r0, s0
 8010fb2:	a379      	add	r3, pc, #484	; (adr r3, 8011198 <__ieee754_rem_pio2+0x320>)
 8010fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fb8:	4629      	mov	r1, r5
 8010fba:	f7ef fb2d 	bl	8000618 <__aeabi_dmul>
 8010fbe:	4b80      	ldr	r3, [pc, #512]	; (80111c0 <__ieee754_rem_pio2+0x348>)
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	f7ef f973 	bl	80002ac <__adddf3>
 8010fc6:	f7ef fdd7 	bl	8000b78 <__aeabi_d2iz>
 8010fca:	4683      	mov	fp, r0
 8010fcc:	f7ef faba 	bl	8000544 <__aeabi_i2d>
 8010fd0:	4602      	mov	r2, r0
 8010fd2:	460b      	mov	r3, r1
 8010fd4:	ec43 2b18 	vmov	d8, r2, r3
 8010fd8:	a367      	add	r3, pc, #412	; (adr r3, 8011178 <__ieee754_rem_pio2+0x300>)
 8010fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fde:	f7ef fb1b 	bl	8000618 <__aeabi_dmul>
 8010fe2:	4602      	mov	r2, r0
 8010fe4:	460b      	mov	r3, r1
 8010fe6:	4620      	mov	r0, r4
 8010fe8:	4629      	mov	r1, r5
 8010fea:	f7ef f95d 	bl	80002a8 <__aeabi_dsub>
 8010fee:	a364      	add	r3, pc, #400	; (adr r3, 8011180 <__ieee754_rem_pio2+0x308>)
 8010ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ff4:	4606      	mov	r6, r0
 8010ff6:	460f      	mov	r7, r1
 8010ff8:	ec51 0b18 	vmov	r0, r1, d8
 8010ffc:	f7ef fb0c 	bl	8000618 <__aeabi_dmul>
 8011000:	f1bb 0f1f 	cmp.w	fp, #31
 8011004:	4604      	mov	r4, r0
 8011006:	460d      	mov	r5, r1
 8011008:	dc0d      	bgt.n	8011026 <__ieee754_rem_pio2+0x1ae>
 801100a:	4b6e      	ldr	r3, [pc, #440]	; (80111c4 <__ieee754_rem_pio2+0x34c>)
 801100c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8011010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011014:	4543      	cmp	r3, r8
 8011016:	d006      	beq.n	8011026 <__ieee754_rem_pio2+0x1ae>
 8011018:	4622      	mov	r2, r4
 801101a:	462b      	mov	r3, r5
 801101c:	4630      	mov	r0, r6
 801101e:	4639      	mov	r1, r7
 8011020:	f7ef f942 	bl	80002a8 <__aeabi_dsub>
 8011024:	e00e      	b.n	8011044 <__ieee754_rem_pio2+0x1cc>
 8011026:	462b      	mov	r3, r5
 8011028:	4622      	mov	r2, r4
 801102a:	4630      	mov	r0, r6
 801102c:	4639      	mov	r1, r7
 801102e:	f7ef f93b 	bl	80002a8 <__aeabi_dsub>
 8011032:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011036:	9303      	str	r3, [sp, #12]
 8011038:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801103c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8011040:	2b10      	cmp	r3, #16
 8011042:	dc02      	bgt.n	801104a <__ieee754_rem_pio2+0x1d2>
 8011044:	e9ca 0100 	strd	r0, r1, [sl]
 8011048:	e039      	b.n	80110be <__ieee754_rem_pio2+0x246>
 801104a:	a34f      	add	r3, pc, #316	; (adr r3, 8011188 <__ieee754_rem_pio2+0x310>)
 801104c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011050:	ec51 0b18 	vmov	r0, r1, d8
 8011054:	f7ef fae0 	bl	8000618 <__aeabi_dmul>
 8011058:	4604      	mov	r4, r0
 801105a:	460d      	mov	r5, r1
 801105c:	4602      	mov	r2, r0
 801105e:	460b      	mov	r3, r1
 8011060:	4630      	mov	r0, r6
 8011062:	4639      	mov	r1, r7
 8011064:	f7ef f920 	bl	80002a8 <__aeabi_dsub>
 8011068:	4602      	mov	r2, r0
 801106a:	460b      	mov	r3, r1
 801106c:	4680      	mov	r8, r0
 801106e:	4689      	mov	r9, r1
 8011070:	4630      	mov	r0, r6
 8011072:	4639      	mov	r1, r7
 8011074:	f7ef f918 	bl	80002a8 <__aeabi_dsub>
 8011078:	4622      	mov	r2, r4
 801107a:	462b      	mov	r3, r5
 801107c:	f7ef f914 	bl	80002a8 <__aeabi_dsub>
 8011080:	a343      	add	r3, pc, #268	; (adr r3, 8011190 <__ieee754_rem_pio2+0x318>)
 8011082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011086:	4604      	mov	r4, r0
 8011088:	460d      	mov	r5, r1
 801108a:	ec51 0b18 	vmov	r0, r1, d8
 801108e:	f7ef fac3 	bl	8000618 <__aeabi_dmul>
 8011092:	4622      	mov	r2, r4
 8011094:	462b      	mov	r3, r5
 8011096:	f7ef f907 	bl	80002a8 <__aeabi_dsub>
 801109a:	4602      	mov	r2, r0
 801109c:	460b      	mov	r3, r1
 801109e:	4604      	mov	r4, r0
 80110a0:	460d      	mov	r5, r1
 80110a2:	4640      	mov	r0, r8
 80110a4:	4649      	mov	r1, r9
 80110a6:	f7ef f8ff 	bl	80002a8 <__aeabi_dsub>
 80110aa:	9a03      	ldr	r2, [sp, #12]
 80110ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80110b0:	1ad3      	subs	r3, r2, r3
 80110b2:	2b31      	cmp	r3, #49	; 0x31
 80110b4:	dc24      	bgt.n	8011100 <__ieee754_rem_pio2+0x288>
 80110b6:	e9ca 0100 	strd	r0, r1, [sl]
 80110ba:	4646      	mov	r6, r8
 80110bc:	464f      	mov	r7, r9
 80110be:	e9da 8900 	ldrd	r8, r9, [sl]
 80110c2:	4630      	mov	r0, r6
 80110c4:	4642      	mov	r2, r8
 80110c6:	464b      	mov	r3, r9
 80110c8:	4639      	mov	r1, r7
 80110ca:	f7ef f8ed 	bl	80002a8 <__aeabi_dsub>
 80110ce:	462b      	mov	r3, r5
 80110d0:	4622      	mov	r2, r4
 80110d2:	f7ef f8e9 	bl	80002a8 <__aeabi_dsub>
 80110d6:	9b02      	ldr	r3, [sp, #8]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80110de:	f6bf af0b 	bge.w	8010ef8 <__ieee754_rem_pio2+0x80>
 80110e2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80110e6:	f8ca 3004 	str.w	r3, [sl, #4]
 80110ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80110ee:	f8ca 8000 	str.w	r8, [sl]
 80110f2:	f8ca 0008 	str.w	r0, [sl, #8]
 80110f6:	f8ca 300c 	str.w	r3, [sl, #12]
 80110fa:	f1cb 0b00 	rsb	fp, fp, #0
 80110fe:	e6fb      	b.n	8010ef8 <__ieee754_rem_pio2+0x80>
 8011100:	a327      	add	r3, pc, #156	; (adr r3, 80111a0 <__ieee754_rem_pio2+0x328>)
 8011102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011106:	ec51 0b18 	vmov	r0, r1, d8
 801110a:	f7ef fa85 	bl	8000618 <__aeabi_dmul>
 801110e:	4604      	mov	r4, r0
 8011110:	460d      	mov	r5, r1
 8011112:	4602      	mov	r2, r0
 8011114:	460b      	mov	r3, r1
 8011116:	4640      	mov	r0, r8
 8011118:	4649      	mov	r1, r9
 801111a:	f7ef f8c5 	bl	80002a8 <__aeabi_dsub>
 801111e:	4602      	mov	r2, r0
 8011120:	460b      	mov	r3, r1
 8011122:	4606      	mov	r6, r0
 8011124:	460f      	mov	r7, r1
 8011126:	4640      	mov	r0, r8
 8011128:	4649      	mov	r1, r9
 801112a:	f7ef f8bd 	bl	80002a8 <__aeabi_dsub>
 801112e:	4622      	mov	r2, r4
 8011130:	462b      	mov	r3, r5
 8011132:	f7ef f8b9 	bl	80002a8 <__aeabi_dsub>
 8011136:	a31c      	add	r3, pc, #112	; (adr r3, 80111a8 <__ieee754_rem_pio2+0x330>)
 8011138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801113c:	4604      	mov	r4, r0
 801113e:	460d      	mov	r5, r1
 8011140:	ec51 0b18 	vmov	r0, r1, d8
 8011144:	f7ef fa68 	bl	8000618 <__aeabi_dmul>
 8011148:	4622      	mov	r2, r4
 801114a:	462b      	mov	r3, r5
 801114c:	f7ef f8ac 	bl	80002a8 <__aeabi_dsub>
 8011150:	4604      	mov	r4, r0
 8011152:	460d      	mov	r5, r1
 8011154:	e760      	b.n	8011018 <__ieee754_rem_pio2+0x1a0>
 8011156:	4b1c      	ldr	r3, [pc, #112]	; (80111c8 <__ieee754_rem_pio2+0x350>)
 8011158:	4598      	cmp	r8, r3
 801115a:	dd37      	ble.n	80111cc <__ieee754_rem_pio2+0x354>
 801115c:	ee10 2a10 	vmov	r2, s0
 8011160:	462b      	mov	r3, r5
 8011162:	4620      	mov	r0, r4
 8011164:	4629      	mov	r1, r5
 8011166:	f7ef f89f 	bl	80002a8 <__aeabi_dsub>
 801116a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801116e:	e9ca 0100 	strd	r0, r1, [sl]
 8011172:	e695      	b.n	8010ea0 <__ieee754_rem_pio2+0x28>
 8011174:	f3af 8000 	nop.w
 8011178:	54400000 	.word	0x54400000
 801117c:	3ff921fb 	.word	0x3ff921fb
 8011180:	1a626331 	.word	0x1a626331
 8011184:	3dd0b461 	.word	0x3dd0b461
 8011188:	1a600000 	.word	0x1a600000
 801118c:	3dd0b461 	.word	0x3dd0b461
 8011190:	2e037073 	.word	0x2e037073
 8011194:	3ba3198a 	.word	0x3ba3198a
 8011198:	6dc9c883 	.word	0x6dc9c883
 801119c:	3fe45f30 	.word	0x3fe45f30
 80111a0:	2e000000 	.word	0x2e000000
 80111a4:	3ba3198a 	.word	0x3ba3198a
 80111a8:	252049c1 	.word	0x252049c1
 80111ac:	397b839a 	.word	0x397b839a
 80111b0:	3fe921fb 	.word	0x3fe921fb
 80111b4:	4002d97b 	.word	0x4002d97b
 80111b8:	3ff921fb 	.word	0x3ff921fb
 80111bc:	413921fb 	.word	0x413921fb
 80111c0:	3fe00000 	.word	0x3fe00000
 80111c4:	080151c0 	.word	0x080151c0
 80111c8:	7fefffff 	.word	0x7fefffff
 80111cc:	ea4f 5628 	mov.w	r6, r8, asr #20
 80111d0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 80111d4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80111d8:	4620      	mov	r0, r4
 80111da:	460d      	mov	r5, r1
 80111dc:	f7ef fccc 	bl	8000b78 <__aeabi_d2iz>
 80111e0:	f7ef f9b0 	bl	8000544 <__aeabi_i2d>
 80111e4:	4602      	mov	r2, r0
 80111e6:	460b      	mov	r3, r1
 80111e8:	4620      	mov	r0, r4
 80111ea:	4629      	mov	r1, r5
 80111ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80111f0:	f7ef f85a 	bl	80002a8 <__aeabi_dsub>
 80111f4:	4b21      	ldr	r3, [pc, #132]	; (801127c <__ieee754_rem_pio2+0x404>)
 80111f6:	2200      	movs	r2, #0
 80111f8:	f7ef fa0e 	bl	8000618 <__aeabi_dmul>
 80111fc:	460d      	mov	r5, r1
 80111fe:	4604      	mov	r4, r0
 8011200:	f7ef fcba 	bl	8000b78 <__aeabi_d2iz>
 8011204:	f7ef f99e 	bl	8000544 <__aeabi_i2d>
 8011208:	4602      	mov	r2, r0
 801120a:	460b      	mov	r3, r1
 801120c:	4620      	mov	r0, r4
 801120e:	4629      	mov	r1, r5
 8011210:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011214:	f7ef f848 	bl	80002a8 <__aeabi_dsub>
 8011218:	4b18      	ldr	r3, [pc, #96]	; (801127c <__ieee754_rem_pio2+0x404>)
 801121a:	2200      	movs	r2, #0
 801121c:	f7ef f9fc 	bl	8000618 <__aeabi_dmul>
 8011220:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011224:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8011228:	2703      	movs	r7, #3
 801122a:	2400      	movs	r4, #0
 801122c:	2500      	movs	r5, #0
 801122e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8011232:	4622      	mov	r2, r4
 8011234:	462b      	mov	r3, r5
 8011236:	46b9      	mov	r9, r7
 8011238:	3f01      	subs	r7, #1
 801123a:	f7ef fc55 	bl	8000ae8 <__aeabi_dcmpeq>
 801123e:	2800      	cmp	r0, #0
 8011240:	d1f5      	bne.n	801122e <__ieee754_rem_pio2+0x3b6>
 8011242:	4b0f      	ldr	r3, [pc, #60]	; (8011280 <__ieee754_rem_pio2+0x408>)
 8011244:	9301      	str	r3, [sp, #4]
 8011246:	2302      	movs	r3, #2
 8011248:	9300      	str	r3, [sp, #0]
 801124a:	4632      	mov	r2, r6
 801124c:	464b      	mov	r3, r9
 801124e:	4651      	mov	r1, sl
 8011250:	a804      	add	r0, sp, #16
 8011252:	f000 f8d1 	bl	80113f8 <__kernel_rem_pio2>
 8011256:	9b02      	ldr	r3, [sp, #8]
 8011258:	2b00      	cmp	r3, #0
 801125a:	4683      	mov	fp, r0
 801125c:	f6bf ae4c 	bge.w	8010ef8 <__ieee754_rem_pio2+0x80>
 8011260:	e9da 2100 	ldrd	r2, r1, [sl]
 8011264:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011268:	e9ca 2300 	strd	r2, r3, [sl]
 801126c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8011270:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011274:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8011278:	e73f      	b.n	80110fa <__ieee754_rem_pio2+0x282>
 801127a:	bf00      	nop
 801127c:	41700000 	.word	0x41700000
 8011280:	08015240 	.word	0x08015240

08011284 <fabs>:
 8011284:	ec51 0b10 	vmov	r0, r1, d0
 8011288:	ee10 2a10 	vmov	r2, s0
 801128c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011290:	ec43 2b10 	vmov	d0, r2, r3
 8011294:	4770      	bx	lr
	...

08011298 <scalbn>:
 8011298:	b570      	push	{r4, r5, r6, lr}
 801129a:	ec55 4b10 	vmov	r4, r5, d0
 801129e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80112a2:	4606      	mov	r6, r0
 80112a4:	462b      	mov	r3, r5
 80112a6:	b999      	cbnz	r1, 80112d0 <scalbn+0x38>
 80112a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80112ac:	4323      	orrs	r3, r4
 80112ae:	d03f      	beq.n	8011330 <scalbn+0x98>
 80112b0:	4b35      	ldr	r3, [pc, #212]	; (8011388 <scalbn+0xf0>)
 80112b2:	4629      	mov	r1, r5
 80112b4:	ee10 0a10 	vmov	r0, s0
 80112b8:	2200      	movs	r2, #0
 80112ba:	f7ef f9ad 	bl	8000618 <__aeabi_dmul>
 80112be:	4b33      	ldr	r3, [pc, #204]	; (801138c <scalbn+0xf4>)
 80112c0:	429e      	cmp	r6, r3
 80112c2:	4604      	mov	r4, r0
 80112c4:	460d      	mov	r5, r1
 80112c6:	da10      	bge.n	80112ea <scalbn+0x52>
 80112c8:	a327      	add	r3, pc, #156	; (adr r3, 8011368 <scalbn+0xd0>)
 80112ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112ce:	e01f      	b.n	8011310 <scalbn+0x78>
 80112d0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80112d4:	4291      	cmp	r1, r2
 80112d6:	d10c      	bne.n	80112f2 <scalbn+0x5a>
 80112d8:	ee10 2a10 	vmov	r2, s0
 80112dc:	4620      	mov	r0, r4
 80112de:	4629      	mov	r1, r5
 80112e0:	f7ee ffe4 	bl	80002ac <__adddf3>
 80112e4:	4604      	mov	r4, r0
 80112e6:	460d      	mov	r5, r1
 80112e8:	e022      	b.n	8011330 <scalbn+0x98>
 80112ea:	460b      	mov	r3, r1
 80112ec:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80112f0:	3936      	subs	r1, #54	; 0x36
 80112f2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80112f6:	4296      	cmp	r6, r2
 80112f8:	dd0d      	ble.n	8011316 <scalbn+0x7e>
 80112fa:	2d00      	cmp	r5, #0
 80112fc:	a11c      	add	r1, pc, #112	; (adr r1, 8011370 <scalbn+0xd8>)
 80112fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011302:	da02      	bge.n	801130a <scalbn+0x72>
 8011304:	a11c      	add	r1, pc, #112	; (adr r1, 8011378 <scalbn+0xe0>)
 8011306:	e9d1 0100 	ldrd	r0, r1, [r1]
 801130a:	a319      	add	r3, pc, #100	; (adr r3, 8011370 <scalbn+0xd8>)
 801130c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011310:	f7ef f982 	bl	8000618 <__aeabi_dmul>
 8011314:	e7e6      	b.n	80112e4 <scalbn+0x4c>
 8011316:	1872      	adds	r2, r6, r1
 8011318:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801131c:	428a      	cmp	r2, r1
 801131e:	dcec      	bgt.n	80112fa <scalbn+0x62>
 8011320:	2a00      	cmp	r2, #0
 8011322:	dd08      	ble.n	8011336 <scalbn+0x9e>
 8011324:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011328:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801132c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011330:	ec45 4b10 	vmov	d0, r4, r5
 8011334:	bd70      	pop	{r4, r5, r6, pc}
 8011336:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801133a:	da08      	bge.n	801134e <scalbn+0xb6>
 801133c:	2d00      	cmp	r5, #0
 801133e:	a10a      	add	r1, pc, #40	; (adr r1, 8011368 <scalbn+0xd0>)
 8011340:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011344:	dac0      	bge.n	80112c8 <scalbn+0x30>
 8011346:	a10e      	add	r1, pc, #56	; (adr r1, 8011380 <scalbn+0xe8>)
 8011348:	e9d1 0100 	ldrd	r0, r1, [r1]
 801134c:	e7bc      	b.n	80112c8 <scalbn+0x30>
 801134e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011352:	3236      	adds	r2, #54	; 0x36
 8011354:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011358:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801135c:	4620      	mov	r0, r4
 801135e:	4b0c      	ldr	r3, [pc, #48]	; (8011390 <scalbn+0xf8>)
 8011360:	2200      	movs	r2, #0
 8011362:	e7d5      	b.n	8011310 <scalbn+0x78>
 8011364:	f3af 8000 	nop.w
 8011368:	c2f8f359 	.word	0xc2f8f359
 801136c:	01a56e1f 	.word	0x01a56e1f
 8011370:	8800759c 	.word	0x8800759c
 8011374:	7e37e43c 	.word	0x7e37e43c
 8011378:	8800759c 	.word	0x8800759c
 801137c:	fe37e43c 	.word	0xfe37e43c
 8011380:	c2f8f359 	.word	0xc2f8f359
 8011384:	81a56e1f 	.word	0x81a56e1f
 8011388:	43500000 	.word	0x43500000
 801138c:	ffff3cb0 	.word	0xffff3cb0
 8011390:	3c900000 	.word	0x3c900000

08011394 <with_errno>:
 8011394:	b570      	push	{r4, r5, r6, lr}
 8011396:	4604      	mov	r4, r0
 8011398:	460d      	mov	r5, r1
 801139a:	4616      	mov	r6, r2
 801139c:	f001 fb6a 	bl	8012a74 <__errno>
 80113a0:	4629      	mov	r1, r5
 80113a2:	6006      	str	r6, [r0, #0]
 80113a4:	4620      	mov	r0, r4
 80113a6:	bd70      	pop	{r4, r5, r6, pc}

080113a8 <xflow>:
 80113a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80113aa:	4614      	mov	r4, r2
 80113ac:	461d      	mov	r5, r3
 80113ae:	b108      	cbz	r0, 80113b4 <xflow+0xc>
 80113b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80113b4:	e9cd 2300 	strd	r2, r3, [sp]
 80113b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113bc:	4620      	mov	r0, r4
 80113be:	4629      	mov	r1, r5
 80113c0:	f7ef f92a 	bl	8000618 <__aeabi_dmul>
 80113c4:	2222      	movs	r2, #34	; 0x22
 80113c6:	b003      	add	sp, #12
 80113c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80113cc:	f7ff bfe2 	b.w	8011394 <with_errno>

080113d0 <__math_uflow>:
 80113d0:	b508      	push	{r3, lr}
 80113d2:	2200      	movs	r2, #0
 80113d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80113d8:	f7ff ffe6 	bl	80113a8 <xflow>
 80113dc:	ec41 0b10 	vmov	d0, r0, r1
 80113e0:	bd08      	pop	{r3, pc}

080113e2 <__math_oflow>:
 80113e2:	b508      	push	{r3, lr}
 80113e4:	2200      	movs	r2, #0
 80113e6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80113ea:	f7ff ffdd 	bl	80113a8 <xflow>
 80113ee:	ec41 0b10 	vmov	d0, r0, r1
 80113f2:	bd08      	pop	{r3, pc}
 80113f4:	0000      	movs	r0, r0
	...

080113f8 <__kernel_rem_pio2>:
 80113f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113fc:	ed2d 8b02 	vpush	{d8}
 8011400:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8011404:	f112 0f14 	cmn.w	r2, #20
 8011408:	9306      	str	r3, [sp, #24]
 801140a:	9104      	str	r1, [sp, #16]
 801140c:	4bc2      	ldr	r3, [pc, #776]	; (8011718 <__kernel_rem_pio2+0x320>)
 801140e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8011410:	9009      	str	r0, [sp, #36]	; 0x24
 8011412:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011416:	9300      	str	r3, [sp, #0]
 8011418:	9b06      	ldr	r3, [sp, #24]
 801141a:	f103 33ff 	add.w	r3, r3, #4294967295
 801141e:	bfa8      	it	ge
 8011420:	1ed4      	subge	r4, r2, #3
 8011422:	9305      	str	r3, [sp, #20]
 8011424:	bfb2      	itee	lt
 8011426:	2400      	movlt	r4, #0
 8011428:	2318      	movge	r3, #24
 801142a:	fb94 f4f3 	sdivge	r4, r4, r3
 801142e:	f06f 0317 	mvn.w	r3, #23
 8011432:	fb04 3303 	mla	r3, r4, r3, r3
 8011436:	eb03 0a02 	add.w	sl, r3, r2
 801143a:	9b00      	ldr	r3, [sp, #0]
 801143c:	9a05      	ldr	r2, [sp, #20]
 801143e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8011708 <__kernel_rem_pio2+0x310>
 8011442:	eb03 0802 	add.w	r8, r3, r2
 8011446:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8011448:	1aa7      	subs	r7, r4, r2
 801144a:	ae20      	add	r6, sp, #128	; 0x80
 801144c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011450:	2500      	movs	r5, #0
 8011452:	4545      	cmp	r5, r8
 8011454:	dd13      	ble.n	801147e <__kernel_rem_pio2+0x86>
 8011456:	9b06      	ldr	r3, [sp, #24]
 8011458:	aa20      	add	r2, sp, #128	; 0x80
 801145a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801145e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8011462:	f04f 0800 	mov.w	r8, #0
 8011466:	9b00      	ldr	r3, [sp, #0]
 8011468:	4598      	cmp	r8, r3
 801146a:	dc31      	bgt.n	80114d0 <__kernel_rem_pio2+0xd8>
 801146c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8011708 <__kernel_rem_pio2+0x310>
 8011470:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8011474:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011478:	462f      	mov	r7, r5
 801147a:	2600      	movs	r6, #0
 801147c:	e01b      	b.n	80114b6 <__kernel_rem_pio2+0xbe>
 801147e:	42ef      	cmn	r7, r5
 8011480:	d407      	bmi.n	8011492 <__kernel_rem_pio2+0x9a>
 8011482:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011486:	f7ef f85d 	bl	8000544 <__aeabi_i2d>
 801148a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801148e:	3501      	adds	r5, #1
 8011490:	e7df      	b.n	8011452 <__kernel_rem_pio2+0x5a>
 8011492:	ec51 0b18 	vmov	r0, r1, d8
 8011496:	e7f8      	b.n	801148a <__kernel_rem_pio2+0x92>
 8011498:	e9d7 2300 	ldrd	r2, r3, [r7]
 801149c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80114a0:	f7ef f8ba 	bl	8000618 <__aeabi_dmul>
 80114a4:	4602      	mov	r2, r0
 80114a6:	460b      	mov	r3, r1
 80114a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80114ac:	f7ee fefe 	bl	80002ac <__adddf3>
 80114b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80114b4:	3601      	adds	r6, #1
 80114b6:	9b05      	ldr	r3, [sp, #20]
 80114b8:	429e      	cmp	r6, r3
 80114ba:	f1a7 0708 	sub.w	r7, r7, #8
 80114be:	ddeb      	ble.n	8011498 <__kernel_rem_pio2+0xa0>
 80114c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80114c4:	f108 0801 	add.w	r8, r8, #1
 80114c8:	ecab 7b02 	vstmia	fp!, {d7}
 80114cc:	3508      	adds	r5, #8
 80114ce:	e7ca      	b.n	8011466 <__kernel_rem_pio2+0x6e>
 80114d0:	9b00      	ldr	r3, [sp, #0]
 80114d2:	aa0c      	add	r2, sp, #48	; 0x30
 80114d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80114d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80114da:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80114dc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80114e0:	9c00      	ldr	r4, [sp, #0]
 80114e2:	930a      	str	r3, [sp, #40]	; 0x28
 80114e4:	00e3      	lsls	r3, r4, #3
 80114e6:	9308      	str	r3, [sp, #32]
 80114e8:	ab98      	add	r3, sp, #608	; 0x260
 80114ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80114ee:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80114f2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80114f6:	ab70      	add	r3, sp, #448	; 0x1c0
 80114f8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80114fc:	46c3      	mov	fp, r8
 80114fe:	46a1      	mov	r9, r4
 8011500:	f1b9 0f00 	cmp.w	r9, #0
 8011504:	f1a5 0508 	sub.w	r5, r5, #8
 8011508:	dc77      	bgt.n	80115fa <__kernel_rem_pio2+0x202>
 801150a:	ec47 6b10 	vmov	d0, r6, r7
 801150e:	4650      	mov	r0, sl
 8011510:	f7ff fec2 	bl	8011298 <scalbn>
 8011514:	ec57 6b10 	vmov	r6, r7, d0
 8011518:	2200      	movs	r2, #0
 801151a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801151e:	ee10 0a10 	vmov	r0, s0
 8011522:	4639      	mov	r1, r7
 8011524:	f7ef f878 	bl	8000618 <__aeabi_dmul>
 8011528:	ec41 0b10 	vmov	d0, r0, r1
 801152c:	f000 fab4 	bl	8011a98 <floor>
 8011530:	4b7a      	ldr	r3, [pc, #488]	; (801171c <__kernel_rem_pio2+0x324>)
 8011532:	ec51 0b10 	vmov	r0, r1, d0
 8011536:	2200      	movs	r2, #0
 8011538:	f7ef f86e 	bl	8000618 <__aeabi_dmul>
 801153c:	4602      	mov	r2, r0
 801153e:	460b      	mov	r3, r1
 8011540:	4630      	mov	r0, r6
 8011542:	4639      	mov	r1, r7
 8011544:	f7ee feb0 	bl	80002a8 <__aeabi_dsub>
 8011548:	460f      	mov	r7, r1
 801154a:	4606      	mov	r6, r0
 801154c:	f7ef fb14 	bl	8000b78 <__aeabi_d2iz>
 8011550:	9002      	str	r0, [sp, #8]
 8011552:	f7ee fff7 	bl	8000544 <__aeabi_i2d>
 8011556:	4602      	mov	r2, r0
 8011558:	460b      	mov	r3, r1
 801155a:	4630      	mov	r0, r6
 801155c:	4639      	mov	r1, r7
 801155e:	f7ee fea3 	bl	80002a8 <__aeabi_dsub>
 8011562:	f1ba 0f00 	cmp.w	sl, #0
 8011566:	4606      	mov	r6, r0
 8011568:	460f      	mov	r7, r1
 801156a:	dd6d      	ble.n	8011648 <__kernel_rem_pio2+0x250>
 801156c:	1e61      	subs	r1, r4, #1
 801156e:	ab0c      	add	r3, sp, #48	; 0x30
 8011570:	9d02      	ldr	r5, [sp, #8]
 8011572:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011576:	f1ca 0018 	rsb	r0, sl, #24
 801157a:	fa43 f200 	asr.w	r2, r3, r0
 801157e:	4415      	add	r5, r2
 8011580:	4082      	lsls	r2, r0
 8011582:	1a9b      	subs	r3, r3, r2
 8011584:	aa0c      	add	r2, sp, #48	; 0x30
 8011586:	9502      	str	r5, [sp, #8]
 8011588:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801158c:	f1ca 0217 	rsb	r2, sl, #23
 8011590:	fa43 fb02 	asr.w	fp, r3, r2
 8011594:	f1bb 0f00 	cmp.w	fp, #0
 8011598:	dd65      	ble.n	8011666 <__kernel_rem_pio2+0x26e>
 801159a:	9b02      	ldr	r3, [sp, #8]
 801159c:	2200      	movs	r2, #0
 801159e:	3301      	adds	r3, #1
 80115a0:	9302      	str	r3, [sp, #8]
 80115a2:	4615      	mov	r5, r2
 80115a4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80115a8:	4294      	cmp	r4, r2
 80115aa:	f300 809f 	bgt.w	80116ec <__kernel_rem_pio2+0x2f4>
 80115ae:	f1ba 0f00 	cmp.w	sl, #0
 80115b2:	dd07      	ble.n	80115c4 <__kernel_rem_pio2+0x1cc>
 80115b4:	f1ba 0f01 	cmp.w	sl, #1
 80115b8:	f000 80c1 	beq.w	801173e <__kernel_rem_pio2+0x346>
 80115bc:	f1ba 0f02 	cmp.w	sl, #2
 80115c0:	f000 80c7 	beq.w	8011752 <__kernel_rem_pio2+0x35a>
 80115c4:	f1bb 0f02 	cmp.w	fp, #2
 80115c8:	d14d      	bne.n	8011666 <__kernel_rem_pio2+0x26e>
 80115ca:	4632      	mov	r2, r6
 80115cc:	463b      	mov	r3, r7
 80115ce:	4954      	ldr	r1, [pc, #336]	; (8011720 <__kernel_rem_pio2+0x328>)
 80115d0:	2000      	movs	r0, #0
 80115d2:	f7ee fe69 	bl	80002a8 <__aeabi_dsub>
 80115d6:	4606      	mov	r6, r0
 80115d8:	460f      	mov	r7, r1
 80115da:	2d00      	cmp	r5, #0
 80115dc:	d043      	beq.n	8011666 <__kernel_rem_pio2+0x26e>
 80115de:	4650      	mov	r0, sl
 80115e0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8011710 <__kernel_rem_pio2+0x318>
 80115e4:	f7ff fe58 	bl	8011298 <scalbn>
 80115e8:	4630      	mov	r0, r6
 80115ea:	4639      	mov	r1, r7
 80115ec:	ec53 2b10 	vmov	r2, r3, d0
 80115f0:	f7ee fe5a 	bl	80002a8 <__aeabi_dsub>
 80115f4:	4606      	mov	r6, r0
 80115f6:	460f      	mov	r7, r1
 80115f8:	e035      	b.n	8011666 <__kernel_rem_pio2+0x26e>
 80115fa:	4b4a      	ldr	r3, [pc, #296]	; (8011724 <__kernel_rem_pio2+0x32c>)
 80115fc:	2200      	movs	r2, #0
 80115fe:	4630      	mov	r0, r6
 8011600:	4639      	mov	r1, r7
 8011602:	f7ef f809 	bl	8000618 <__aeabi_dmul>
 8011606:	f7ef fab7 	bl	8000b78 <__aeabi_d2iz>
 801160a:	f7ee ff9b 	bl	8000544 <__aeabi_i2d>
 801160e:	4602      	mov	r2, r0
 8011610:	460b      	mov	r3, r1
 8011612:	ec43 2b18 	vmov	d8, r2, r3
 8011616:	4b44      	ldr	r3, [pc, #272]	; (8011728 <__kernel_rem_pio2+0x330>)
 8011618:	2200      	movs	r2, #0
 801161a:	f7ee fffd 	bl	8000618 <__aeabi_dmul>
 801161e:	4602      	mov	r2, r0
 8011620:	460b      	mov	r3, r1
 8011622:	4630      	mov	r0, r6
 8011624:	4639      	mov	r1, r7
 8011626:	f7ee fe3f 	bl	80002a8 <__aeabi_dsub>
 801162a:	f7ef faa5 	bl	8000b78 <__aeabi_d2iz>
 801162e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011632:	f84b 0b04 	str.w	r0, [fp], #4
 8011636:	ec51 0b18 	vmov	r0, r1, d8
 801163a:	f7ee fe37 	bl	80002ac <__adddf3>
 801163e:	f109 39ff 	add.w	r9, r9, #4294967295
 8011642:	4606      	mov	r6, r0
 8011644:	460f      	mov	r7, r1
 8011646:	e75b      	b.n	8011500 <__kernel_rem_pio2+0x108>
 8011648:	d106      	bne.n	8011658 <__kernel_rem_pio2+0x260>
 801164a:	1e63      	subs	r3, r4, #1
 801164c:	aa0c      	add	r2, sp, #48	; 0x30
 801164e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011652:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8011656:	e79d      	b.n	8011594 <__kernel_rem_pio2+0x19c>
 8011658:	4b34      	ldr	r3, [pc, #208]	; (801172c <__kernel_rem_pio2+0x334>)
 801165a:	2200      	movs	r2, #0
 801165c:	f7ef fa62 	bl	8000b24 <__aeabi_dcmpge>
 8011660:	2800      	cmp	r0, #0
 8011662:	d140      	bne.n	80116e6 <__kernel_rem_pio2+0x2ee>
 8011664:	4683      	mov	fp, r0
 8011666:	2200      	movs	r2, #0
 8011668:	2300      	movs	r3, #0
 801166a:	4630      	mov	r0, r6
 801166c:	4639      	mov	r1, r7
 801166e:	f7ef fa3b 	bl	8000ae8 <__aeabi_dcmpeq>
 8011672:	2800      	cmp	r0, #0
 8011674:	f000 80c1 	beq.w	80117fa <__kernel_rem_pio2+0x402>
 8011678:	1e65      	subs	r5, r4, #1
 801167a:	462b      	mov	r3, r5
 801167c:	2200      	movs	r2, #0
 801167e:	9900      	ldr	r1, [sp, #0]
 8011680:	428b      	cmp	r3, r1
 8011682:	da6d      	bge.n	8011760 <__kernel_rem_pio2+0x368>
 8011684:	2a00      	cmp	r2, #0
 8011686:	f000 808a 	beq.w	801179e <__kernel_rem_pio2+0x3a6>
 801168a:	ab0c      	add	r3, sp, #48	; 0x30
 801168c:	f1aa 0a18 	sub.w	sl, sl, #24
 8011690:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8011694:	2b00      	cmp	r3, #0
 8011696:	f000 80ae 	beq.w	80117f6 <__kernel_rem_pio2+0x3fe>
 801169a:	4650      	mov	r0, sl
 801169c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8011710 <__kernel_rem_pio2+0x318>
 80116a0:	f7ff fdfa 	bl	8011298 <scalbn>
 80116a4:	1c6b      	adds	r3, r5, #1
 80116a6:	00da      	lsls	r2, r3, #3
 80116a8:	9205      	str	r2, [sp, #20]
 80116aa:	ec57 6b10 	vmov	r6, r7, d0
 80116ae:	aa70      	add	r2, sp, #448	; 0x1c0
 80116b0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8011724 <__kernel_rem_pio2+0x32c>
 80116b4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 80116b8:	462c      	mov	r4, r5
 80116ba:	f04f 0800 	mov.w	r8, #0
 80116be:	2c00      	cmp	r4, #0
 80116c0:	f280 80d4 	bge.w	801186c <__kernel_rem_pio2+0x474>
 80116c4:	462c      	mov	r4, r5
 80116c6:	2c00      	cmp	r4, #0
 80116c8:	f2c0 8102 	blt.w	80118d0 <__kernel_rem_pio2+0x4d8>
 80116cc:	4b18      	ldr	r3, [pc, #96]	; (8011730 <__kernel_rem_pio2+0x338>)
 80116ce:	461e      	mov	r6, r3
 80116d0:	ab70      	add	r3, sp, #448	; 0x1c0
 80116d2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 80116d6:	1b2b      	subs	r3, r5, r4
 80116d8:	f04f 0900 	mov.w	r9, #0
 80116dc:	f04f 0a00 	mov.w	sl, #0
 80116e0:	2700      	movs	r7, #0
 80116e2:	9306      	str	r3, [sp, #24]
 80116e4:	e0e6      	b.n	80118b4 <__kernel_rem_pio2+0x4bc>
 80116e6:	f04f 0b02 	mov.w	fp, #2
 80116ea:	e756      	b.n	801159a <__kernel_rem_pio2+0x1a2>
 80116ec:	f8d8 3000 	ldr.w	r3, [r8]
 80116f0:	bb05      	cbnz	r5, 8011734 <__kernel_rem_pio2+0x33c>
 80116f2:	b123      	cbz	r3, 80116fe <__kernel_rem_pio2+0x306>
 80116f4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80116f8:	f8c8 3000 	str.w	r3, [r8]
 80116fc:	2301      	movs	r3, #1
 80116fe:	3201      	adds	r2, #1
 8011700:	f108 0804 	add.w	r8, r8, #4
 8011704:	461d      	mov	r5, r3
 8011706:	e74f      	b.n	80115a8 <__kernel_rem_pio2+0x1b0>
	...
 8011714:	3ff00000 	.word	0x3ff00000
 8011718:	08015388 	.word	0x08015388
 801171c:	40200000 	.word	0x40200000
 8011720:	3ff00000 	.word	0x3ff00000
 8011724:	3e700000 	.word	0x3e700000
 8011728:	41700000 	.word	0x41700000
 801172c:	3fe00000 	.word	0x3fe00000
 8011730:	08015348 	.word	0x08015348
 8011734:	1acb      	subs	r3, r1, r3
 8011736:	f8c8 3000 	str.w	r3, [r8]
 801173a:	462b      	mov	r3, r5
 801173c:	e7df      	b.n	80116fe <__kernel_rem_pio2+0x306>
 801173e:	1e62      	subs	r2, r4, #1
 8011740:	ab0c      	add	r3, sp, #48	; 0x30
 8011742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011746:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801174a:	a90c      	add	r1, sp, #48	; 0x30
 801174c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011750:	e738      	b.n	80115c4 <__kernel_rem_pio2+0x1cc>
 8011752:	1e62      	subs	r2, r4, #1
 8011754:	ab0c      	add	r3, sp, #48	; 0x30
 8011756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801175a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801175e:	e7f4      	b.n	801174a <__kernel_rem_pio2+0x352>
 8011760:	a90c      	add	r1, sp, #48	; 0x30
 8011762:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011766:	3b01      	subs	r3, #1
 8011768:	430a      	orrs	r2, r1
 801176a:	e788      	b.n	801167e <__kernel_rem_pio2+0x286>
 801176c:	3301      	adds	r3, #1
 801176e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011772:	2900      	cmp	r1, #0
 8011774:	d0fa      	beq.n	801176c <__kernel_rem_pio2+0x374>
 8011776:	9a08      	ldr	r2, [sp, #32]
 8011778:	f502 7218 	add.w	r2, r2, #608	; 0x260
 801177c:	446a      	add	r2, sp
 801177e:	3a98      	subs	r2, #152	; 0x98
 8011780:	9208      	str	r2, [sp, #32]
 8011782:	9a06      	ldr	r2, [sp, #24]
 8011784:	a920      	add	r1, sp, #128	; 0x80
 8011786:	18a2      	adds	r2, r4, r2
 8011788:	18e3      	adds	r3, r4, r3
 801178a:	f104 0801 	add.w	r8, r4, #1
 801178e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8011792:	9302      	str	r3, [sp, #8]
 8011794:	9b02      	ldr	r3, [sp, #8]
 8011796:	4543      	cmp	r3, r8
 8011798:	da04      	bge.n	80117a4 <__kernel_rem_pio2+0x3ac>
 801179a:	461c      	mov	r4, r3
 801179c:	e6a2      	b.n	80114e4 <__kernel_rem_pio2+0xec>
 801179e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80117a0:	2301      	movs	r3, #1
 80117a2:	e7e4      	b.n	801176e <__kernel_rem_pio2+0x376>
 80117a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117a6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80117aa:	f7ee fecb 	bl	8000544 <__aeabi_i2d>
 80117ae:	e8e5 0102 	strd	r0, r1, [r5], #8
 80117b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117b4:	46ab      	mov	fp, r5
 80117b6:	461c      	mov	r4, r3
 80117b8:	f04f 0900 	mov.w	r9, #0
 80117bc:	2600      	movs	r6, #0
 80117be:	2700      	movs	r7, #0
 80117c0:	9b05      	ldr	r3, [sp, #20]
 80117c2:	4599      	cmp	r9, r3
 80117c4:	dd06      	ble.n	80117d4 <__kernel_rem_pio2+0x3dc>
 80117c6:	9b08      	ldr	r3, [sp, #32]
 80117c8:	e8e3 6702 	strd	r6, r7, [r3], #8
 80117cc:	f108 0801 	add.w	r8, r8, #1
 80117d0:	9308      	str	r3, [sp, #32]
 80117d2:	e7df      	b.n	8011794 <__kernel_rem_pio2+0x39c>
 80117d4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80117d8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80117dc:	f7ee ff1c 	bl	8000618 <__aeabi_dmul>
 80117e0:	4602      	mov	r2, r0
 80117e2:	460b      	mov	r3, r1
 80117e4:	4630      	mov	r0, r6
 80117e6:	4639      	mov	r1, r7
 80117e8:	f7ee fd60 	bl	80002ac <__adddf3>
 80117ec:	f109 0901 	add.w	r9, r9, #1
 80117f0:	4606      	mov	r6, r0
 80117f2:	460f      	mov	r7, r1
 80117f4:	e7e4      	b.n	80117c0 <__kernel_rem_pio2+0x3c8>
 80117f6:	3d01      	subs	r5, #1
 80117f8:	e747      	b.n	801168a <__kernel_rem_pio2+0x292>
 80117fa:	ec47 6b10 	vmov	d0, r6, r7
 80117fe:	f1ca 0000 	rsb	r0, sl, #0
 8011802:	f7ff fd49 	bl	8011298 <scalbn>
 8011806:	ec57 6b10 	vmov	r6, r7, d0
 801180a:	4ba0      	ldr	r3, [pc, #640]	; (8011a8c <__kernel_rem_pio2+0x694>)
 801180c:	ee10 0a10 	vmov	r0, s0
 8011810:	2200      	movs	r2, #0
 8011812:	4639      	mov	r1, r7
 8011814:	f7ef f986 	bl	8000b24 <__aeabi_dcmpge>
 8011818:	b1f8      	cbz	r0, 801185a <__kernel_rem_pio2+0x462>
 801181a:	4b9d      	ldr	r3, [pc, #628]	; (8011a90 <__kernel_rem_pio2+0x698>)
 801181c:	2200      	movs	r2, #0
 801181e:	4630      	mov	r0, r6
 8011820:	4639      	mov	r1, r7
 8011822:	f7ee fef9 	bl	8000618 <__aeabi_dmul>
 8011826:	f7ef f9a7 	bl	8000b78 <__aeabi_d2iz>
 801182a:	4680      	mov	r8, r0
 801182c:	f7ee fe8a 	bl	8000544 <__aeabi_i2d>
 8011830:	4b96      	ldr	r3, [pc, #600]	; (8011a8c <__kernel_rem_pio2+0x694>)
 8011832:	2200      	movs	r2, #0
 8011834:	f7ee fef0 	bl	8000618 <__aeabi_dmul>
 8011838:	460b      	mov	r3, r1
 801183a:	4602      	mov	r2, r0
 801183c:	4639      	mov	r1, r7
 801183e:	4630      	mov	r0, r6
 8011840:	f7ee fd32 	bl	80002a8 <__aeabi_dsub>
 8011844:	f7ef f998 	bl	8000b78 <__aeabi_d2iz>
 8011848:	1c65      	adds	r5, r4, #1
 801184a:	ab0c      	add	r3, sp, #48	; 0x30
 801184c:	f10a 0a18 	add.w	sl, sl, #24
 8011850:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011854:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8011858:	e71f      	b.n	801169a <__kernel_rem_pio2+0x2a2>
 801185a:	4630      	mov	r0, r6
 801185c:	4639      	mov	r1, r7
 801185e:	f7ef f98b 	bl	8000b78 <__aeabi_d2iz>
 8011862:	ab0c      	add	r3, sp, #48	; 0x30
 8011864:	4625      	mov	r5, r4
 8011866:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801186a:	e716      	b.n	801169a <__kernel_rem_pio2+0x2a2>
 801186c:	ab0c      	add	r3, sp, #48	; 0x30
 801186e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8011872:	f7ee fe67 	bl	8000544 <__aeabi_i2d>
 8011876:	4632      	mov	r2, r6
 8011878:	463b      	mov	r3, r7
 801187a:	f7ee fecd 	bl	8000618 <__aeabi_dmul>
 801187e:	4642      	mov	r2, r8
 8011880:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8011884:	464b      	mov	r3, r9
 8011886:	4630      	mov	r0, r6
 8011888:	4639      	mov	r1, r7
 801188a:	f7ee fec5 	bl	8000618 <__aeabi_dmul>
 801188e:	3c01      	subs	r4, #1
 8011890:	4606      	mov	r6, r0
 8011892:	460f      	mov	r7, r1
 8011894:	e713      	b.n	80116be <__kernel_rem_pio2+0x2c6>
 8011896:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 801189a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 801189e:	f7ee febb 	bl	8000618 <__aeabi_dmul>
 80118a2:	4602      	mov	r2, r0
 80118a4:	460b      	mov	r3, r1
 80118a6:	4648      	mov	r0, r9
 80118a8:	4651      	mov	r1, sl
 80118aa:	f7ee fcff 	bl	80002ac <__adddf3>
 80118ae:	3701      	adds	r7, #1
 80118b0:	4681      	mov	r9, r0
 80118b2:	468a      	mov	sl, r1
 80118b4:	9b00      	ldr	r3, [sp, #0]
 80118b6:	429f      	cmp	r7, r3
 80118b8:	dc02      	bgt.n	80118c0 <__kernel_rem_pio2+0x4c8>
 80118ba:	9b06      	ldr	r3, [sp, #24]
 80118bc:	429f      	cmp	r7, r3
 80118be:	ddea      	ble.n	8011896 <__kernel_rem_pio2+0x49e>
 80118c0:	9a06      	ldr	r2, [sp, #24]
 80118c2:	ab48      	add	r3, sp, #288	; 0x120
 80118c4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 80118c8:	e9c6 9a00 	strd	r9, sl, [r6]
 80118cc:	3c01      	subs	r4, #1
 80118ce:	e6fa      	b.n	80116c6 <__kernel_rem_pio2+0x2ce>
 80118d0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80118d2:	2b02      	cmp	r3, #2
 80118d4:	dc0b      	bgt.n	80118ee <__kernel_rem_pio2+0x4f6>
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	dc39      	bgt.n	801194e <__kernel_rem_pio2+0x556>
 80118da:	d05d      	beq.n	8011998 <__kernel_rem_pio2+0x5a0>
 80118dc:	9b02      	ldr	r3, [sp, #8]
 80118de:	f003 0007 	and.w	r0, r3, #7
 80118e2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80118e6:	ecbd 8b02 	vpop	{d8}
 80118ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118ee:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80118f0:	2b03      	cmp	r3, #3
 80118f2:	d1f3      	bne.n	80118dc <__kernel_rem_pio2+0x4e4>
 80118f4:	9b05      	ldr	r3, [sp, #20]
 80118f6:	9500      	str	r5, [sp, #0]
 80118f8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80118fc:	eb0d 0403 	add.w	r4, sp, r3
 8011900:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8011904:	46a2      	mov	sl, r4
 8011906:	9b00      	ldr	r3, [sp, #0]
 8011908:	2b00      	cmp	r3, #0
 801190a:	f1aa 0a08 	sub.w	sl, sl, #8
 801190e:	dc69      	bgt.n	80119e4 <__kernel_rem_pio2+0x5ec>
 8011910:	46aa      	mov	sl, r5
 8011912:	f1ba 0f01 	cmp.w	sl, #1
 8011916:	f1a4 0408 	sub.w	r4, r4, #8
 801191a:	f300 8083 	bgt.w	8011a24 <__kernel_rem_pio2+0x62c>
 801191e:	9c05      	ldr	r4, [sp, #20]
 8011920:	ab48      	add	r3, sp, #288	; 0x120
 8011922:	441c      	add	r4, r3
 8011924:	2000      	movs	r0, #0
 8011926:	2100      	movs	r1, #0
 8011928:	2d01      	cmp	r5, #1
 801192a:	f300 809a 	bgt.w	8011a62 <__kernel_rem_pio2+0x66a>
 801192e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8011932:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8011936:	f1bb 0f00 	cmp.w	fp, #0
 801193a:	f040 8098 	bne.w	8011a6e <__kernel_rem_pio2+0x676>
 801193e:	9b04      	ldr	r3, [sp, #16]
 8011940:	e9c3 7800 	strd	r7, r8, [r3]
 8011944:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8011948:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801194c:	e7c6      	b.n	80118dc <__kernel_rem_pio2+0x4e4>
 801194e:	9e05      	ldr	r6, [sp, #20]
 8011950:	ab48      	add	r3, sp, #288	; 0x120
 8011952:	441e      	add	r6, r3
 8011954:	462c      	mov	r4, r5
 8011956:	2000      	movs	r0, #0
 8011958:	2100      	movs	r1, #0
 801195a:	2c00      	cmp	r4, #0
 801195c:	da33      	bge.n	80119c6 <__kernel_rem_pio2+0x5ce>
 801195e:	f1bb 0f00 	cmp.w	fp, #0
 8011962:	d036      	beq.n	80119d2 <__kernel_rem_pio2+0x5da>
 8011964:	4602      	mov	r2, r0
 8011966:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801196a:	9c04      	ldr	r4, [sp, #16]
 801196c:	e9c4 2300 	strd	r2, r3, [r4]
 8011970:	4602      	mov	r2, r0
 8011972:	460b      	mov	r3, r1
 8011974:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8011978:	f7ee fc96 	bl	80002a8 <__aeabi_dsub>
 801197c:	ae4a      	add	r6, sp, #296	; 0x128
 801197e:	2401      	movs	r4, #1
 8011980:	42a5      	cmp	r5, r4
 8011982:	da29      	bge.n	80119d8 <__kernel_rem_pio2+0x5e0>
 8011984:	f1bb 0f00 	cmp.w	fp, #0
 8011988:	d002      	beq.n	8011990 <__kernel_rem_pio2+0x598>
 801198a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801198e:	4619      	mov	r1, r3
 8011990:	9b04      	ldr	r3, [sp, #16]
 8011992:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8011996:	e7a1      	b.n	80118dc <__kernel_rem_pio2+0x4e4>
 8011998:	9c05      	ldr	r4, [sp, #20]
 801199a:	ab48      	add	r3, sp, #288	; 0x120
 801199c:	441c      	add	r4, r3
 801199e:	2000      	movs	r0, #0
 80119a0:	2100      	movs	r1, #0
 80119a2:	2d00      	cmp	r5, #0
 80119a4:	da09      	bge.n	80119ba <__kernel_rem_pio2+0x5c2>
 80119a6:	f1bb 0f00 	cmp.w	fp, #0
 80119aa:	d002      	beq.n	80119b2 <__kernel_rem_pio2+0x5ba>
 80119ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80119b0:	4619      	mov	r1, r3
 80119b2:	9b04      	ldr	r3, [sp, #16]
 80119b4:	e9c3 0100 	strd	r0, r1, [r3]
 80119b8:	e790      	b.n	80118dc <__kernel_rem_pio2+0x4e4>
 80119ba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80119be:	f7ee fc75 	bl	80002ac <__adddf3>
 80119c2:	3d01      	subs	r5, #1
 80119c4:	e7ed      	b.n	80119a2 <__kernel_rem_pio2+0x5aa>
 80119c6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80119ca:	f7ee fc6f 	bl	80002ac <__adddf3>
 80119ce:	3c01      	subs	r4, #1
 80119d0:	e7c3      	b.n	801195a <__kernel_rem_pio2+0x562>
 80119d2:	4602      	mov	r2, r0
 80119d4:	460b      	mov	r3, r1
 80119d6:	e7c8      	b.n	801196a <__kernel_rem_pio2+0x572>
 80119d8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80119dc:	f7ee fc66 	bl	80002ac <__adddf3>
 80119e0:	3401      	adds	r4, #1
 80119e2:	e7cd      	b.n	8011980 <__kernel_rem_pio2+0x588>
 80119e4:	e9da 8900 	ldrd	r8, r9, [sl]
 80119e8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80119ec:	9b00      	ldr	r3, [sp, #0]
 80119ee:	3b01      	subs	r3, #1
 80119f0:	9300      	str	r3, [sp, #0]
 80119f2:	4632      	mov	r2, r6
 80119f4:	463b      	mov	r3, r7
 80119f6:	4640      	mov	r0, r8
 80119f8:	4649      	mov	r1, r9
 80119fa:	f7ee fc57 	bl	80002ac <__adddf3>
 80119fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011a02:	4602      	mov	r2, r0
 8011a04:	460b      	mov	r3, r1
 8011a06:	4640      	mov	r0, r8
 8011a08:	4649      	mov	r1, r9
 8011a0a:	f7ee fc4d 	bl	80002a8 <__aeabi_dsub>
 8011a0e:	4632      	mov	r2, r6
 8011a10:	463b      	mov	r3, r7
 8011a12:	f7ee fc4b 	bl	80002ac <__adddf3>
 8011a16:	ed9d 7b06 	vldr	d7, [sp, #24]
 8011a1a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011a1e:	ed8a 7b00 	vstr	d7, [sl]
 8011a22:	e770      	b.n	8011906 <__kernel_rem_pio2+0x50e>
 8011a24:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011a28:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8011a2c:	4640      	mov	r0, r8
 8011a2e:	4632      	mov	r2, r6
 8011a30:	463b      	mov	r3, r7
 8011a32:	4649      	mov	r1, r9
 8011a34:	f7ee fc3a 	bl	80002ac <__adddf3>
 8011a38:	e9cd 0100 	strd	r0, r1, [sp]
 8011a3c:	4602      	mov	r2, r0
 8011a3e:	460b      	mov	r3, r1
 8011a40:	4640      	mov	r0, r8
 8011a42:	4649      	mov	r1, r9
 8011a44:	f7ee fc30 	bl	80002a8 <__aeabi_dsub>
 8011a48:	4632      	mov	r2, r6
 8011a4a:	463b      	mov	r3, r7
 8011a4c:	f7ee fc2e 	bl	80002ac <__adddf3>
 8011a50:	ed9d 7b00 	vldr	d7, [sp]
 8011a54:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011a58:	ed84 7b00 	vstr	d7, [r4]
 8011a5c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011a60:	e757      	b.n	8011912 <__kernel_rem_pio2+0x51a>
 8011a62:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011a66:	f7ee fc21 	bl	80002ac <__adddf3>
 8011a6a:	3d01      	subs	r5, #1
 8011a6c:	e75c      	b.n	8011928 <__kernel_rem_pio2+0x530>
 8011a6e:	9b04      	ldr	r3, [sp, #16]
 8011a70:	9a04      	ldr	r2, [sp, #16]
 8011a72:	601f      	str	r7, [r3, #0]
 8011a74:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8011a78:	605c      	str	r4, [r3, #4]
 8011a7a:	609d      	str	r5, [r3, #8]
 8011a7c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8011a80:	60d3      	str	r3, [r2, #12]
 8011a82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011a86:	6110      	str	r0, [r2, #16]
 8011a88:	6153      	str	r3, [r2, #20]
 8011a8a:	e727      	b.n	80118dc <__kernel_rem_pio2+0x4e4>
 8011a8c:	41700000 	.word	0x41700000
 8011a90:	3e700000 	.word	0x3e700000
 8011a94:	00000000 	.word	0x00000000

08011a98 <floor>:
 8011a98:	ec51 0b10 	vmov	r0, r1, d0
 8011a9c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011aa4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8011aa8:	2e13      	cmp	r6, #19
 8011aaa:	ee10 5a10 	vmov	r5, s0
 8011aae:	ee10 8a10 	vmov	r8, s0
 8011ab2:	460c      	mov	r4, r1
 8011ab4:	dc31      	bgt.n	8011b1a <floor+0x82>
 8011ab6:	2e00      	cmp	r6, #0
 8011ab8:	da14      	bge.n	8011ae4 <floor+0x4c>
 8011aba:	a333      	add	r3, pc, #204	; (adr r3, 8011b88 <floor+0xf0>)
 8011abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ac0:	f7ee fbf4 	bl	80002ac <__adddf3>
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	2300      	movs	r3, #0
 8011ac8:	f7ef f836 	bl	8000b38 <__aeabi_dcmpgt>
 8011acc:	b138      	cbz	r0, 8011ade <floor+0x46>
 8011ace:	2c00      	cmp	r4, #0
 8011ad0:	da53      	bge.n	8011b7a <floor+0xe2>
 8011ad2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8011ad6:	4325      	orrs	r5, r4
 8011ad8:	d052      	beq.n	8011b80 <floor+0xe8>
 8011ada:	4c2d      	ldr	r4, [pc, #180]	; (8011b90 <floor+0xf8>)
 8011adc:	2500      	movs	r5, #0
 8011ade:	4621      	mov	r1, r4
 8011ae0:	4628      	mov	r0, r5
 8011ae2:	e024      	b.n	8011b2e <floor+0x96>
 8011ae4:	4f2b      	ldr	r7, [pc, #172]	; (8011b94 <floor+0xfc>)
 8011ae6:	4137      	asrs	r7, r6
 8011ae8:	ea01 0307 	and.w	r3, r1, r7
 8011aec:	4303      	orrs	r3, r0
 8011aee:	d01e      	beq.n	8011b2e <floor+0x96>
 8011af0:	a325      	add	r3, pc, #148	; (adr r3, 8011b88 <floor+0xf0>)
 8011af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011af6:	f7ee fbd9 	bl	80002ac <__adddf3>
 8011afa:	2200      	movs	r2, #0
 8011afc:	2300      	movs	r3, #0
 8011afe:	f7ef f81b 	bl	8000b38 <__aeabi_dcmpgt>
 8011b02:	2800      	cmp	r0, #0
 8011b04:	d0eb      	beq.n	8011ade <floor+0x46>
 8011b06:	2c00      	cmp	r4, #0
 8011b08:	bfbe      	ittt	lt
 8011b0a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8011b0e:	4133      	asrlt	r3, r6
 8011b10:	18e4      	addlt	r4, r4, r3
 8011b12:	ea24 0407 	bic.w	r4, r4, r7
 8011b16:	2500      	movs	r5, #0
 8011b18:	e7e1      	b.n	8011ade <floor+0x46>
 8011b1a:	2e33      	cmp	r6, #51	; 0x33
 8011b1c:	dd0b      	ble.n	8011b36 <floor+0x9e>
 8011b1e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011b22:	d104      	bne.n	8011b2e <floor+0x96>
 8011b24:	ee10 2a10 	vmov	r2, s0
 8011b28:	460b      	mov	r3, r1
 8011b2a:	f7ee fbbf 	bl	80002ac <__adddf3>
 8011b2e:	ec41 0b10 	vmov	d0, r0, r1
 8011b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b36:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8011b3a:	f04f 37ff 	mov.w	r7, #4294967295
 8011b3e:	40df      	lsrs	r7, r3
 8011b40:	4238      	tst	r0, r7
 8011b42:	d0f4      	beq.n	8011b2e <floor+0x96>
 8011b44:	a310      	add	r3, pc, #64	; (adr r3, 8011b88 <floor+0xf0>)
 8011b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b4a:	f7ee fbaf 	bl	80002ac <__adddf3>
 8011b4e:	2200      	movs	r2, #0
 8011b50:	2300      	movs	r3, #0
 8011b52:	f7ee fff1 	bl	8000b38 <__aeabi_dcmpgt>
 8011b56:	2800      	cmp	r0, #0
 8011b58:	d0c1      	beq.n	8011ade <floor+0x46>
 8011b5a:	2c00      	cmp	r4, #0
 8011b5c:	da0a      	bge.n	8011b74 <floor+0xdc>
 8011b5e:	2e14      	cmp	r6, #20
 8011b60:	d101      	bne.n	8011b66 <floor+0xce>
 8011b62:	3401      	adds	r4, #1
 8011b64:	e006      	b.n	8011b74 <floor+0xdc>
 8011b66:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8011b6a:	2301      	movs	r3, #1
 8011b6c:	40b3      	lsls	r3, r6
 8011b6e:	441d      	add	r5, r3
 8011b70:	45a8      	cmp	r8, r5
 8011b72:	d8f6      	bhi.n	8011b62 <floor+0xca>
 8011b74:	ea25 0507 	bic.w	r5, r5, r7
 8011b78:	e7b1      	b.n	8011ade <floor+0x46>
 8011b7a:	2500      	movs	r5, #0
 8011b7c:	462c      	mov	r4, r5
 8011b7e:	e7ae      	b.n	8011ade <floor+0x46>
 8011b80:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8011b84:	e7ab      	b.n	8011ade <floor+0x46>
 8011b86:	bf00      	nop
 8011b88:	8800759c 	.word	0x8800759c
 8011b8c:	7e37e43c 	.word	0x7e37e43c
 8011b90:	bff00000 	.word	0xbff00000
 8011b94:	000fffff 	.word	0x000fffff

08011b98 <realloc>:
 8011b98:	4b02      	ldr	r3, [pc, #8]	; (8011ba4 <realloc+0xc>)
 8011b9a:	460a      	mov	r2, r1
 8011b9c:	4601      	mov	r1, r0
 8011b9e:	6818      	ldr	r0, [r3, #0]
 8011ba0:	f000 b802 	b.w	8011ba8 <_realloc_r>
 8011ba4:	20000088 	.word	0x20000088

08011ba8 <_realloc_r>:
 8011ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bac:	4680      	mov	r8, r0
 8011bae:	4614      	mov	r4, r2
 8011bb0:	460e      	mov	r6, r1
 8011bb2:	b921      	cbnz	r1, 8011bbe <_realloc_r+0x16>
 8011bb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011bb8:	4611      	mov	r1, r2
 8011bba:	f001 be87 	b.w	80138cc <_malloc_r>
 8011bbe:	b92a      	cbnz	r2, 8011bcc <_realloc_r+0x24>
 8011bc0:	f001 fe10 	bl	80137e4 <_free_r>
 8011bc4:	4625      	mov	r5, r4
 8011bc6:	4628      	mov	r0, r5
 8011bc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bcc:	f002 fa86 	bl	80140dc <_malloc_usable_size_r>
 8011bd0:	4284      	cmp	r4, r0
 8011bd2:	4607      	mov	r7, r0
 8011bd4:	d802      	bhi.n	8011bdc <_realloc_r+0x34>
 8011bd6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011bda:	d812      	bhi.n	8011c02 <_realloc_r+0x5a>
 8011bdc:	4621      	mov	r1, r4
 8011bde:	4640      	mov	r0, r8
 8011be0:	f001 fe74 	bl	80138cc <_malloc_r>
 8011be4:	4605      	mov	r5, r0
 8011be6:	2800      	cmp	r0, #0
 8011be8:	d0ed      	beq.n	8011bc6 <_realloc_r+0x1e>
 8011bea:	42bc      	cmp	r4, r7
 8011bec:	4622      	mov	r2, r4
 8011bee:	4631      	mov	r1, r6
 8011bf0:	bf28      	it	cs
 8011bf2:	463a      	movcs	r2, r7
 8011bf4:	f000 ff6b 	bl	8012ace <memcpy>
 8011bf8:	4631      	mov	r1, r6
 8011bfa:	4640      	mov	r0, r8
 8011bfc:	f001 fdf2 	bl	80137e4 <_free_r>
 8011c00:	e7e1      	b.n	8011bc6 <_realloc_r+0x1e>
 8011c02:	4635      	mov	r5, r6
 8011c04:	e7df      	b.n	8011bc6 <_realloc_r+0x1e>

08011c06 <__cvt>:
 8011c06:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011c0a:	ec55 4b10 	vmov	r4, r5, d0
 8011c0e:	2d00      	cmp	r5, #0
 8011c10:	460e      	mov	r6, r1
 8011c12:	4619      	mov	r1, r3
 8011c14:	462b      	mov	r3, r5
 8011c16:	bfbb      	ittet	lt
 8011c18:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011c1c:	461d      	movlt	r5, r3
 8011c1e:	2300      	movge	r3, #0
 8011c20:	232d      	movlt	r3, #45	; 0x2d
 8011c22:	700b      	strb	r3, [r1, #0]
 8011c24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c26:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011c2a:	4691      	mov	r9, r2
 8011c2c:	f023 0820 	bic.w	r8, r3, #32
 8011c30:	bfbc      	itt	lt
 8011c32:	4622      	movlt	r2, r4
 8011c34:	4614      	movlt	r4, r2
 8011c36:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011c3a:	d005      	beq.n	8011c48 <__cvt+0x42>
 8011c3c:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011c40:	d100      	bne.n	8011c44 <__cvt+0x3e>
 8011c42:	3601      	adds	r6, #1
 8011c44:	2102      	movs	r1, #2
 8011c46:	e000      	b.n	8011c4a <__cvt+0x44>
 8011c48:	2103      	movs	r1, #3
 8011c4a:	ab03      	add	r3, sp, #12
 8011c4c:	9301      	str	r3, [sp, #4]
 8011c4e:	ab02      	add	r3, sp, #8
 8011c50:	9300      	str	r3, [sp, #0]
 8011c52:	ec45 4b10 	vmov	d0, r4, r5
 8011c56:	4653      	mov	r3, sl
 8011c58:	4632      	mov	r2, r6
 8011c5a:	f000 ffd1 	bl	8012c00 <_dtoa_r>
 8011c5e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011c62:	4607      	mov	r7, r0
 8011c64:	d102      	bne.n	8011c6c <__cvt+0x66>
 8011c66:	f019 0f01 	tst.w	r9, #1
 8011c6a:	d022      	beq.n	8011cb2 <__cvt+0xac>
 8011c6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011c70:	eb07 0906 	add.w	r9, r7, r6
 8011c74:	d110      	bne.n	8011c98 <__cvt+0x92>
 8011c76:	783b      	ldrb	r3, [r7, #0]
 8011c78:	2b30      	cmp	r3, #48	; 0x30
 8011c7a:	d10a      	bne.n	8011c92 <__cvt+0x8c>
 8011c7c:	2200      	movs	r2, #0
 8011c7e:	2300      	movs	r3, #0
 8011c80:	4620      	mov	r0, r4
 8011c82:	4629      	mov	r1, r5
 8011c84:	f7ee ff30 	bl	8000ae8 <__aeabi_dcmpeq>
 8011c88:	b918      	cbnz	r0, 8011c92 <__cvt+0x8c>
 8011c8a:	f1c6 0601 	rsb	r6, r6, #1
 8011c8e:	f8ca 6000 	str.w	r6, [sl]
 8011c92:	f8da 3000 	ldr.w	r3, [sl]
 8011c96:	4499      	add	r9, r3
 8011c98:	2200      	movs	r2, #0
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	4620      	mov	r0, r4
 8011c9e:	4629      	mov	r1, r5
 8011ca0:	f7ee ff22 	bl	8000ae8 <__aeabi_dcmpeq>
 8011ca4:	b108      	cbz	r0, 8011caa <__cvt+0xa4>
 8011ca6:	f8cd 900c 	str.w	r9, [sp, #12]
 8011caa:	2230      	movs	r2, #48	; 0x30
 8011cac:	9b03      	ldr	r3, [sp, #12]
 8011cae:	454b      	cmp	r3, r9
 8011cb0:	d307      	bcc.n	8011cc2 <__cvt+0xbc>
 8011cb2:	9b03      	ldr	r3, [sp, #12]
 8011cb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011cb6:	1bdb      	subs	r3, r3, r7
 8011cb8:	4638      	mov	r0, r7
 8011cba:	6013      	str	r3, [r2, #0]
 8011cbc:	b004      	add	sp, #16
 8011cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cc2:	1c59      	adds	r1, r3, #1
 8011cc4:	9103      	str	r1, [sp, #12]
 8011cc6:	701a      	strb	r2, [r3, #0]
 8011cc8:	e7f0      	b.n	8011cac <__cvt+0xa6>

08011cca <__exponent>:
 8011cca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ccc:	4603      	mov	r3, r0
 8011cce:	2900      	cmp	r1, #0
 8011cd0:	bfb8      	it	lt
 8011cd2:	4249      	neglt	r1, r1
 8011cd4:	f803 2b02 	strb.w	r2, [r3], #2
 8011cd8:	bfb4      	ite	lt
 8011cda:	222d      	movlt	r2, #45	; 0x2d
 8011cdc:	222b      	movge	r2, #43	; 0x2b
 8011cde:	2909      	cmp	r1, #9
 8011ce0:	7042      	strb	r2, [r0, #1]
 8011ce2:	dd2a      	ble.n	8011d3a <__exponent+0x70>
 8011ce4:	f10d 0207 	add.w	r2, sp, #7
 8011ce8:	4617      	mov	r7, r2
 8011cea:	260a      	movs	r6, #10
 8011cec:	4694      	mov	ip, r2
 8011cee:	fb91 f5f6 	sdiv	r5, r1, r6
 8011cf2:	fb06 1415 	mls	r4, r6, r5, r1
 8011cf6:	3430      	adds	r4, #48	; 0x30
 8011cf8:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8011cfc:	460c      	mov	r4, r1
 8011cfe:	2c63      	cmp	r4, #99	; 0x63
 8011d00:	f102 32ff 	add.w	r2, r2, #4294967295
 8011d04:	4629      	mov	r1, r5
 8011d06:	dcf1      	bgt.n	8011cec <__exponent+0x22>
 8011d08:	3130      	adds	r1, #48	; 0x30
 8011d0a:	f1ac 0402 	sub.w	r4, ip, #2
 8011d0e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8011d12:	1c41      	adds	r1, r0, #1
 8011d14:	4622      	mov	r2, r4
 8011d16:	42ba      	cmp	r2, r7
 8011d18:	d30a      	bcc.n	8011d30 <__exponent+0x66>
 8011d1a:	f10d 0209 	add.w	r2, sp, #9
 8011d1e:	eba2 020c 	sub.w	r2, r2, ip
 8011d22:	42bc      	cmp	r4, r7
 8011d24:	bf88      	it	hi
 8011d26:	2200      	movhi	r2, #0
 8011d28:	4413      	add	r3, r2
 8011d2a:	1a18      	subs	r0, r3, r0
 8011d2c:	b003      	add	sp, #12
 8011d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d30:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011d34:	f801 5f01 	strb.w	r5, [r1, #1]!
 8011d38:	e7ed      	b.n	8011d16 <__exponent+0x4c>
 8011d3a:	2330      	movs	r3, #48	; 0x30
 8011d3c:	3130      	adds	r1, #48	; 0x30
 8011d3e:	7083      	strb	r3, [r0, #2]
 8011d40:	70c1      	strb	r1, [r0, #3]
 8011d42:	1d03      	adds	r3, r0, #4
 8011d44:	e7f1      	b.n	8011d2a <__exponent+0x60>
	...

08011d48 <_printf_float>:
 8011d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d4c:	ed2d 8b02 	vpush	{d8}
 8011d50:	b08d      	sub	sp, #52	; 0x34
 8011d52:	460c      	mov	r4, r1
 8011d54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011d58:	4616      	mov	r6, r2
 8011d5a:	461f      	mov	r7, r3
 8011d5c:	4605      	mov	r5, r0
 8011d5e:	f000 fde9 	bl	8012934 <_localeconv_r>
 8011d62:	f8d0 a000 	ldr.w	sl, [r0]
 8011d66:	4650      	mov	r0, sl
 8011d68:	f7ee fa92 	bl	8000290 <strlen>
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	930a      	str	r3, [sp, #40]	; 0x28
 8011d70:	6823      	ldr	r3, [r4, #0]
 8011d72:	9305      	str	r3, [sp, #20]
 8011d74:	f8d8 3000 	ldr.w	r3, [r8]
 8011d78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011d7c:	3307      	adds	r3, #7
 8011d7e:	f023 0307 	bic.w	r3, r3, #7
 8011d82:	f103 0208 	add.w	r2, r3, #8
 8011d86:	f8c8 2000 	str.w	r2, [r8]
 8011d8a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011d8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011d92:	9307      	str	r3, [sp, #28]
 8011d94:	f8cd 8018 	str.w	r8, [sp, #24]
 8011d98:	ee08 0a10 	vmov	s16, r0
 8011d9c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8011da0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011da4:	4b9e      	ldr	r3, [pc, #632]	; (8012020 <_printf_float+0x2d8>)
 8011da6:	f04f 32ff 	mov.w	r2, #4294967295
 8011daa:	f7ee fecf 	bl	8000b4c <__aeabi_dcmpun>
 8011dae:	bb88      	cbnz	r0, 8011e14 <_printf_float+0xcc>
 8011db0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011db4:	4b9a      	ldr	r3, [pc, #616]	; (8012020 <_printf_float+0x2d8>)
 8011db6:	f04f 32ff 	mov.w	r2, #4294967295
 8011dba:	f7ee fea9 	bl	8000b10 <__aeabi_dcmple>
 8011dbe:	bb48      	cbnz	r0, 8011e14 <_printf_float+0xcc>
 8011dc0:	2200      	movs	r2, #0
 8011dc2:	2300      	movs	r3, #0
 8011dc4:	4640      	mov	r0, r8
 8011dc6:	4649      	mov	r1, r9
 8011dc8:	f7ee fe98 	bl	8000afc <__aeabi_dcmplt>
 8011dcc:	b110      	cbz	r0, 8011dd4 <_printf_float+0x8c>
 8011dce:	232d      	movs	r3, #45	; 0x2d
 8011dd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011dd4:	4a93      	ldr	r2, [pc, #588]	; (8012024 <_printf_float+0x2dc>)
 8011dd6:	4b94      	ldr	r3, [pc, #592]	; (8012028 <_printf_float+0x2e0>)
 8011dd8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011ddc:	bf94      	ite	ls
 8011dde:	4690      	movls	r8, r2
 8011de0:	4698      	movhi	r8, r3
 8011de2:	2303      	movs	r3, #3
 8011de4:	6123      	str	r3, [r4, #16]
 8011de6:	9b05      	ldr	r3, [sp, #20]
 8011de8:	f023 0304 	bic.w	r3, r3, #4
 8011dec:	6023      	str	r3, [r4, #0]
 8011dee:	f04f 0900 	mov.w	r9, #0
 8011df2:	9700      	str	r7, [sp, #0]
 8011df4:	4633      	mov	r3, r6
 8011df6:	aa0b      	add	r2, sp, #44	; 0x2c
 8011df8:	4621      	mov	r1, r4
 8011dfa:	4628      	mov	r0, r5
 8011dfc:	f000 f9da 	bl	80121b4 <_printf_common>
 8011e00:	3001      	adds	r0, #1
 8011e02:	f040 8090 	bne.w	8011f26 <_printf_float+0x1de>
 8011e06:	f04f 30ff 	mov.w	r0, #4294967295
 8011e0a:	b00d      	add	sp, #52	; 0x34
 8011e0c:	ecbd 8b02 	vpop	{d8}
 8011e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e14:	4642      	mov	r2, r8
 8011e16:	464b      	mov	r3, r9
 8011e18:	4640      	mov	r0, r8
 8011e1a:	4649      	mov	r1, r9
 8011e1c:	f7ee fe96 	bl	8000b4c <__aeabi_dcmpun>
 8011e20:	b140      	cbz	r0, 8011e34 <_printf_float+0xec>
 8011e22:	464b      	mov	r3, r9
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	bfbc      	itt	lt
 8011e28:	232d      	movlt	r3, #45	; 0x2d
 8011e2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011e2e:	4a7f      	ldr	r2, [pc, #508]	; (801202c <_printf_float+0x2e4>)
 8011e30:	4b7f      	ldr	r3, [pc, #508]	; (8012030 <_printf_float+0x2e8>)
 8011e32:	e7d1      	b.n	8011dd8 <_printf_float+0x90>
 8011e34:	6863      	ldr	r3, [r4, #4]
 8011e36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011e3a:	9206      	str	r2, [sp, #24]
 8011e3c:	1c5a      	adds	r2, r3, #1
 8011e3e:	d13f      	bne.n	8011ec0 <_printf_float+0x178>
 8011e40:	2306      	movs	r3, #6
 8011e42:	6063      	str	r3, [r4, #4]
 8011e44:	9b05      	ldr	r3, [sp, #20]
 8011e46:	6861      	ldr	r1, [r4, #4]
 8011e48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011e4c:	2300      	movs	r3, #0
 8011e4e:	9303      	str	r3, [sp, #12]
 8011e50:	ab0a      	add	r3, sp, #40	; 0x28
 8011e52:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011e56:	ab09      	add	r3, sp, #36	; 0x24
 8011e58:	ec49 8b10 	vmov	d0, r8, r9
 8011e5c:	9300      	str	r3, [sp, #0]
 8011e5e:	6022      	str	r2, [r4, #0]
 8011e60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011e64:	4628      	mov	r0, r5
 8011e66:	f7ff fece 	bl	8011c06 <__cvt>
 8011e6a:	9b06      	ldr	r3, [sp, #24]
 8011e6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011e6e:	2b47      	cmp	r3, #71	; 0x47
 8011e70:	4680      	mov	r8, r0
 8011e72:	d108      	bne.n	8011e86 <_printf_float+0x13e>
 8011e74:	1cc8      	adds	r0, r1, #3
 8011e76:	db02      	blt.n	8011e7e <_printf_float+0x136>
 8011e78:	6863      	ldr	r3, [r4, #4]
 8011e7a:	4299      	cmp	r1, r3
 8011e7c:	dd41      	ble.n	8011f02 <_printf_float+0x1ba>
 8011e7e:	f1ab 0302 	sub.w	r3, fp, #2
 8011e82:	fa5f fb83 	uxtb.w	fp, r3
 8011e86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011e8a:	d820      	bhi.n	8011ece <_printf_float+0x186>
 8011e8c:	3901      	subs	r1, #1
 8011e8e:	465a      	mov	r2, fp
 8011e90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011e94:	9109      	str	r1, [sp, #36]	; 0x24
 8011e96:	f7ff ff18 	bl	8011cca <__exponent>
 8011e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011e9c:	1813      	adds	r3, r2, r0
 8011e9e:	2a01      	cmp	r2, #1
 8011ea0:	4681      	mov	r9, r0
 8011ea2:	6123      	str	r3, [r4, #16]
 8011ea4:	dc02      	bgt.n	8011eac <_printf_float+0x164>
 8011ea6:	6822      	ldr	r2, [r4, #0]
 8011ea8:	07d2      	lsls	r2, r2, #31
 8011eaa:	d501      	bpl.n	8011eb0 <_printf_float+0x168>
 8011eac:	3301      	adds	r3, #1
 8011eae:	6123      	str	r3, [r4, #16]
 8011eb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d09c      	beq.n	8011df2 <_printf_float+0xaa>
 8011eb8:	232d      	movs	r3, #45	; 0x2d
 8011eba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011ebe:	e798      	b.n	8011df2 <_printf_float+0xaa>
 8011ec0:	9a06      	ldr	r2, [sp, #24]
 8011ec2:	2a47      	cmp	r2, #71	; 0x47
 8011ec4:	d1be      	bne.n	8011e44 <_printf_float+0xfc>
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d1bc      	bne.n	8011e44 <_printf_float+0xfc>
 8011eca:	2301      	movs	r3, #1
 8011ecc:	e7b9      	b.n	8011e42 <_printf_float+0xfa>
 8011ece:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011ed2:	d118      	bne.n	8011f06 <_printf_float+0x1be>
 8011ed4:	2900      	cmp	r1, #0
 8011ed6:	6863      	ldr	r3, [r4, #4]
 8011ed8:	dd0b      	ble.n	8011ef2 <_printf_float+0x1aa>
 8011eda:	6121      	str	r1, [r4, #16]
 8011edc:	b913      	cbnz	r3, 8011ee4 <_printf_float+0x19c>
 8011ede:	6822      	ldr	r2, [r4, #0]
 8011ee0:	07d0      	lsls	r0, r2, #31
 8011ee2:	d502      	bpl.n	8011eea <_printf_float+0x1a2>
 8011ee4:	3301      	adds	r3, #1
 8011ee6:	440b      	add	r3, r1
 8011ee8:	6123      	str	r3, [r4, #16]
 8011eea:	65a1      	str	r1, [r4, #88]	; 0x58
 8011eec:	f04f 0900 	mov.w	r9, #0
 8011ef0:	e7de      	b.n	8011eb0 <_printf_float+0x168>
 8011ef2:	b913      	cbnz	r3, 8011efa <_printf_float+0x1b2>
 8011ef4:	6822      	ldr	r2, [r4, #0]
 8011ef6:	07d2      	lsls	r2, r2, #31
 8011ef8:	d501      	bpl.n	8011efe <_printf_float+0x1b6>
 8011efa:	3302      	adds	r3, #2
 8011efc:	e7f4      	b.n	8011ee8 <_printf_float+0x1a0>
 8011efe:	2301      	movs	r3, #1
 8011f00:	e7f2      	b.n	8011ee8 <_printf_float+0x1a0>
 8011f02:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f08:	4299      	cmp	r1, r3
 8011f0a:	db05      	blt.n	8011f18 <_printf_float+0x1d0>
 8011f0c:	6823      	ldr	r3, [r4, #0]
 8011f0e:	6121      	str	r1, [r4, #16]
 8011f10:	07d8      	lsls	r0, r3, #31
 8011f12:	d5ea      	bpl.n	8011eea <_printf_float+0x1a2>
 8011f14:	1c4b      	adds	r3, r1, #1
 8011f16:	e7e7      	b.n	8011ee8 <_printf_float+0x1a0>
 8011f18:	2900      	cmp	r1, #0
 8011f1a:	bfd4      	ite	le
 8011f1c:	f1c1 0202 	rsble	r2, r1, #2
 8011f20:	2201      	movgt	r2, #1
 8011f22:	4413      	add	r3, r2
 8011f24:	e7e0      	b.n	8011ee8 <_printf_float+0x1a0>
 8011f26:	6823      	ldr	r3, [r4, #0]
 8011f28:	055a      	lsls	r2, r3, #21
 8011f2a:	d407      	bmi.n	8011f3c <_printf_float+0x1f4>
 8011f2c:	6923      	ldr	r3, [r4, #16]
 8011f2e:	4642      	mov	r2, r8
 8011f30:	4631      	mov	r1, r6
 8011f32:	4628      	mov	r0, r5
 8011f34:	47b8      	blx	r7
 8011f36:	3001      	adds	r0, #1
 8011f38:	d12c      	bne.n	8011f94 <_printf_float+0x24c>
 8011f3a:	e764      	b.n	8011e06 <_printf_float+0xbe>
 8011f3c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011f40:	f240 80e0 	bls.w	8012104 <_printf_float+0x3bc>
 8011f44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011f48:	2200      	movs	r2, #0
 8011f4a:	2300      	movs	r3, #0
 8011f4c:	f7ee fdcc 	bl	8000ae8 <__aeabi_dcmpeq>
 8011f50:	2800      	cmp	r0, #0
 8011f52:	d034      	beq.n	8011fbe <_printf_float+0x276>
 8011f54:	4a37      	ldr	r2, [pc, #220]	; (8012034 <_printf_float+0x2ec>)
 8011f56:	2301      	movs	r3, #1
 8011f58:	4631      	mov	r1, r6
 8011f5a:	4628      	mov	r0, r5
 8011f5c:	47b8      	blx	r7
 8011f5e:	3001      	adds	r0, #1
 8011f60:	f43f af51 	beq.w	8011e06 <_printf_float+0xbe>
 8011f64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011f68:	429a      	cmp	r2, r3
 8011f6a:	db02      	blt.n	8011f72 <_printf_float+0x22a>
 8011f6c:	6823      	ldr	r3, [r4, #0]
 8011f6e:	07d8      	lsls	r0, r3, #31
 8011f70:	d510      	bpl.n	8011f94 <_printf_float+0x24c>
 8011f72:	ee18 3a10 	vmov	r3, s16
 8011f76:	4652      	mov	r2, sl
 8011f78:	4631      	mov	r1, r6
 8011f7a:	4628      	mov	r0, r5
 8011f7c:	47b8      	blx	r7
 8011f7e:	3001      	adds	r0, #1
 8011f80:	f43f af41 	beq.w	8011e06 <_printf_float+0xbe>
 8011f84:	f04f 0800 	mov.w	r8, #0
 8011f88:	f104 091a 	add.w	r9, r4, #26
 8011f8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f8e:	3b01      	subs	r3, #1
 8011f90:	4543      	cmp	r3, r8
 8011f92:	dc09      	bgt.n	8011fa8 <_printf_float+0x260>
 8011f94:	6823      	ldr	r3, [r4, #0]
 8011f96:	079b      	lsls	r3, r3, #30
 8011f98:	f100 8107 	bmi.w	80121aa <_printf_float+0x462>
 8011f9c:	68e0      	ldr	r0, [r4, #12]
 8011f9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011fa0:	4298      	cmp	r0, r3
 8011fa2:	bfb8      	it	lt
 8011fa4:	4618      	movlt	r0, r3
 8011fa6:	e730      	b.n	8011e0a <_printf_float+0xc2>
 8011fa8:	2301      	movs	r3, #1
 8011faa:	464a      	mov	r2, r9
 8011fac:	4631      	mov	r1, r6
 8011fae:	4628      	mov	r0, r5
 8011fb0:	47b8      	blx	r7
 8011fb2:	3001      	adds	r0, #1
 8011fb4:	f43f af27 	beq.w	8011e06 <_printf_float+0xbe>
 8011fb8:	f108 0801 	add.w	r8, r8, #1
 8011fbc:	e7e6      	b.n	8011f8c <_printf_float+0x244>
 8011fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	dc39      	bgt.n	8012038 <_printf_float+0x2f0>
 8011fc4:	4a1b      	ldr	r2, [pc, #108]	; (8012034 <_printf_float+0x2ec>)
 8011fc6:	2301      	movs	r3, #1
 8011fc8:	4631      	mov	r1, r6
 8011fca:	4628      	mov	r0, r5
 8011fcc:	47b8      	blx	r7
 8011fce:	3001      	adds	r0, #1
 8011fd0:	f43f af19 	beq.w	8011e06 <_printf_float+0xbe>
 8011fd4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011fd8:	4313      	orrs	r3, r2
 8011fda:	d102      	bne.n	8011fe2 <_printf_float+0x29a>
 8011fdc:	6823      	ldr	r3, [r4, #0]
 8011fde:	07d9      	lsls	r1, r3, #31
 8011fe0:	d5d8      	bpl.n	8011f94 <_printf_float+0x24c>
 8011fe2:	ee18 3a10 	vmov	r3, s16
 8011fe6:	4652      	mov	r2, sl
 8011fe8:	4631      	mov	r1, r6
 8011fea:	4628      	mov	r0, r5
 8011fec:	47b8      	blx	r7
 8011fee:	3001      	adds	r0, #1
 8011ff0:	f43f af09 	beq.w	8011e06 <_printf_float+0xbe>
 8011ff4:	f04f 0900 	mov.w	r9, #0
 8011ff8:	f104 0a1a 	add.w	sl, r4, #26
 8011ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ffe:	425b      	negs	r3, r3
 8012000:	454b      	cmp	r3, r9
 8012002:	dc01      	bgt.n	8012008 <_printf_float+0x2c0>
 8012004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012006:	e792      	b.n	8011f2e <_printf_float+0x1e6>
 8012008:	2301      	movs	r3, #1
 801200a:	4652      	mov	r2, sl
 801200c:	4631      	mov	r1, r6
 801200e:	4628      	mov	r0, r5
 8012010:	47b8      	blx	r7
 8012012:	3001      	adds	r0, #1
 8012014:	f43f aef7 	beq.w	8011e06 <_printf_float+0xbe>
 8012018:	f109 0901 	add.w	r9, r9, #1
 801201c:	e7ee      	b.n	8011ffc <_printf_float+0x2b4>
 801201e:	bf00      	nop
 8012020:	7fefffff 	.word	0x7fefffff
 8012024:	08015398 	.word	0x08015398
 8012028:	0801539c 	.word	0x0801539c
 801202c:	080153a0 	.word	0x080153a0
 8012030:	080153a4 	.word	0x080153a4
 8012034:	080153a8 	.word	0x080153a8
 8012038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801203a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801203c:	429a      	cmp	r2, r3
 801203e:	bfa8      	it	ge
 8012040:	461a      	movge	r2, r3
 8012042:	2a00      	cmp	r2, #0
 8012044:	4691      	mov	r9, r2
 8012046:	dc37      	bgt.n	80120b8 <_printf_float+0x370>
 8012048:	f04f 0b00 	mov.w	fp, #0
 801204c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012050:	f104 021a 	add.w	r2, r4, #26
 8012054:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012056:	9305      	str	r3, [sp, #20]
 8012058:	eba3 0309 	sub.w	r3, r3, r9
 801205c:	455b      	cmp	r3, fp
 801205e:	dc33      	bgt.n	80120c8 <_printf_float+0x380>
 8012060:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012064:	429a      	cmp	r2, r3
 8012066:	db3b      	blt.n	80120e0 <_printf_float+0x398>
 8012068:	6823      	ldr	r3, [r4, #0]
 801206a:	07da      	lsls	r2, r3, #31
 801206c:	d438      	bmi.n	80120e0 <_printf_float+0x398>
 801206e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012072:	eba2 0903 	sub.w	r9, r2, r3
 8012076:	9b05      	ldr	r3, [sp, #20]
 8012078:	1ad2      	subs	r2, r2, r3
 801207a:	4591      	cmp	r9, r2
 801207c:	bfa8      	it	ge
 801207e:	4691      	movge	r9, r2
 8012080:	f1b9 0f00 	cmp.w	r9, #0
 8012084:	dc35      	bgt.n	80120f2 <_printf_float+0x3aa>
 8012086:	f04f 0800 	mov.w	r8, #0
 801208a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801208e:	f104 0a1a 	add.w	sl, r4, #26
 8012092:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012096:	1a9b      	subs	r3, r3, r2
 8012098:	eba3 0309 	sub.w	r3, r3, r9
 801209c:	4543      	cmp	r3, r8
 801209e:	f77f af79 	ble.w	8011f94 <_printf_float+0x24c>
 80120a2:	2301      	movs	r3, #1
 80120a4:	4652      	mov	r2, sl
 80120a6:	4631      	mov	r1, r6
 80120a8:	4628      	mov	r0, r5
 80120aa:	47b8      	blx	r7
 80120ac:	3001      	adds	r0, #1
 80120ae:	f43f aeaa 	beq.w	8011e06 <_printf_float+0xbe>
 80120b2:	f108 0801 	add.w	r8, r8, #1
 80120b6:	e7ec      	b.n	8012092 <_printf_float+0x34a>
 80120b8:	4613      	mov	r3, r2
 80120ba:	4631      	mov	r1, r6
 80120bc:	4642      	mov	r2, r8
 80120be:	4628      	mov	r0, r5
 80120c0:	47b8      	blx	r7
 80120c2:	3001      	adds	r0, #1
 80120c4:	d1c0      	bne.n	8012048 <_printf_float+0x300>
 80120c6:	e69e      	b.n	8011e06 <_printf_float+0xbe>
 80120c8:	2301      	movs	r3, #1
 80120ca:	4631      	mov	r1, r6
 80120cc:	4628      	mov	r0, r5
 80120ce:	9205      	str	r2, [sp, #20]
 80120d0:	47b8      	blx	r7
 80120d2:	3001      	adds	r0, #1
 80120d4:	f43f ae97 	beq.w	8011e06 <_printf_float+0xbe>
 80120d8:	9a05      	ldr	r2, [sp, #20]
 80120da:	f10b 0b01 	add.w	fp, fp, #1
 80120de:	e7b9      	b.n	8012054 <_printf_float+0x30c>
 80120e0:	ee18 3a10 	vmov	r3, s16
 80120e4:	4652      	mov	r2, sl
 80120e6:	4631      	mov	r1, r6
 80120e8:	4628      	mov	r0, r5
 80120ea:	47b8      	blx	r7
 80120ec:	3001      	adds	r0, #1
 80120ee:	d1be      	bne.n	801206e <_printf_float+0x326>
 80120f0:	e689      	b.n	8011e06 <_printf_float+0xbe>
 80120f2:	9a05      	ldr	r2, [sp, #20]
 80120f4:	464b      	mov	r3, r9
 80120f6:	4442      	add	r2, r8
 80120f8:	4631      	mov	r1, r6
 80120fa:	4628      	mov	r0, r5
 80120fc:	47b8      	blx	r7
 80120fe:	3001      	adds	r0, #1
 8012100:	d1c1      	bne.n	8012086 <_printf_float+0x33e>
 8012102:	e680      	b.n	8011e06 <_printf_float+0xbe>
 8012104:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012106:	2a01      	cmp	r2, #1
 8012108:	dc01      	bgt.n	801210e <_printf_float+0x3c6>
 801210a:	07db      	lsls	r3, r3, #31
 801210c:	d53a      	bpl.n	8012184 <_printf_float+0x43c>
 801210e:	2301      	movs	r3, #1
 8012110:	4642      	mov	r2, r8
 8012112:	4631      	mov	r1, r6
 8012114:	4628      	mov	r0, r5
 8012116:	47b8      	blx	r7
 8012118:	3001      	adds	r0, #1
 801211a:	f43f ae74 	beq.w	8011e06 <_printf_float+0xbe>
 801211e:	ee18 3a10 	vmov	r3, s16
 8012122:	4652      	mov	r2, sl
 8012124:	4631      	mov	r1, r6
 8012126:	4628      	mov	r0, r5
 8012128:	47b8      	blx	r7
 801212a:	3001      	adds	r0, #1
 801212c:	f43f ae6b 	beq.w	8011e06 <_printf_float+0xbe>
 8012130:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012134:	2200      	movs	r2, #0
 8012136:	2300      	movs	r3, #0
 8012138:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 801213c:	f7ee fcd4 	bl	8000ae8 <__aeabi_dcmpeq>
 8012140:	b9d8      	cbnz	r0, 801217a <_printf_float+0x432>
 8012142:	f10a 33ff 	add.w	r3, sl, #4294967295
 8012146:	f108 0201 	add.w	r2, r8, #1
 801214a:	4631      	mov	r1, r6
 801214c:	4628      	mov	r0, r5
 801214e:	47b8      	blx	r7
 8012150:	3001      	adds	r0, #1
 8012152:	d10e      	bne.n	8012172 <_printf_float+0x42a>
 8012154:	e657      	b.n	8011e06 <_printf_float+0xbe>
 8012156:	2301      	movs	r3, #1
 8012158:	4652      	mov	r2, sl
 801215a:	4631      	mov	r1, r6
 801215c:	4628      	mov	r0, r5
 801215e:	47b8      	blx	r7
 8012160:	3001      	adds	r0, #1
 8012162:	f43f ae50 	beq.w	8011e06 <_printf_float+0xbe>
 8012166:	f108 0801 	add.w	r8, r8, #1
 801216a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801216c:	3b01      	subs	r3, #1
 801216e:	4543      	cmp	r3, r8
 8012170:	dcf1      	bgt.n	8012156 <_printf_float+0x40e>
 8012172:	464b      	mov	r3, r9
 8012174:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012178:	e6da      	b.n	8011f30 <_printf_float+0x1e8>
 801217a:	f04f 0800 	mov.w	r8, #0
 801217e:	f104 0a1a 	add.w	sl, r4, #26
 8012182:	e7f2      	b.n	801216a <_printf_float+0x422>
 8012184:	2301      	movs	r3, #1
 8012186:	4642      	mov	r2, r8
 8012188:	e7df      	b.n	801214a <_printf_float+0x402>
 801218a:	2301      	movs	r3, #1
 801218c:	464a      	mov	r2, r9
 801218e:	4631      	mov	r1, r6
 8012190:	4628      	mov	r0, r5
 8012192:	47b8      	blx	r7
 8012194:	3001      	adds	r0, #1
 8012196:	f43f ae36 	beq.w	8011e06 <_printf_float+0xbe>
 801219a:	f108 0801 	add.w	r8, r8, #1
 801219e:	68e3      	ldr	r3, [r4, #12]
 80121a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80121a2:	1a5b      	subs	r3, r3, r1
 80121a4:	4543      	cmp	r3, r8
 80121a6:	dcf0      	bgt.n	801218a <_printf_float+0x442>
 80121a8:	e6f8      	b.n	8011f9c <_printf_float+0x254>
 80121aa:	f04f 0800 	mov.w	r8, #0
 80121ae:	f104 0919 	add.w	r9, r4, #25
 80121b2:	e7f4      	b.n	801219e <_printf_float+0x456>

080121b4 <_printf_common>:
 80121b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80121b8:	4616      	mov	r6, r2
 80121ba:	4699      	mov	r9, r3
 80121bc:	688a      	ldr	r2, [r1, #8]
 80121be:	690b      	ldr	r3, [r1, #16]
 80121c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80121c4:	4293      	cmp	r3, r2
 80121c6:	bfb8      	it	lt
 80121c8:	4613      	movlt	r3, r2
 80121ca:	6033      	str	r3, [r6, #0]
 80121cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80121d0:	4607      	mov	r7, r0
 80121d2:	460c      	mov	r4, r1
 80121d4:	b10a      	cbz	r2, 80121da <_printf_common+0x26>
 80121d6:	3301      	adds	r3, #1
 80121d8:	6033      	str	r3, [r6, #0]
 80121da:	6823      	ldr	r3, [r4, #0]
 80121dc:	0699      	lsls	r1, r3, #26
 80121de:	bf42      	ittt	mi
 80121e0:	6833      	ldrmi	r3, [r6, #0]
 80121e2:	3302      	addmi	r3, #2
 80121e4:	6033      	strmi	r3, [r6, #0]
 80121e6:	6825      	ldr	r5, [r4, #0]
 80121e8:	f015 0506 	ands.w	r5, r5, #6
 80121ec:	d106      	bne.n	80121fc <_printf_common+0x48>
 80121ee:	f104 0a19 	add.w	sl, r4, #25
 80121f2:	68e3      	ldr	r3, [r4, #12]
 80121f4:	6832      	ldr	r2, [r6, #0]
 80121f6:	1a9b      	subs	r3, r3, r2
 80121f8:	42ab      	cmp	r3, r5
 80121fa:	dc26      	bgt.n	801224a <_printf_common+0x96>
 80121fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012200:	1e13      	subs	r3, r2, #0
 8012202:	6822      	ldr	r2, [r4, #0]
 8012204:	bf18      	it	ne
 8012206:	2301      	movne	r3, #1
 8012208:	0692      	lsls	r2, r2, #26
 801220a:	d42b      	bmi.n	8012264 <_printf_common+0xb0>
 801220c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012210:	4649      	mov	r1, r9
 8012212:	4638      	mov	r0, r7
 8012214:	47c0      	blx	r8
 8012216:	3001      	adds	r0, #1
 8012218:	d01e      	beq.n	8012258 <_printf_common+0xa4>
 801221a:	6823      	ldr	r3, [r4, #0]
 801221c:	6922      	ldr	r2, [r4, #16]
 801221e:	f003 0306 	and.w	r3, r3, #6
 8012222:	2b04      	cmp	r3, #4
 8012224:	bf02      	ittt	eq
 8012226:	68e5      	ldreq	r5, [r4, #12]
 8012228:	6833      	ldreq	r3, [r6, #0]
 801222a:	1aed      	subeq	r5, r5, r3
 801222c:	68a3      	ldr	r3, [r4, #8]
 801222e:	bf0c      	ite	eq
 8012230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012234:	2500      	movne	r5, #0
 8012236:	4293      	cmp	r3, r2
 8012238:	bfc4      	itt	gt
 801223a:	1a9b      	subgt	r3, r3, r2
 801223c:	18ed      	addgt	r5, r5, r3
 801223e:	2600      	movs	r6, #0
 8012240:	341a      	adds	r4, #26
 8012242:	42b5      	cmp	r5, r6
 8012244:	d11a      	bne.n	801227c <_printf_common+0xc8>
 8012246:	2000      	movs	r0, #0
 8012248:	e008      	b.n	801225c <_printf_common+0xa8>
 801224a:	2301      	movs	r3, #1
 801224c:	4652      	mov	r2, sl
 801224e:	4649      	mov	r1, r9
 8012250:	4638      	mov	r0, r7
 8012252:	47c0      	blx	r8
 8012254:	3001      	adds	r0, #1
 8012256:	d103      	bne.n	8012260 <_printf_common+0xac>
 8012258:	f04f 30ff 	mov.w	r0, #4294967295
 801225c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012260:	3501      	adds	r5, #1
 8012262:	e7c6      	b.n	80121f2 <_printf_common+0x3e>
 8012264:	18e1      	adds	r1, r4, r3
 8012266:	1c5a      	adds	r2, r3, #1
 8012268:	2030      	movs	r0, #48	; 0x30
 801226a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801226e:	4422      	add	r2, r4
 8012270:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012274:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012278:	3302      	adds	r3, #2
 801227a:	e7c7      	b.n	801220c <_printf_common+0x58>
 801227c:	2301      	movs	r3, #1
 801227e:	4622      	mov	r2, r4
 8012280:	4649      	mov	r1, r9
 8012282:	4638      	mov	r0, r7
 8012284:	47c0      	blx	r8
 8012286:	3001      	adds	r0, #1
 8012288:	d0e6      	beq.n	8012258 <_printf_common+0xa4>
 801228a:	3601      	adds	r6, #1
 801228c:	e7d9      	b.n	8012242 <_printf_common+0x8e>
	...

08012290 <_printf_i>:
 8012290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012294:	7e0f      	ldrb	r7, [r1, #24]
 8012296:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012298:	2f78      	cmp	r7, #120	; 0x78
 801229a:	4691      	mov	r9, r2
 801229c:	4680      	mov	r8, r0
 801229e:	460c      	mov	r4, r1
 80122a0:	469a      	mov	sl, r3
 80122a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80122a6:	d807      	bhi.n	80122b8 <_printf_i+0x28>
 80122a8:	2f62      	cmp	r7, #98	; 0x62
 80122aa:	d80a      	bhi.n	80122c2 <_printf_i+0x32>
 80122ac:	2f00      	cmp	r7, #0
 80122ae:	f000 80d4 	beq.w	801245a <_printf_i+0x1ca>
 80122b2:	2f58      	cmp	r7, #88	; 0x58
 80122b4:	f000 80c0 	beq.w	8012438 <_printf_i+0x1a8>
 80122b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80122bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80122c0:	e03a      	b.n	8012338 <_printf_i+0xa8>
 80122c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80122c6:	2b15      	cmp	r3, #21
 80122c8:	d8f6      	bhi.n	80122b8 <_printf_i+0x28>
 80122ca:	a101      	add	r1, pc, #4	; (adr r1, 80122d0 <_printf_i+0x40>)
 80122cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80122d0:	08012329 	.word	0x08012329
 80122d4:	0801233d 	.word	0x0801233d
 80122d8:	080122b9 	.word	0x080122b9
 80122dc:	080122b9 	.word	0x080122b9
 80122e0:	080122b9 	.word	0x080122b9
 80122e4:	080122b9 	.word	0x080122b9
 80122e8:	0801233d 	.word	0x0801233d
 80122ec:	080122b9 	.word	0x080122b9
 80122f0:	080122b9 	.word	0x080122b9
 80122f4:	080122b9 	.word	0x080122b9
 80122f8:	080122b9 	.word	0x080122b9
 80122fc:	08012441 	.word	0x08012441
 8012300:	08012369 	.word	0x08012369
 8012304:	080123fb 	.word	0x080123fb
 8012308:	080122b9 	.word	0x080122b9
 801230c:	080122b9 	.word	0x080122b9
 8012310:	08012463 	.word	0x08012463
 8012314:	080122b9 	.word	0x080122b9
 8012318:	08012369 	.word	0x08012369
 801231c:	080122b9 	.word	0x080122b9
 8012320:	080122b9 	.word	0x080122b9
 8012324:	08012403 	.word	0x08012403
 8012328:	682b      	ldr	r3, [r5, #0]
 801232a:	1d1a      	adds	r2, r3, #4
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	602a      	str	r2, [r5, #0]
 8012330:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012334:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012338:	2301      	movs	r3, #1
 801233a:	e09f      	b.n	801247c <_printf_i+0x1ec>
 801233c:	6820      	ldr	r0, [r4, #0]
 801233e:	682b      	ldr	r3, [r5, #0]
 8012340:	0607      	lsls	r7, r0, #24
 8012342:	f103 0104 	add.w	r1, r3, #4
 8012346:	6029      	str	r1, [r5, #0]
 8012348:	d501      	bpl.n	801234e <_printf_i+0xbe>
 801234a:	681e      	ldr	r6, [r3, #0]
 801234c:	e003      	b.n	8012356 <_printf_i+0xc6>
 801234e:	0646      	lsls	r6, r0, #25
 8012350:	d5fb      	bpl.n	801234a <_printf_i+0xba>
 8012352:	f9b3 6000 	ldrsh.w	r6, [r3]
 8012356:	2e00      	cmp	r6, #0
 8012358:	da03      	bge.n	8012362 <_printf_i+0xd2>
 801235a:	232d      	movs	r3, #45	; 0x2d
 801235c:	4276      	negs	r6, r6
 801235e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012362:	485a      	ldr	r0, [pc, #360]	; (80124cc <_printf_i+0x23c>)
 8012364:	230a      	movs	r3, #10
 8012366:	e012      	b.n	801238e <_printf_i+0xfe>
 8012368:	682b      	ldr	r3, [r5, #0]
 801236a:	6820      	ldr	r0, [r4, #0]
 801236c:	1d19      	adds	r1, r3, #4
 801236e:	6029      	str	r1, [r5, #0]
 8012370:	0605      	lsls	r5, r0, #24
 8012372:	d501      	bpl.n	8012378 <_printf_i+0xe8>
 8012374:	681e      	ldr	r6, [r3, #0]
 8012376:	e002      	b.n	801237e <_printf_i+0xee>
 8012378:	0641      	lsls	r1, r0, #25
 801237a:	d5fb      	bpl.n	8012374 <_printf_i+0xe4>
 801237c:	881e      	ldrh	r6, [r3, #0]
 801237e:	4853      	ldr	r0, [pc, #332]	; (80124cc <_printf_i+0x23c>)
 8012380:	2f6f      	cmp	r7, #111	; 0x6f
 8012382:	bf0c      	ite	eq
 8012384:	2308      	moveq	r3, #8
 8012386:	230a      	movne	r3, #10
 8012388:	2100      	movs	r1, #0
 801238a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801238e:	6865      	ldr	r5, [r4, #4]
 8012390:	60a5      	str	r5, [r4, #8]
 8012392:	2d00      	cmp	r5, #0
 8012394:	bfa2      	ittt	ge
 8012396:	6821      	ldrge	r1, [r4, #0]
 8012398:	f021 0104 	bicge.w	r1, r1, #4
 801239c:	6021      	strge	r1, [r4, #0]
 801239e:	b90e      	cbnz	r6, 80123a4 <_printf_i+0x114>
 80123a0:	2d00      	cmp	r5, #0
 80123a2:	d04b      	beq.n	801243c <_printf_i+0x1ac>
 80123a4:	4615      	mov	r5, r2
 80123a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80123aa:	fb03 6711 	mls	r7, r3, r1, r6
 80123ae:	5dc7      	ldrb	r7, [r0, r7]
 80123b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80123b4:	4637      	mov	r7, r6
 80123b6:	42bb      	cmp	r3, r7
 80123b8:	460e      	mov	r6, r1
 80123ba:	d9f4      	bls.n	80123a6 <_printf_i+0x116>
 80123bc:	2b08      	cmp	r3, #8
 80123be:	d10b      	bne.n	80123d8 <_printf_i+0x148>
 80123c0:	6823      	ldr	r3, [r4, #0]
 80123c2:	07de      	lsls	r6, r3, #31
 80123c4:	d508      	bpl.n	80123d8 <_printf_i+0x148>
 80123c6:	6923      	ldr	r3, [r4, #16]
 80123c8:	6861      	ldr	r1, [r4, #4]
 80123ca:	4299      	cmp	r1, r3
 80123cc:	bfde      	ittt	le
 80123ce:	2330      	movle	r3, #48	; 0x30
 80123d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80123d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80123d8:	1b52      	subs	r2, r2, r5
 80123da:	6122      	str	r2, [r4, #16]
 80123dc:	f8cd a000 	str.w	sl, [sp]
 80123e0:	464b      	mov	r3, r9
 80123e2:	aa03      	add	r2, sp, #12
 80123e4:	4621      	mov	r1, r4
 80123e6:	4640      	mov	r0, r8
 80123e8:	f7ff fee4 	bl	80121b4 <_printf_common>
 80123ec:	3001      	adds	r0, #1
 80123ee:	d14a      	bne.n	8012486 <_printf_i+0x1f6>
 80123f0:	f04f 30ff 	mov.w	r0, #4294967295
 80123f4:	b004      	add	sp, #16
 80123f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123fa:	6823      	ldr	r3, [r4, #0]
 80123fc:	f043 0320 	orr.w	r3, r3, #32
 8012400:	6023      	str	r3, [r4, #0]
 8012402:	4833      	ldr	r0, [pc, #204]	; (80124d0 <_printf_i+0x240>)
 8012404:	2778      	movs	r7, #120	; 0x78
 8012406:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801240a:	6823      	ldr	r3, [r4, #0]
 801240c:	6829      	ldr	r1, [r5, #0]
 801240e:	061f      	lsls	r7, r3, #24
 8012410:	f851 6b04 	ldr.w	r6, [r1], #4
 8012414:	d402      	bmi.n	801241c <_printf_i+0x18c>
 8012416:	065f      	lsls	r7, r3, #25
 8012418:	bf48      	it	mi
 801241a:	b2b6      	uxthmi	r6, r6
 801241c:	07df      	lsls	r7, r3, #31
 801241e:	bf48      	it	mi
 8012420:	f043 0320 	orrmi.w	r3, r3, #32
 8012424:	6029      	str	r1, [r5, #0]
 8012426:	bf48      	it	mi
 8012428:	6023      	strmi	r3, [r4, #0]
 801242a:	b91e      	cbnz	r6, 8012434 <_printf_i+0x1a4>
 801242c:	6823      	ldr	r3, [r4, #0]
 801242e:	f023 0320 	bic.w	r3, r3, #32
 8012432:	6023      	str	r3, [r4, #0]
 8012434:	2310      	movs	r3, #16
 8012436:	e7a7      	b.n	8012388 <_printf_i+0xf8>
 8012438:	4824      	ldr	r0, [pc, #144]	; (80124cc <_printf_i+0x23c>)
 801243a:	e7e4      	b.n	8012406 <_printf_i+0x176>
 801243c:	4615      	mov	r5, r2
 801243e:	e7bd      	b.n	80123bc <_printf_i+0x12c>
 8012440:	682b      	ldr	r3, [r5, #0]
 8012442:	6826      	ldr	r6, [r4, #0]
 8012444:	6961      	ldr	r1, [r4, #20]
 8012446:	1d18      	adds	r0, r3, #4
 8012448:	6028      	str	r0, [r5, #0]
 801244a:	0635      	lsls	r5, r6, #24
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	d501      	bpl.n	8012454 <_printf_i+0x1c4>
 8012450:	6019      	str	r1, [r3, #0]
 8012452:	e002      	b.n	801245a <_printf_i+0x1ca>
 8012454:	0670      	lsls	r0, r6, #25
 8012456:	d5fb      	bpl.n	8012450 <_printf_i+0x1c0>
 8012458:	8019      	strh	r1, [r3, #0]
 801245a:	2300      	movs	r3, #0
 801245c:	6123      	str	r3, [r4, #16]
 801245e:	4615      	mov	r5, r2
 8012460:	e7bc      	b.n	80123dc <_printf_i+0x14c>
 8012462:	682b      	ldr	r3, [r5, #0]
 8012464:	1d1a      	adds	r2, r3, #4
 8012466:	602a      	str	r2, [r5, #0]
 8012468:	681d      	ldr	r5, [r3, #0]
 801246a:	6862      	ldr	r2, [r4, #4]
 801246c:	2100      	movs	r1, #0
 801246e:	4628      	mov	r0, r5
 8012470:	f7ed febe 	bl	80001f0 <memchr>
 8012474:	b108      	cbz	r0, 801247a <_printf_i+0x1ea>
 8012476:	1b40      	subs	r0, r0, r5
 8012478:	6060      	str	r0, [r4, #4]
 801247a:	6863      	ldr	r3, [r4, #4]
 801247c:	6123      	str	r3, [r4, #16]
 801247e:	2300      	movs	r3, #0
 8012480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012484:	e7aa      	b.n	80123dc <_printf_i+0x14c>
 8012486:	6923      	ldr	r3, [r4, #16]
 8012488:	462a      	mov	r2, r5
 801248a:	4649      	mov	r1, r9
 801248c:	4640      	mov	r0, r8
 801248e:	47d0      	blx	sl
 8012490:	3001      	adds	r0, #1
 8012492:	d0ad      	beq.n	80123f0 <_printf_i+0x160>
 8012494:	6823      	ldr	r3, [r4, #0]
 8012496:	079b      	lsls	r3, r3, #30
 8012498:	d413      	bmi.n	80124c2 <_printf_i+0x232>
 801249a:	68e0      	ldr	r0, [r4, #12]
 801249c:	9b03      	ldr	r3, [sp, #12]
 801249e:	4298      	cmp	r0, r3
 80124a0:	bfb8      	it	lt
 80124a2:	4618      	movlt	r0, r3
 80124a4:	e7a6      	b.n	80123f4 <_printf_i+0x164>
 80124a6:	2301      	movs	r3, #1
 80124a8:	4632      	mov	r2, r6
 80124aa:	4649      	mov	r1, r9
 80124ac:	4640      	mov	r0, r8
 80124ae:	47d0      	blx	sl
 80124b0:	3001      	adds	r0, #1
 80124b2:	d09d      	beq.n	80123f0 <_printf_i+0x160>
 80124b4:	3501      	adds	r5, #1
 80124b6:	68e3      	ldr	r3, [r4, #12]
 80124b8:	9903      	ldr	r1, [sp, #12]
 80124ba:	1a5b      	subs	r3, r3, r1
 80124bc:	42ab      	cmp	r3, r5
 80124be:	dcf2      	bgt.n	80124a6 <_printf_i+0x216>
 80124c0:	e7eb      	b.n	801249a <_printf_i+0x20a>
 80124c2:	2500      	movs	r5, #0
 80124c4:	f104 0619 	add.w	r6, r4, #25
 80124c8:	e7f5      	b.n	80124b6 <_printf_i+0x226>
 80124ca:	bf00      	nop
 80124cc:	080153aa 	.word	0x080153aa
 80124d0:	080153bb 	.word	0x080153bb

080124d4 <std>:
 80124d4:	2300      	movs	r3, #0
 80124d6:	b510      	push	{r4, lr}
 80124d8:	4604      	mov	r4, r0
 80124da:	e9c0 3300 	strd	r3, r3, [r0]
 80124de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80124e2:	6083      	str	r3, [r0, #8]
 80124e4:	8181      	strh	r1, [r0, #12]
 80124e6:	6643      	str	r3, [r0, #100]	; 0x64
 80124e8:	81c2      	strh	r2, [r0, #14]
 80124ea:	6183      	str	r3, [r0, #24]
 80124ec:	4619      	mov	r1, r3
 80124ee:	2208      	movs	r2, #8
 80124f0:	305c      	adds	r0, #92	; 0x5c
 80124f2:	f000 fa17 	bl	8012924 <memset>
 80124f6:	4b0d      	ldr	r3, [pc, #52]	; (801252c <std+0x58>)
 80124f8:	6263      	str	r3, [r4, #36]	; 0x24
 80124fa:	4b0d      	ldr	r3, [pc, #52]	; (8012530 <std+0x5c>)
 80124fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80124fe:	4b0d      	ldr	r3, [pc, #52]	; (8012534 <std+0x60>)
 8012500:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012502:	4b0d      	ldr	r3, [pc, #52]	; (8012538 <std+0x64>)
 8012504:	6323      	str	r3, [r4, #48]	; 0x30
 8012506:	4b0d      	ldr	r3, [pc, #52]	; (801253c <std+0x68>)
 8012508:	6224      	str	r4, [r4, #32]
 801250a:	429c      	cmp	r4, r3
 801250c:	d006      	beq.n	801251c <std+0x48>
 801250e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8012512:	4294      	cmp	r4, r2
 8012514:	d002      	beq.n	801251c <std+0x48>
 8012516:	33d0      	adds	r3, #208	; 0xd0
 8012518:	429c      	cmp	r4, r3
 801251a:	d105      	bne.n	8012528 <std+0x54>
 801251c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012524:	f000 bad0 	b.w	8012ac8 <__retarget_lock_init_recursive>
 8012528:	bd10      	pop	{r4, pc}
 801252a:	bf00      	nop
 801252c:	08012775 	.word	0x08012775
 8012530:	08012797 	.word	0x08012797
 8012534:	080127cf 	.word	0x080127cf
 8012538:	080127f3 	.word	0x080127f3
 801253c:	2000cc10 	.word	0x2000cc10

08012540 <stdio_exit_handler>:
 8012540:	4a02      	ldr	r2, [pc, #8]	; (801254c <stdio_exit_handler+0xc>)
 8012542:	4903      	ldr	r1, [pc, #12]	; (8012550 <stdio_exit_handler+0x10>)
 8012544:	4803      	ldr	r0, [pc, #12]	; (8012554 <stdio_exit_handler+0x14>)
 8012546:	f000 b869 	b.w	801261c <_fwalk_sglue>
 801254a:	bf00      	nop
 801254c:	20000030 	.word	0x20000030
 8012550:	08014731 	.word	0x08014731
 8012554:	2000003c 	.word	0x2000003c

08012558 <cleanup_stdio>:
 8012558:	6841      	ldr	r1, [r0, #4]
 801255a:	4b0c      	ldr	r3, [pc, #48]	; (801258c <cleanup_stdio+0x34>)
 801255c:	4299      	cmp	r1, r3
 801255e:	b510      	push	{r4, lr}
 8012560:	4604      	mov	r4, r0
 8012562:	d001      	beq.n	8012568 <cleanup_stdio+0x10>
 8012564:	f002 f8e4 	bl	8014730 <_fflush_r>
 8012568:	68a1      	ldr	r1, [r4, #8]
 801256a:	4b09      	ldr	r3, [pc, #36]	; (8012590 <cleanup_stdio+0x38>)
 801256c:	4299      	cmp	r1, r3
 801256e:	d002      	beq.n	8012576 <cleanup_stdio+0x1e>
 8012570:	4620      	mov	r0, r4
 8012572:	f002 f8dd 	bl	8014730 <_fflush_r>
 8012576:	68e1      	ldr	r1, [r4, #12]
 8012578:	4b06      	ldr	r3, [pc, #24]	; (8012594 <cleanup_stdio+0x3c>)
 801257a:	4299      	cmp	r1, r3
 801257c:	d004      	beq.n	8012588 <cleanup_stdio+0x30>
 801257e:	4620      	mov	r0, r4
 8012580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012584:	f002 b8d4 	b.w	8014730 <_fflush_r>
 8012588:	bd10      	pop	{r4, pc}
 801258a:	bf00      	nop
 801258c:	2000cc10 	.word	0x2000cc10
 8012590:	2000cc78 	.word	0x2000cc78
 8012594:	2000cce0 	.word	0x2000cce0

08012598 <global_stdio_init.part.0>:
 8012598:	b510      	push	{r4, lr}
 801259a:	4b0b      	ldr	r3, [pc, #44]	; (80125c8 <global_stdio_init.part.0+0x30>)
 801259c:	4c0b      	ldr	r4, [pc, #44]	; (80125cc <global_stdio_init.part.0+0x34>)
 801259e:	4a0c      	ldr	r2, [pc, #48]	; (80125d0 <global_stdio_init.part.0+0x38>)
 80125a0:	601a      	str	r2, [r3, #0]
 80125a2:	4620      	mov	r0, r4
 80125a4:	2200      	movs	r2, #0
 80125a6:	2104      	movs	r1, #4
 80125a8:	f7ff ff94 	bl	80124d4 <std>
 80125ac:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80125b0:	2201      	movs	r2, #1
 80125b2:	2109      	movs	r1, #9
 80125b4:	f7ff ff8e 	bl	80124d4 <std>
 80125b8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80125bc:	2202      	movs	r2, #2
 80125be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80125c2:	2112      	movs	r1, #18
 80125c4:	f7ff bf86 	b.w	80124d4 <std>
 80125c8:	2000cd48 	.word	0x2000cd48
 80125cc:	2000cc10 	.word	0x2000cc10
 80125d0:	08012541 	.word	0x08012541

080125d4 <__sfp_lock_acquire>:
 80125d4:	4801      	ldr	r0, [pc, #4]	; (80125dc <__sfp_lock_acquire+0x8>)
 80125d6:	f000 ba78 	b.w	8012aca <__retarget_lock_acquire_recursive>
 80125da:	bf00      	nop
 80125dc:	2000cd51 	.word	0x2000cd51

080125e0 <__sfp_lock_release>:
 80125e0:	4801      	ldr	r0, [pc, #4]	; (80125e8 <__sfp_lock_release+0x8>)
 80125e2:	f000 ba73 	b.w	8012acc <__retarget_lock_release_recursive>
 80125e6:	bf00      	nop
 80125e8:	2000cd51 	.word	0x2000cd51

080125ec <__sinit>:
 80125ec:	b510      	push	{r4, lr}
 80125ee:	4604      	mov	r4, r0
 80125f0:	f7ff fff0 	bl	80125d4 <__sfp_lock_acquire>
 80125f4:	6a23      	ldr	r3, [r4, #32]
 80125f6:	b11b      	cbz	r3, 8012600 <__sinit+0x14>
 80125f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80125fc:	f7ff bff0 	b.w	80125e0 <__sfp_lock_release>
 8012600:	4b04      	ldr	r3, [pc, #16]	; (8012614 <__sinit+0x28>)
 8012602:	6223      	str	r3, [r4, #32]
 8012604:	4b04      	ldr	r3, [pc, #16]	; (8012618 <__sinit+0x2c>)
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	2b00      	cmp	r3, #0
 801260a:	d1f5      	bne.n	80125f8 <__sinit+0xc>
 801260c:	f7ff ffc4 	bl	8012598 <global_stdio_init.part.0>
 8012610:	e7f2      	b.n	80125f8 <__sinit+0xc>
 8012612:	bf00      	nop
 8012614:	08012559 	.word	0x08012559
 8012618:	2000cd48 	.word	0x2000cd48

0801261c <_fwalk_sglue>:
 801261c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012620:	4607      	mov	r7, r0
 8012622:	4688      	mov	r8, r1
 8012624:	4614      	mov	r4, r2
 8012626:	2600      	movs	r6, #0
 8012628:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801262c:	f1b9 0901 	subs.w	r9, r9, #1
 8012630:	d505      	bpl.n	801263e <_fwalk_sglue+0x22>
 8012632:	6824      	ldr	r4, [r4, #0]
 8012634:	2c00      	cmp	r4, #0
 8012636:	d1f7      	bne.n	8012628 <_fwalk_sglue+0xc>
 8012638:	4630      	mov	r0, r6
 801263a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801263e:	89ab      	ldrh	r3, [r5, #12]
 8012640:	2b01      	cmp	r3, #1
 8012642:	d907      	bls.n	8012654 <_fwalk_sglue+0x38>
 8012644:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012648:	3301      	adds	r3, #1
 801264a:	d003      	beq.n	8012654 <_fwalk_sglue+0x38>
 801264c:	4629      	mov	r1, r5
 801264e:	4638      	mov	r0, r7
 8012650:	47c0      	blx	r8
 8012652:	4306      	orrs	r6, r0
 8012654:	3568      	adds	r5, #104	; 0x68
 8012656:	e7e9      	b.n	801262c <_fwalk_sglue+0x10>

08012658 <iprintf>:
 8012658:	b40f      	push	{r0, r1, r2, r3}
 801265a:	b507      	push	{r0, r1, r2, lr}
 801265c:	4906      	ldr	r1, [pc, #24]	; (8012678 <iprintf+0x20>)
 801265e:	ab04      	add	r3, sp, #16
 8012660:	6808      	ldr	r0, [r1, #0]
 8012662:	f853 2b04 	ldr.w	r2, [r3], #4
 8012666:	6881      	ldr	r1, [r0, #8]
 8012668:	9301      	str	r3, [sp, #4]
 801266a:	f001 fec1 	bl	80143f0 <_vfiprintf_r>
 801266e:	b003      	add	sp, #12
 8012670:	f85d eb04 	ldr.w	lr, [sp], #4
 8012674:	b004      	add	sp, #16
 8012676:	4770      	bx	lr
 8012678:	20000088 	.word	0x20000088

0801267c <_puts_r>:
 801267c:	6a03      	ldr	r3, [r0, #32]
 801267e:	b570      	push	{r4, r5, r6, lr}
 8012680:	6884      	ldr	r4, [r0, #8]
 8012682:	4605      	mov	r5, r0
 8012684:	460e      	mov	r6, r1
 8012686:	b90b      	cbnz	r3, 801268c <_puts_r+0x10>
 8012688:	f7ff ffb0 	bl	80125ec <__sinit>
 801268c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801268e:	07db      	lsls	r3, r3, #31
 8012690:	d405      	bmi.n	801269e <_puts_r+0x22>
 8012692:	89a3      	ldrh	r3, [r4, #12]
 8012694:	0598      	lsls	r0, r3, #22
 8012696:	d402      	bmi.n	801269e <_puts_r+0x22>
 8012698:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801269a:	f000 fa16 	bl	8012aca <__retarget_lock_acquire_recursive>
 801269e:	89a3      	ldrh	r3, [r4, #12]
 80126a0:	0719      	lsls	r1, r3, #28
 80126a2:	d513      	bpl.n	80126cc <_puts_r+0x50>
 80126a4:	6923      	ldr	r3, [r4, #16]
 80126a6:	b18b      	cbz	r3, 80126cc <_puts_r+0x50>
 80126a8:	3e01      	subs	r6, #1
 80126aa:	68a3      	ldr	r3, [r4, #8]
 80126ac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80126b0:	3b01      	subs	r3, #1
 80126b2:	60a3      	str	r3, [r4, #8]
 80126b4:	b9e9      	cbnz	r1, 80126f2 <_puts_r+0x76>
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	da2e      	bge.n	8012718 <_puts_r+0x9c>
 80126ba:	4622      	mov	r2, r4
 80126bc:	210a      	movs	r1, #10
 80126be:	4628      	mov	r0, r5
 80126c0:	f000 f89b 	bl	80127fa <__swbuf_r>
 80126c4:	3001      	adds	r0, #1
 80126c6:	d007      	beq.n	80126d8 <_puts_r+0x5c>
 80126c8:	250a      	movs	r5, #10
 80126ca:	e007      	b.n	80126dc <_puts_r+0x60>
 80126cc:	4621      	mov	r1, r4
 80126ce:	4628      	mov	r0, r5
 80126d0:	f000 f8d0 	bl	8012874 <__swsetup_r>
 80126d4:	2800      	cmp	r0, #0
 80126d6:	d0e7      	beq.n	80126a8 <_puts_r+0x2c>
 80126d8:	f04f 35ff 	mov.w	r5, #4294967295
 80126dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80126de:	07da      	lsls	r2, r3, #31
 80126e0:	d405      	bmi.n	80126ee <_puts_r+0x72>
 80126e2:	89a3      	ldrh	r3, [r4, #12]
 80126e4:	059b      	lsls	r3, r3, #22
 80126e6:	d402      	bmi.n	80126ee <_puts_r+0x72>
 80126e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80126ea:	f000 f9ef 	bl	8012acc <__retarget_lock_release_recursive>
 80126ee:	4628      	mov	r0, r5
 80126f0:	bd70      	pop	{r4, r5, r6, pc}
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	da04      	bge.n	8012700 <_puts_r+0x84>
 80126f6:	69a2      	ldr	r2, [r4, #24]
 80126f8:	429a      	cmp	r2, r3
 80126fa:	dc06      	bgt.n	801270a <_puts_r+0x8e>
 80126fc:	290a      	cmp	r1, #10
 80126fe:	d004      	beq.n	801270a <_puts_r+0x8e>
 8012700:	6823      	ldr	r3, [r4, #0]
 8012702:	1c5a      	adds	r2, r3, #1
 8012704:	6022      	str	r2, [r4, #0]
 8012706:	7019      	strb	r1, [r3, #0]
 8012708:	e7cf      	b.n	80126aa <_puts_r+0x2e>
 801270a:	4622      	mov	r2, r4
 801270c:	4628      	mov	r0, r5
 801270e:	f000 f874 	bl	80127fa <__swbuf_r>
 8012712:	3001      	adds	r0, #1
 8012714:	d1c9      	bne.n	80126aa <_puts_r+0x2e>
 8012716:	e7df      	b.n	80126d8 <_puts_r+0x5c>
 8012718:	6823      	ldr	r3, [r4, #0]
 801271a:	250a      	movs	r5, #10
 801271c:	1c5a      	adds	r2, r3, #1
 801271e:	6022      	str	r2, [r4, #0]
 8012720:	701d      	strb	r5, [r3, #0]
 8012722:	e7db      	b.n	80126dc <_puts_r+0x60>

08012724 <puts>:
 8012724:	4b02      	ldr	r3, [pc, #8]	; (8012730 <puts+0xc>)
 8012726:	4601      	mov	r1, r0
 8012728:	6818      	ldr	r0, [r3, #0]
 801272a:	f7ff bfa7 	b.w	801267c <_puts_r>
 801272e:	bf00      	nop
 8012730:	20000088 	.word	0x20000088

08012734 <siprintf>:
 8012734:	b40e      	push	{r1, r2, r3}
 8012736:	b500      	push	{lr}
 8012738:	b09c      	sub	sp, #112	; 0x70
 801273a:	ab1d      	add	r3, sp, #116	; 0x74
 801273c:	9002      	str	r0, [sp, #8]
 801273e:	9006      	str	r0, [sp, #24]
 8012740:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012744:	4809      	ldr	r0, [pc, #36]	; (801276c <siprintf+0x38>)
 8012746:	9107      	str	r1, [sp, #28]
 8012748:	9104      	str	r1, [sp, #16]
 801274a:	4909      	ldr	r1, [pc, #36]	; (8012770 <siprintf+0x3c>)
 801274c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012750:	9105      	str	r1, [sp, #20]
 8012752:	6800      	ldr	r0, [r0, #0]
 8012754:	9301      	str	r3, [sp, #4]
 8012756:	a902      	add	r1, sp, #8
 8012758:	f001 fd22 	bl	80141a0 <_svfiprintf_r>
 801275c:	9b02      	ldr	r3, [sp, #8]
 801275e:	2200      	movs	r2, #0
 8012760:	701a      	strb	r2, [r3, #0]
 8012762:	b01c      	add	sp, #112	; 0x70
 8012764:	f85d eb04 	ldr.w	lr, [sp], #4
 8012768:	b003      	add	sp, #12
 801276a:	4770      	bx	lr
 801276c:	20000088 	.word	0x20000088
 8012770:	ffff0208 	.word	0xffff0208

08012774 <__sread>:
 8012774:	b510      	push	{r4, lr}
 8012776:	460c      	mov	r4, r1
 8012778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801277c:	f000 f956 	bl	8012a2c <_read_r>
 8012780:	2800      	cmp	r0, #0
 8012782:	bfab      	itete	ge
 8012784:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012786:	89a3      	ldrhlt	r3, [r4, #12]
 8012788:	181b      	addge	r3, r3, r0
 801278a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801278e:	bfac      	ite	ge
 8012790:	6563      	strge	r3, [r4, #84]	; 0x54
 8012792:	81a3      	strhlt	r3, [r4, #12]
 8012794:	bd10      	pop	{r4, pc}

08012796 <__swrite>:
 8012796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801279a:	461f      	mov	r7, r3
 801279c:	898b      	ldrh	r3, [r1, #12]
 801279e:	05db      	lsls	r3, r3, #23
 80127a0:	4605      	mov	r5, r0
 80127a2:	460c      	mov	r4, r1
 80127a4:	4616      	mov	r6, r2
 80127a6:	d505      	bpl.n	80127b4 <__swrite+0x1e>
 80127a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80127ac:	2302      	movs	r3, #2
 80127ae:	2200      	movs	r2, #0
 80127b0:	f000 f92a 	bl	8012a08 <_lseek_r>
 80127b4:	89a3      	ldrh	r3, [r4, #12]
 80127b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80127ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80127be:	81a3      	strh	r3, [r4, #12]
 80127c0:	4632      	mov	r2, r6
 80127c2:	463b      	mov	r3, r7
 80127c4:	4628      	mov	r0, r5
 80127c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80127ca:	f000 b941 	b.w	8012a50 <_write_r>

080127ce <__sseek>:
 80127ce:	b510      	push	{r4, lr}
 80127d0:	460c      	mov	r4, r1
 80127d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80127d6:	f000 f917 	bl	8012a08 <_lseek_r>
 80127da:	1c43      	adds	r3, r0, #1
 80127dc:	89a3      	ldrh	r3, [r4, #12]
 80127de:	bf15      	itete	ne
 80127e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80127e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80127e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80127ea:	81a3      	strheq	r3, [r4, #12]
 80127ec:	bf18      	it	ne
 80127ee:	81a3      	strhne	r3, [r4, #12]
 80127f0:	bd10      	pop	{r4, pc}

080127f2 <__sclose>:
 80127f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80127f6:	f000 b8a1 	b.w	801293c <_close_r>

080127fa <__swbuf_r>:
 80127fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127fc:	460e      	mov	r6, r1
 80127fe:	4614      	mov	r4, r2
 8012800:	4605      	mov	r5, r0
 8012802:	b118      	cbz	r0, 801280c <__swbuf_r+0x12>
 8012804:	6a03      	ldr	r3, [r0, #32]
 8012806:	b90b      	cbnz	r3, 801280c <__swbuf_r+0x12>
 8012808:	f7ff fef0 	bl	80125ec <__sinit>
 801280c:	69a3      	ldr	r3, [r4, #24]
 801280e:	60a3      	str	r3, [r4, #8]
 8012810:	89a3      	ldrh	r3, [r4, #12]
 8012812:	071a      	lsls	r2, r3, #28
 8012814:	d525      	bpl.n	8012862 <__swbuf_r+0x68>
 8012816:	6923      	ldr	r3, [r4, #16]
 8012818:	b31b      	cbz	r3, 8012862 <__swbuf_r+0x68>
 801281a:	6823      	ldr	r3, [r4, #0]
 801281c:	6922      	ldr	r2, [r4, #16]
 801281e:	1a98      	subs	r0, r3, r2
 8012820:	6963      	ldr	r3, [r4, #20]
 8012822:	b2f6      	uxtb	r6, r6
 8012824:	4283      	cmp	r3, r0
 8012826:	4637      	mov	r7, r6
 8012828:	dc04      	bgt.n	8012834 <__swbuf_r+0x3a>
 801282a:	4621      	mov	r1, r4
 801282c:	4628      	mov	r0, r5
 801282e:	f001 ff7f 	bl	8014730 <_fflush_r>
 8012832:	b9e0      	cbnz	r0, 801286e <__swbuf_r+0x74>
 8012834:	68a3      	ldr	r3, [r4, #8]
 8012836:	3b01      	subs	r3, #1
 8012838:	60a3      	str	r3, [r4, #8]
 801283a:	6823      	ldr	r3, [r4, #0]
 801283c:	1c5a      	adds	r2, r3, #1
 801283e:	6022      	str	r2, [r4, #0]
 8012840:	701e      	strb	r6, [r3, #0]
 8012842:	6962      	ldr	r2, [r4, #20]
 8012844:	1c43      	adds	r3, r0, #1
 8012846:	429a      	cmp	r2, r3
 8012848:	d004      	beq.n	8012854 <__swbuf_r+0x5a>
 801284a:	89a3      	ldrh	r3, [r4, #12]
 801284c:	07db      	lsls	r3, r3, #31
 801284e:	d506      	bpl.n	801285e <__swbuf_r+0x64>
 8012850:	2e0a      	cmp	r6, #10
 8012852:	d104      	bne.n	801285e <__swbuf_r+0x64>
 8012854:	4621      	mov	r1, r4
 8012856:	4628      	mov	r0, r5
 8012858:	f001 ff6a 	bl	8014730 <_fflush_r>
 801285c:	b938      	cbnz	r0, 801286e <__swbuf_r+0x74>
 801285e:	4638      	mov	r0, r7
 8012860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012862:	4621      	mov	r1, r4
 8012864:	4628      	mov	r0, r5
 8012866:	f000 f805 	bl	8012874 <__swsetup_r>
 801286a:	2800      	cmp	r0, #0
 801286c:	d0d5      	beq.n	801281a <__swbuf_r+0x20>
 801286e:	f04f 37ff 	mov.w	r7, #4294967295
 8012872:	e7f4      	b.n	801285e <__swbuf_r+0x64>

08012874 <__swsetup_r>:
 8012874:	b538      	push	{r3, r4, r5, lr}
 8012876:	4b2a      	ldr	r3, [pc, #168]	; (8012920 <__swsetup_r+0xac>)
 8012878:	4605      	mov	r5, r0
 801287a:	6818      	ldr	r0, [r3, #0]
 801287c:	460c      	mov	r4, r1
 801287e:	b118      	cbz	r0, 8012888 <__swsetup_r+0x14>
 8012880:	6a03      	ldr	r3, [r0, #32]
 8012882:	b90b      	cbnz	r3, 8012888 <__swsetup_r+0x14>
 8012884:	f7ff feb2 	bl	80125ec <__sinit>
 8012888:	89a3      	ldrh	r3, [r4, #12]
 801288a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801288e:	0718      	lsls	r0, r3, #28
 8012890:	d422      	bmi.n	80128d8 <__swsetup_r+0x64>
 8012892:	06d9      	lsls	r1, r3, #27
 8012894:	d407      	bmi.n	80128a6 <__swsetup_r+0x32>
 8012896:	2309      	movs	r3, #9
 8012898:	602b      	str	r3, [r5, #0]
 801289a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801289e:	81a3      	strh	r3, [r4, #12]
 80128a0:	f04f 30ff 	mov.w	r0, #4294967295
 80128a4:	e034      	b.n	8012910 <__swsetup_r+0x9c>
 80128a6:	0758      	lsls	r0, r3, #29
 80128a8:	d512      	bpl.n	80128d0 <__swsetup_r+0x5c>
 80128aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80128ac:	b141      	cbz	r1, 80128c0 <__swsetup_r+0x4c>
 80128ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80128b2:	4299      	cmp	r1, r3
 80128b4:	d002      	beq.n	80128bc <__swsetup_r+0x48>
 80128b6:	4628      	mov	r0, r5
 80128b8:	f000 ff94 	bl	80137e4 <_free_r>
 80128bc:	2300      	movs	r3, #0
 80128be:	6363      	str	r3, [r4, #52]	; 0x34
 80128c0:	89a3      	ldrh	r3, [r4, #12]
 80128c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80128c6:	81a3      	strh	r3, [r4, #12]
 80128c8:	2300      	movs	r3, #0
 80128ca:	6063      	str	r3, [r4, #4]
 80128cc:	6923      	ldr	r3, [r4, #16]
 80128ce:	6023      	str	r3, [r4, #0]
 80128d0:	89a3      	ldrh	r3, [r4, #12]
 80128d2:	f043 0308 	orr.w	r3, r3, #8
 80128d6:	81a3      	strh	r3, [r4, #12]
 80128d8:	6923      	ldr	r3, [r4, #16]
 80128da:	b94b      	cbnz	r3, 80128f0 <__swsetup_r+0x7c>
 80128dc:	89a3      	ldrh	r3, [r4, #12]
 80128de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80128e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80128e6:	d003      	beq.n	80128f0 <__swsetup_r+0x7c>
 80128e8:	4621      	mov	r1, r4
 80128ea:	4628      	mov	r0, r5
 80128ec:	f001 ff6e 	bl	80147cc <__smakebuf_r>
 80128f0:	89a0      	ldrh	r0, [r4, #12]
 80128f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80128f6:	f010 0301 	ands.w	r3, r0, #1
 80128fa:	d00a      	beq.n	8012912 <__swsetup_r+0x9e>
 80128fc:	2300      	movs	r3, #0
 80128fe:	60a3      	str	r3, [r4, #8]
 8012900:	6963      	ldr	r3, [r4, #20]
 8012902:	425b      	negs	r3, r3
 8012904:	61a3      	str	r3, [r4, #24]
 8012906:	6923      	ldr	r3, [r4, #16]
 8012908:	b943      	cbnz	r3, 801291c <__swsetup_r+0xa8>
 801290a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801290e:	d1c4      	bne.n	801289a <__swsetup_r+0x26>
 8012910:	bd38      	pop	{r3, r4, r5, pc}
 8012912:	0781      	lsls	r1, r0, #30
 8012914:	bf58      	it	pl
 8012916:	6963      	ldrpl	r3, [r4, #20]
 8012918:	60a3      	str	r3, [r4, #8]
 801291a:	e7f4      	b.n	8012906 <__swsetup_r+0x92>
 801291c:	2000      	movs	r0, #0
 801291e:	e7f7      	b.n	8012910 <__swsetup_r+0x9c>
 8012920:	20000088 	.word	0x20000088

08012924 <memset>:
 8012924:	4402      	add	r2, r0
 8012926:	4603      	mov	r3, r0
 8012928:	4293      	cmp	r3, r2
 801292a:	d100      	bne.n	801292e <memset+0xa>
 801292c:	4770      	bx	lr
 801292e:	f803 1b01 	strb.w	r1, [r3], #1
 8012932:	e7f9      	b.n	8012928 <memset+0x4>

08012934 <_localeconv_r>:
 8012934:	4800      	ldr	r0, [pc, #0]	; (8012938 <_localeconv_r+0x4>)
 8012936:	4770      	bx	lr
 8012938:	2000017c 	.word	0x2000017c

0801293c <_close_r>:
 801293c:	b538      	push	{r3, r4, r5, lr}
 801293e:	4d06      	ldr	r5, [pc, #24]	; (8012958 <_close_r+0x1c>)
 8012940:	2300      	movs	r3, #0
 8012942:	4604      	mov	r4, r0
 8012944:	4608      	mov	r0, r1
 8012946:	602b      	str	r3, [r5, #0]
 8012948:	f7f5 faf7 	bl	8007f3a <_close>
 801294c:	1c43      	adds	r3, r0, #1
 801294e:	d102      	bne.n	8012956 <_close_r+0x1a>
 8012950:	682b      	ldr	r3, [r5, #0]
 8012952:	b103      	cbz	r3, 8012956 <_close_r+0x1a>
 8012954:	6023      	str	r3, [r4, #0]
 8012956:	bd38      	pop	{r3, r4, r5, pc}
 8012958:	2000cd4c 	.word	0x2000cd4c

0801295c <_reclaim_reent>:
 801295c:	4b29      	ldr	r3, [pc, #164]	; (8012a04 <_reclaim_reent+0xa8>)
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	4283      	cmp	r3, r0
 8012962:	b570      	push	{r4, r5, r6, lr}
 8012964:	4604      	mov	r4, r0
 8012966:	d04b      	beq.n	8012a00 <_reclaim_reent+0xa4>
 8012968:	69c3      	ldr	r3, [r0, #28]
 801296a:	b143      	cbz	r3, 801297e <_reclaim_reent+0x22>
 801296c:	68db      	ldr	r3, [r3, #12]
 801296e:	2b00      	cmp	r3, #0
 8012970:	d144      	bne.n	80129fc <_reclaim_reent+0xa0>
 8012972:	69e3      	ldr	r3, [r4, #28]
 8012974:	6819      	ldr	r1, [r3, #0]
 8012976:	b111      	cbz	r1, 801297e <_reclaim_reent+0x22>
 8012978:	4620      	mov	r0, r4
 801297a:	f000 ff33 	bl	80137e4 <_free_r>
 801297e:	6961      	ldr	r1, [r4, #20]
 8012980:	b111      	cbz	r1, 8012988 <_reclaim_reent+0x2c>
 8012982:	4620      	mov	r0, r4
 8012984:	f000 ff2e 	bl	80137e4 <_free_r>
 8012988:	69e1      	ldr	r1, [r4, #28]
 801298a:	b111      	cbz	r1, 8012992 <_reclaim_reent+0x36>
 801298c:	4620      	mov	r0, r4
 801298e:	f000 ff29 	bl	80137e4 <_free_r>
 8012992:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012994:	b111      	cbz	r1, 801299c <_reclaim_reent+0x40>
 8012996:	4620      	mov	r0, r4
 8012998:	f000 ff24 	bl	80137e4 <_free_r>
 801299c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801299e:	b111      	cbz	r1, 80129a6 <_reclaim_reent+0x4a>
 80129a0:	4620      	mov	r0, r4
 80129a2:	f000 ff1f 	bl	80137e4 <_free_r>
 80129a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80129a8:	b111      	cbz	r1, 80129b0 <_reclaim_reent+0x54>
 80129aa:	4620      	mov	r0, r4
 80129ac:	f000 ff1a 	bl	80137e4 <_free_r>
 80129b0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80129b2:	b111      	cbz	r1, 80129ba <_reclaim_reent+0x5e>
 80129b4:	4620      	mov	r0, r4
 80129b6:	f000 ff15 	bl	80137e4 <_free_r>
 80129ba:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80129bc:	b111      	cbz	r1, 80129c4 <_reclaim_reent+0x68>
 80129be:	4620      	mov	r0, r4
 80129c0:	f000 ff10 	bl	80137e4 <_free_r>
 80129c4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80129c6:	b111      	cbz	r1, 80129ce <_reclaim_reent+0x72>
 80129c8:	4620      	mov	r0, r4
 80129ca:	f000 ff0b 	bl	80137e4 <_free_r>
 80129ce:	6a23      	ldr	r3, [r4, #32]
 80129d0:	b1b3      	cbz	r3, 8012a00 <_reclaim_reent+0xa4>
 80129d2:	4620      	mov	r0, r4
 80129d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80129d8:	4718      	bx	r3
 80129da:	5949      	ldr	r1, [r1, r5]
 80129dc:	b941      	cbnz	r1, 80129f0 <_reclaim_reent+0x94>
 80129de:	3504      	adds	r5, #4
 80129e0:	69e3      	ldr	r3, [r4, #28]
 80129e2:	2d80      	cmp	r5, #128	; 0x80
 80129e4:	68d9      	ldr	r1, [r3, #12]
 80129e6:	d1f8      	bne.n	80129da <_reclaim_reent+0x7e>
 80129e8:	4620      	mov	r0, r4
 80129ea:	f000 fefb 	bl	80137e4 <_free_r>
 80129ee:	e7c0      	b.n	8012972 <_reclaim_reent+0x16>
 80129f0:	680e      	ldr	r6, [r1, #0]
 80129f2:	4620      	mov	r0, r4
 80129f4:	f000 fef6 	bl	80137e4 <_free_r>
 80129f8:	4631      	mov	r1, r6
 80129fa:	e7ef      	b.n	80129dc <_reclaim_reent+0x80>
 80129fc:	2500      	movs	r5, #0
 80129fe:	e7ef      	b.n	80129e0 <_reclaim_reent+0x84>
 8012a00:	bd70      	pop	{r4, r5, r6, pc}
 8012a02:	bf00      	nop
 8012a04:	20000088 	.word	0x20000088

08012a08 <_lseek_r>:
 8012a08:	b538      	push	{r3, r4, r5, lr}
 8012a0a:	4d07      	ldr	r5, [pc, #28]	; (8012a28 <_lseek_r+0x20>)
 8012a0c:	4604      	mov	r4, r0
 8012a0e:	4608      	mov	r0, r1
 8012a10:	4611      	mov	r1, r2
 8012a12:	2200      	movs	r2, #0
 8012a14:	602a      	str	r2, [r5, #0]
 8012a16:	461a      	mov	r2, r3
 8012a18:	f7f5 fab6 	bl	8007f88 <_lseek>
 8012a1c:	1c43      	adds	r3, r0, #1
 8012a1e:	d102      	bne.n	8012a26 <_lseek_r+0x1e>
 8012a20:	682b      	ldr	r3, [r5, #0]
 8012a22:	b103      	cbz	r3, 8012a26 <_lseek_r+0x1e>
 8012a24:	6023      	str	r3, [r4, #0]
 8012a26:	bd38      	pop	{r3, r4, r5, pc}
 8012a28:	2000cd4c 	.word	0x2000cd4c

08012a2c <_read_r>:
 8012a2c:	b538      	push	{r3, r4, r5, lr}
 8012a2e:	4d07      	ldr	r5, [pc, #28]	; (8012a4c <_read_r+0x20>)
 8012a30:	4604      	mov	r4, r0
 8012a32:	4608      	mov	r0, r1
 8012a34:	4611      	mov	r1, r2
 8012a36:	2200      	movs	r2, #0
 8012a38:	602a      	str	r2, [r5, #0]
 8012a3a:	461a      	mov	r2, r3
 8012a3c:	f7f5 fa44 	bl	8007ec8 <_read>
 8012a40:	1c43      	adds	r3, r0, #1
 8012a42:	d102      	bne.n	8012a4a <_read_r+0x1e>
 8012a44:	682b      	ldr	r3, [r5, #0]
 8012a46:	b103      	cbz	r3, 8012a4a <_read_r+0x1e>
 8012a48:	6023      	str	r3, [r4, #0]
 8012a4a:	bd38      	pop	{r3, r4, r5, pc}
 8012a4c:	2000cd4c 	.word	0x2000cd4c

08012a50 <_write_r>:
 8012a50:	b538      	push	{r3, r4, r5, lr}
 8012a52:	4d07      	ldr	r5, [pc, #28]	; (8012a70 <_write_r+0x20>)
 8012a54:	4604      	mov	r4, r0
 8012a56:	4608      	mov	r0, r1
 8012a58:	4611      	mov	r1, r2
 8012a5a:	2200      	movs	r2, #0
 8012a5c:	602a      	str	r2, [r5, #0]
 8012a5e:	461a      	mov	r2, r3
 8012a60:	f7f5 fa4f 	bl	8007f02 <_write>
 8012a64:	1c43      	adds	r3, r0, #1
 8012a66:	d102      	bne.n	8012a6e <_write_r+0x1e>
 8012a68:	682b      	ldr	r3, [r5, #0]
 8012a6a:	b103      	cbz	r3, 8012a6e <_write_r+0x1e>
 8012a6c:	6023      	str	r3, [r4, #0]
 8012a6e:	bd38      	pop	{r3, r4, r5, pc}
 8012a70:	2000cd4c 	.word	0x2000cd4c

08012a74 <__errno>:
 8012a74:	4b01      	ldr	r3, [pc, #4]	; (8012a7c <__errno+0x8>)
 8012a76:	6818      	ldr	r0, [r3, #0]
 8012a78:	4770      	bx	lr
 8012a7a:	bf00      	nop
 8012a7c:	20000088 	.word	0x20000088

08012a80 <__libc_init_array>:
 8012a80:	b570      	push	{r4, r5, r6, lr}
 8012a82:	4d0d      	ldr	r5, [pc, #52]	; (8012ab8 <__libc_init_array+0x38>)
 8012a84:	4c0d      	ldr	r4, [pc, #52]	; (8012abc <__libc_init_array+0x3c>)
 8012a86:	1b64      	subs	r4, r4, r5
 8012a88:	10a4      	asrs	r4, r4, #2
 8012a8a:	2600      	movs	r6, #0
 8012a8c:	42a6      	cmp	r6, r4
 8012a8e:	d109      	bne.n	8012aa4 <__libc_init_array+0x24>
 8012a90:	4d0b      	ldr	r5, [pc, #44]	; (8012ac0 <__libc_init_array+0x40>)
 8012a92:	4c0c      	ldr	r4, [pc, #48]	; (8012ac4 <__libc_init_array+0x44>)
 8012a94:	f001 ffd4 	bl	8014a40 <_init>
 8012a98:	1b64      	subs	r4, r4, r5
 8012a9a:	10a4      	asrs	r4, r4, #2
 8012a9c:	2600      	movs	r6, #0
 8012a9e:	42a6      	cmp	r6, r4
 8012aa0:	d105      	bne.n	8012aae <__libc_init_array+0x2e>
 8012aa2:	bd70      	pop	{r4, r5, r6, pc}
 8012aa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8012aa8:	4798      	blx	r3
 8012aaa:	3601      	adds	r6, #1
 8012aac:	e7ee      	b.n	8012a8c <__libc_init_array+0xc>
 8012aae:	f855 3b04 	ldr.w	r3, [r5], #4
 8012ab2:	4798      	blx	r3
 8012ab4:	3601      	adds	r6, #1
 8012ab6:	e7f2      	b.n	8012a9e <__libc_init_array+0x1e>
 8012ab8:	08015714 	.word	0x08015714
 8012abc:	08015714 	.word	0x08015714
 8012ac0:	08015714 	.word	0x08015714
 8012ac4:	0801571c 	.word	0x0801571c

08012ac8 <__retarget_lock_init_recursive>:
 8012ac8:	4770      	bx	lr

08012aca <__retarget_lock_acquire_recursive>:
 8012aca:	4770      	bx	lr

08012acc <__retarget_lock_release_recursive>:
 8012acc:	4770      	bx	lr

08012ace <memcpy>:
 8012ace:	440a      	add	r2, r1
 8012ad0:	4291      	cmp	r1, r2
 8012ad2:	f100 33ff 	add.w	r3, r0, #4294967295
 8012ad6:	d100      	bne.n	8012ada <memcpy+0xc>
 8012ad8:	4770      	bx	lr
 8012ada:	b510      	push	{r4, lr}
 8012adc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012ae0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012ae4:	4291      	cmp	r1, r2
 8012ae6:	d1f9      	bne.n	8012adc <memcpy+0xe>
 8012ae8:	bd10      	pop	{r4, pc}

08012aea <quorem>:
 8012aea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012aee:	6903      	ldr	r3, [r0, #16]
 8012af0:	690c      	ldr	r4, [r1, #16]
 8012af2:	42a3      	cmp	r3, r4
 8012af4:	4607      	mov	r7, r0
 8012af6:	db7e      	blt.n	8012bf6 <quorem+0x10c>
 8012af8:	3c01      	subs	r4, #1
 8012afa:	f101 0814 	add.w	r8, r1, #20
 8012afe:	f100 0514 	add.w	r5, r0, #20
 8012b02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012b06:	9301      	str	r3, [sp, #4]
 8012b08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012b0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012b10:	3301      	adds	r3, #1
 8012b12:	429a      	cmp	r2, r3
 8012b14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012b18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012b1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8012b20:	d331      	bcc.n	8012b86 <quorem+0x9c>
 8012b22:	f04f 0e00 	mov.w	lr, #0
 8012b26:	4640      	mov	r0, r8
 8012b28:	46ac      	mov	ip, r5
 8012b2a:	46f2      	mov	sl, lr
 8012b2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8012b30:	b293      	uxth	r3, r2
 8012b32:	fb06 e303 	mla	r3, r6, r3, lr
 8012b36:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012b3a:	0c1a      	lsrs	r2, r3, #16
 8012b3c:	b29b      	uxth	r3, r3
 8012b3e:	ebaa 0303 	sub.w	r3, sl, r3
 8012b42:	f8dc a000 	ldr.w	sl, [ip]
 8012b46:	fa13 f38a 	uxtah	r3, r3, sl
 8012b4a:	fb06 220e 	mla	r2, r6, lr, r2
 8012b4e:	9300      	str	r3, [sp, #0]
 8012b50:	9b00      	ldr	r3, [sp, #0]
 8012b52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012b56:	b292      	uxth	r2, r2
 8012b58:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012b5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012b60:	f8bd 3000 	ldrh.w	r3, [sp]
 8012b64:	4581      	cmp	r9, r0
 8012b66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012b6a:	f84c 3b04 	str.w	r3, [ip], #4
 8012b6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012b72:	d2db      	bcs.n	8012b2c <quorem+0x42>
 8012b74:	f855 300b 	ldr.w	r3, [r5, fp]
 8012b78:	b92b      	cbnz	r3, 8012b86 <quorem+0x9c>
 8012b7a:	9b01      	ldr	r3, [sp, #4]
 8012b7c:	3b04      	subs	r3, #4
 8012b7e:	429d      	cmp	r5, r3
 8012b80:	461a      	mov	r2, r3
 8012b82:	d32c      	bcc.n	8012bde <quorem+0xf4>
 8012b84:	613c      	str	r4, [r7, #16]
 8012b86:	4638      	mov	r0, r7
 8012b88:	f001 f9a8 	bl	8013edc <__mcmp>
 8012b8c:	2800      	cmp	r0, #0
 8012b8e:	db22      	blt.n	8012bd6 <quorem+0xec>
 8012b90:	3601      	adds	r6, #1
 8012b92:	4629      	mov	r1, r5
 8012b94:	2000      	movs	r0, #0
 8012b96:	f858 2b04 	ldr.w	r2, [r8], #4
 8012b9a:	f8d1 c000 	ldr.w	ip, [r1]
 8012b9e:	b293      	uxth	r3, r2
 8012ba0:	1ac3      	subs	r3, r0, r3
 8012ba2:	0c12      	lsrs	r2, r2, #16
 8012ba4:	fa13 f38c 	uxtah	r3, r3, ip
 8012ba8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8012bac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012bb0:	b29b      	uxth	r3, r3
 8012bb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012bb6:	45c1      	cmp	r9, r8
 8012bb8:	f841 3b04 	str.w	r3, [r1], #4
 8012bbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012bc0:	d2e9      	bcs.n	8012b96 <quorem+0xac>
 8012bc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012bc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012bca:	b922      	cbnz	r2, 8012bd6 <quorem+0xec>
 8012bcc:	3b04      	subs	r3, #4
 8012bce:	429d      	cmp	r5, r3
 8012bd0:	461a      	mov	r2, r3
 8012bd2:	d30a      	bcc.n	8012bea <quorem+0x100>
 8012bd4:	613c      	str	r4, [r7, #16]
 8012bd6:	4630      	mov	r0, r6
 8012bd8:	b003      	add	sp, #12
 8012bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bde:	6812      	ldr	r2, [r2, #0]
 8012be0:	3b04      	subs	r3, #4
 8012be2:	2a00      	cmp	r2, #0
 8012be4:	d1ce      	bne.n	8012b84 <quorem+0x9a>
 8012be6:	3c01      	subs	r4, #1
 8012be8:	e7c9      	b.n	8012b7e <quorem+0x94>
 8012bea:	6812      	ldr	r2, [r2, #0]
 8012bec:	3b04      	subs	r3, #4
 8012bee:	2a00      	cmp	r2, #0
 8012bf0:	d1f0      	bne.n	8012bd4 <quorem+0xea>
 8012bf2:	3c01      	subs	r4, #1
 8012bf4:	e7eb      	b.n	8012bce <quorem+0xe4>
 8012bf6:	2000      	movs	r0, #0
 8012bf8:	e7ee      	b.n	8012bd8 <quorem+0xee>
 8012bfa:	0000      	movs	r0, r0
 8012bfc:	0000      	movs	r0, r0
	...

08012c00 <_dtoa_r>:
 8012c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c04:	ed2d 8b04 	vpush	{d8-d9}
 8012c08:	69c5      	ldr	r5, [r0, #28]
 8012c0a:	b093      	sub	sp, #76	; 0x4c
 8012c0c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012c10:	ec57 6b10 	vmov	r6, r7, d0
 8012c14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012c18:	9107      	str	r1, [sp, #28]
 8012c1a:	4604      	mov	r4, r0
 8012c1c:	920a      	str	r2, [sp, #40]	; 0x28
 8012c1e:	930d      	str	r3, [sp, #52]	; 0x34
 8012c20:	b975      	cbnz	r5, 8012c40 <_dtoa_r+0x40>
 8012c22:	2010      	movs	r0, #16
 8012c24:	f000 fe2a 	bl	801387c <malloc>
 8012c28:	4602      	mov	r2, r0
 8012c2a:	61e0      	str	r0, [r4, #28]
 8012c2c:	b920      	cbnz	r0, 8012c38 <_dtoa_r+0x38>
 8012c2e:	4bae      	ldr	r3, [pc, #696]	; (8012ee8 <_dtoa_r+0x2e8>)
 8012c30:	21ef      	movs	r1, #239	; 0xef
 8012c32:	48ae      	ldr	r0, [pc, #696]	; (8012eec <_dtoa_r+0x2ec>)
 8012c34:	f001 fe52 	bl	80148dc <__assert_func>
 8012c38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012c3c:	6005      	str	r5, [r0, #0]
 8012c3e:	60c5      	str	r5, [r0, #12]
 8012c40:	69e3      	ldr	r3, [r4, #28]
 8012c42:	6819      	ldr	r1, [r3, #0]
 8012c44:	b151      	cbz	r1, 8012c5c <_dtoa_r+0x5c>
 8012c46:	685a      	ldr	r2, [r3, #4]
 8012c48:	604a      	str	r2, [r1, #4]
 8012c4a:	2301      	movs	r3, #1
 8012c4c:	4093      	lsls	r3, r2
 8012c4e:	608b      	str	r3, [r1, #8]
 8012c50:	4620      	mov	r0, r4
 8012c52:	f000 ff07 	bl	8013a64 <_Bfree>
 8012c56:	69e3      	ldr	r3, [r4, #28]
 8012c58:	2200      	movs	r2, #0
 8012c5a:	601a      	str	r2, [r3, #0]
 8012c5c:	1e3b      	subs	r3, r7, #0
 8012c5e:	bfbb      	ittet	lt
 8012c60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012c64:	9303      	strlt	r3, [sp, #12]
 8012c66:	2300      	movge	r3, #0
 8012c68:	2201      	movlt	r2, #1
 8012c6a:	bfac      	ite	ge
 8012c6c:	f8c8 3000 	strge.w	r3, [r8]
 8012c70:	f8c8 2000 	strlt.w	r2, [r8]
 8012c74:	4b9e      	ldr	r3, [pc, #632]	; (8012ef0 <_dtoa_r+0x2f0>)
 8012c76:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012c7a:	ea33 0308 	bics.w	r3, r3, r8
 8012c7e:	d11b      	bne.n	8012cb8 <_dtoa_r+0xb8>
 8012c80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012c82:	f242 730f 	movw	r3, #9999	; 0x270f
 8012c86:	6013      	str	r3, [r2, #0]
 8012c88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8012c8c:	4333      	orrs	r3, r6
 8012c8e:	f000 8593 	beq.w	80137b8 <_dtoa_r+0xbb8>
 8012c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012c94:	b963      	cbnz	r3, 8012cb0 <_dtoa_r+0xb0>
 8012c96:	4b97      	ldr	r3, [pc, #604]	; (8012ef4 <_dtoa_r+0x2f4>)
 8012c98:	e027      	b.n	8012cea <_dtoa_r+0xea>
 8012c9a:	4b97      	ldr	r3, [pc, #604]	; (8012ef8 <_dtoa_r+0x2f8>)
 8012c9c:	9300      	str	r3, [sp, #0]
 8012c9e:	3308      	adds	r3, #8
 8012ca0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012ca2:	6013      	str	r3, [r2, #0]
 8012ca4:	9800      	ldr	r0, [sp, #0]
 8012ca6:	b013      	add	sp, #76	; 0x4c
 8012ca8:	ecbd 8b04 	vpop	{d8-d9}
 8012cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cb0:	4b90      	ldr	r3, [pc, #576]	; (8012ef4 <_dtoa_r+0x2f4>)
 8012cb2:	9300      	str	r3, [sp, #0]
 8012cb4:	3303      	adds	r3, #3
 8012cb6:	e7f3      	b.n	8012ca0 <_dtoa_r+0xa0>
 8012cb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012cbc:	2200      	movs	r2, #0
 8012cbe:	ec51 0b17 	vmov	r0, r1, d7
 8012cc2:	eeb0 8a47 	vmov.f32	s16, s14
 8012cc6:	eef0 8a67 	vmov.f32	s17, s15
 8012cca:	2300      	movs	r3, #0
 8012ccc:	f7ed ff0c 	bl	8000ae8 <__aeabi_dcmpeq>
 8012cd0:	4681      	mov	r9, r0
 8012cd2:	b160      	cbz	r0, 8012cee <_dtoa_r+0xee>
 8012cd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012cd6:	2301      	movs	r3, #1
 8012cd8:	6013      	str	r3, [r2, #0]
 8012cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	f000 8568 	beq.w	80137b2 <_dtoa_r+0xbb2>
 8012ce2:	4b86      	ldr	r3, [pc, #536]	; (8012efc <_dtoa_r+0x2fc>)
 8012ce4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012ce6:	6013      	str	r3, [r2, #0]
 8012ce8:	3b01      	subs	r3, #1
 8012cea:	9300      	str	r3, [sp, #0]
 8012cec:	e7da      	b.n	8012ca4 <_dtoa_r+0xa4>
 8012cee:	aa10      	add	r2, sp, #64	; 0x40
 8012cf0:	a911      	add	r1, sp, #68	; 0x44
 8012cf2:	4620      	mov	r0, r4
 8012cf4:	eeb0 0a48 	vmov.f32	s0, s16
 8012cf8:	eef0 0a68 	vmov.f32	s1, s17
 8012cfc:	f001 f994 	bl	8014028 <__d2b>
 8012d00:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012d04:	4682      	mov	sl, r0
 8012d06:	2d00      	cmp	r5, #0
 8012d08:	d07f      	beq.n	8012e0a <_dtoa_r+0x20a>
 8012d0a:	ee18 3a90 	vmov	r3, s17
 8012d0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d12:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8012d16:	ec51 0b18 	vmov	r0, r1, d8
 8012d1a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012d1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012d22:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8012d26:	4619      	mov	r1, r3
 8012d28:	2200      	movs	r2, #0
 8012d2a:	4b75      	ldr	r3, [pc, #468]	; (8012f00 <_dtoa_r+0x300>)
 8012d2c:	f7ed fabc 	bl	80002a8 <__aeabi_dsub>
 8012d30:	a367      	add	r3, pc, #412	; (adr r3, 8012ed0 <_dtoa_r+0x2d0>)
 8012d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d36:	f7ed fc6f 	bl	8000618 <__aeabi_dmul>
 8012d3a:	a367      	add	r3, pc, #412	; (adr r3, 8012ed8 <_dtoa_r+0x2d8>)
 8012d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d40:	f7ed fab4 	bl	80002ac <__adddf3>
 8012d44:	4606      	mov	r6, r0
 8012d46:	4628      	mov	r0, r5
 8012d48:	460f      	mov	r7, r1
 8012d4a:	f7ed fbfb 	bl	8000544 <__aeabi_i2d>
 8012d4e:	a364      	add	r3, pc, #400	; (adr r3, 8012ee0 <_dtoa_r+0x2e0>)
 8012d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d54:	f7ed fc60 	bl	8000618 <__aeabi_dmul>
 8012d58:	4602      	mov	r2, r0
 8012d5a:	460b      	mov	r3, r1
 8012d5c:	4630      	mov	r0, r6
 8012d5e:	4639      	mov	r1, r7
 8012d60:	f7ed faa4 	bl	80002ac <__adddf3>
 8012d64:	4606      	mov	r6, r0
 8012d66:	460f      	mov	r7, r1
 8012d68:	f7ed ff06 	bl	8000b78 <__aeabi_d2iz>
 8012d6c:	2200      	movs	r2, #0
 8012d6e:	4683      	mov	fp, r0
 8012d70:	2300      	movs	r3, #0
 8012d72:	4630      	mov	r0, r6
 8012d74:	4639      	mov	r1, r7
 8012d76:	f7ed fec1 	bl	8000afc <__aeabi_dcmplt>
 8012d7a:	b148      	cbz	r0, 8012d90 <_dtoa_r+0x190>
 8012d7c:	4658      	mov	r0, fp
 8012d7e:	f7ed fbe1 	bl	8000544 <__aeabi_i2d>
 8012d82:	4632      	mov	r2, r6
 8012d84:	463b      	mov	r3, r7
 8012d86:	f7ed feaf 	bl	8000ae8 <__aeabi_dcmpeq>
 8012d8a:	b908      	cbnz	r0, 8012d90 <_dtoa_r+0x190>
 8012d8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012d90:	f1bb 0f16 	cmp.w	fp, #22
 8012d94:	d857      	bhi.n	8012e46 <_dtoa_r+0x246>
 8012d96:	4b5b      	ldr	r3, [pc, #364]	; (8012f04 <_dtoa_r+0x304>)
 8012d98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012da0:	ec51 0b18 	vmov	r0, r1, d8
 8012da4:	f7ed feaa 	bl	8000afc <__aeabi_dcmplt>
 8012da8:	2800      	cmp	r0, #0
 8012daa:	d04e      	beq.n	8012e4a <_dtoa_r+0x24a>
 8012dac:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012db0:	2300      	movs	r3, #0
 8012db2:	930c      	str	r3, [sp, #48]	; 0x30
 8012db4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012db6:	1b5b      	subs	r3, r3, r5
 8012db8:	1e5a      	subs	r2, r3, #1
 8012dba:	bf45      	ittet	mi
 8012dbc:	f1c3 0301 	rsbmi	r3, r3, #1
 8012dc0:	9305      	strmi	r3, [sp, #20]
 8012dc2:	2300      	movpl	r3, #0
 8012dc4:	2300      	movmi	r3, #0
 8012dc6:	9206      	str	r2, [sp, #24]
 8012dc8:	bf54      	ite	pl
 8012dca:	9305      	strpl	r3, [sp, #20]
 8012dcc:	9306      	strmi	r3, [sp, #24]
 8012dce:	f1bb 0f00 	cmp.w	fp, #0
 8012dd2:	db3c      	blt.n	8012e4e <_dtoa_r+0x24e>
 8012dd4:	9b06      	ldr	r3, [sp, #24]
 8012dd6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8012dda:	445b      	add	r3, fp
 8012ddc:	9306      	str	r3, [sp, #24]
 8012dde:	2300      	movs	r3, #0
 8012de0:	9308      	str	r3, [sp, #32]
 8012de2:	9b07      	ldr	r3, [sp, #28]
 8012de4:	2b09      	cmp	r3, #9
 8012de6:	d868      	bhi.n	8012eba <_dtoa_r+0x2ba>
 8012de8:	2b05      	cmp	r3, #5
 8012dea:	bfc4      	itt	gt
 8012dec:	3b04      	subgt	r3, #4
 8012dee:	9307      	strgt	r3, [sp, #28]
 8012df0:	9b07      	ldr	r3, [sp, #28]
 8012df2:	f1a3 0302 	sub.w	r3, r3, #2
 8012df6:	bfcc      	ite	gt
 8012df8:	2500      	movgt	r5, #0
 8012dfa:	2501      	movle	r5, #1
 8012dfc:	2b03      	cmp	r3, #3
 8012dfe:	f200 8085 	bhi.w	8012f0c <_dtoa_r+0x30c>
 8012e02:	e8df f003 	tbb	[pc, r3]
 8012e06:	3b2e      	.short	0x3b2e
 8012e08:	5839      	.short	0x5839
 8012e0a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8012e0e:	441d      	add	r5, r3
 8012e10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8012e14:	2b20      	cmp	r3, #32
 8012e16:	bfc1      	itttt	gt
 8012e18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012e1c:	fa08 f803 	lslgt.w	r8, r8, r3
 8012e20:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8012e24:	fa26 f303 	lsrgt.w	r3, r6, r3
 8012e28:	bfd6      	itet	le
 8012e2a:	f1c3 0320 	rsble	r3, r3, #32
 8012e2e:	ea48 0003 	orrgt.w	r0, r8, r3
 8012e32:	fa06 f003 	lslle.w	r0, r6, r3
 8012e36:	f7ed fb75 	bl	8000524 <__aeabi_ui2d>
 8012e3a:	2201      	movs	r2, #1
 8012e3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8012e40:	3d01      	subs	r5, #1
 8012e42:	920e      	str	r2, [sp, #56]	; 0x38
 8012e44:	e76f      	b.n	8012d26 <_dtoa_r+0x126>
 8012e46:	2301      	movs	r3, #1
 8012e48:	e7b3      	b.n	8012db2 <_dtoa_r+0x1b2>
 8012e4a:	900c      	str	r0, [sp, #48]	; 0x30
 8012e4c:	e7b2      	b.n	8012db4 <_dtoa_r+0x1b4>
 8012e4e:	9b05      	ldr	r3, [sp, #20]
 8012e50:	eba3 030b 	sub.w	r3, r3, fp
 8012e54:	9305      	str	r3, [sp, #20]
 8012e56:	f1cb 0300 	rsb	r3, fp, #0
 8012e5a:	9308      	str	r3, [sp, #32]
 8012e5c:	2300      	movs	r3, #0
 8012e5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012e60:	e7bf      	b.n	8012de2 <_dtoa_r+0x1e2>
 8012e62:	2300      	movs	r3, #0
 8012e64:	9309      	str	r3, [sp, #36]	; 0x24
 8012e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	dc52      	bgt.n	8012f12 <_dtoa_r+0x312>
 8012e6c:	2301      	movs	r3, #1
 8012e6e:	9301      	str	r3, [sp, #4]
 8012e70:	9304      	str	r3, [sp, #16]
 8012e72:	461a      	mov	r2, r3
 8012e74:	920a      	str	r2, [sp, #40]	; 0x28
 8012e76:	e00b      	b.n	8012e90 <_dtoa_r+0x290>
 8012e78:	2301      	movs	r3, #1
 8012e7a:	e7f3      	b.n	8012e64 <_dtoa_r+0x264>
 8012e7c:	2300      	movs	r3, #0
 8012e7e:	9309      	str	r3, [sp, #36]	; 0x24
 8012e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e82:	445b      	add	r3, fp
 8012e84:	9301      	str	r3, [sp, #4]
 8012e86:	3301      	adds	r3, #1
 8012e88:	2b01      	cmp	r3, #1
 8012e8a:	9304      	str	r3, [sp, #16]
 8012e8c:	bfb8      	it	lt
 8012e8e:	2301      	movlt	r3, #1
 8012e90:	69e0      	ldr	r0, [r4, #28]
 8012e92:	2100      	movs	r1, #0
 8012e94:	2204      	movs	r2, #4
 8012e96:	f102 0614 	add.w	r6, r2, #20
 8012e9a:	429e      	cmp	r6, r3
 8012e9c:	d93d      	bls.n	8012f1a <_dtoa_r+0x31a>
 8012e9e:	6041      	str	r1, [r0, #4]
 8012ea0:	4620      	mov	r0, r4
 8012ea2:	f000 fd9f 	bl	80139e4 <_Balloc>
 8012ea6:	9000      	str	r0, [sp, #0]
 8012ea8:	2800      	cmp	r0, #0
 8012eaa:	d139      	bne.n	8012f20 <_dtoa_r+0x320>
 8012eac:	4b16      	ldr	r3, [pc, #88]	; (8012f08 <_dtoa_r+0x308>)
 8012eae:	4602      	mov	r2, r0
 8012eb0:	f240 11af 	movw	r1, #431	; 0x1af
 8012eb4:	e6bd      	b.n	8012c32 <_dtoa_r+0x32>
 8012eb6:	2301      	movs	r3, #1
 8012eb8:	e7e1      	b.n	8012e7e <_dtoa_r+0x27e>
 8012eba:	2501      	movs	r5, #1
 8012ebc:	2300      	movs	r3, #0
 8012ebe:	9307      	str	r3, [sp, #28]
 8012ec0:	9509      	str	r5, [sp, #36]	; 0x24
 8012ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8012ec6:	9301      	str	r3, [sp, #4]
 8012ec8:	9304      	str	r3, [sp, #16]
 8012eca:	2200      	movs	r2, #0
 8012ecc:	2312      	movs	r3, #18
 8012ece:	e7d1      	b.n	8012e74 <_dtoa_r+0x274>
 8012ed0:	636f4361 	.word	0x636f4361
 8012ed4:	3fd287a7 	.word	0x3fd287a7
 8012ed8:	8b60c8b3 	.word	0x8b60c8b3
 8012edc:	3fc68a28 	.word	0x3fc68a28
 8012ee0:	509f79fb 	.word	0x509f79fb
 8012ee4:	3fd34413 	.word	0x3fd34413
 8012ee8:	080153d9 	.word	0x080153d9
 8012eec:	080153f0 	.word	0x080153f0
 8012ef0:	7ff00000 	.word	0x7ff00000
 8012ef4:	080153d5 	.word	0x080153d5
 8012ef8:	080153cc 	.word	0x080153cc
 8012efc:	080153a9 	.word	0x080153a9
 8012f00:	3ff80000 	.word	0x3ff80000
 8012f04:	080154e0 	.word	0x080154e0
 8012f08:	08015448 	.word	0x08015448
 8012f0c:	2301      	movs	r3, #1
 8012f0e:	9309      	str	r3, [sp, #36]	; 0x24
 8012f10:	e7d7      	b.n	8012ec2 <_dtoa_r+0x2c2>
 8012f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f14:	9301      	str	r3, [sp, #4]
 8012f16:	9304      	str	r3, [sp, #16]
 8012f18:	e7ba      	b.n	8012e90 <_dtoa_r+0x290>
 8012f1a:	3101      	adds	r1, #1
 8012f1c:	0052      	lsls	r2, r2, #1
 8012f1e:	e7ba      	b.n	8012e96 <_dtoa_r+0x296>
 8012f20:	69e3      	ldr	r3, [r4, #28]
 8012f22:	9a00      	ldr	r2, [sp, #0]
 8012f24:	601a      	str	r2, [r3, #0]
 8012f26:	9b04      	ldr	r3, [sp, #16]
 8012f28:	2b0e      	cmp	r3, #14
 8012f2a:	f200 80a8 	bhi.w	801307e <_dtoa_r+0x47e>
 8012f2e:	2d00      	cmp	r5, #0
 8012f30:	f000 80a5 	beq.w	801307e <_dtoa_r+0x47e>
 8012f34:	f1bb 0f00 	cmp.w	fp, #0
 8012f38:	dd38      	ble.n	8012fac <_dtoa_r+0x3ac>
 8012f3a:	4bc0      	ldr	r3, [pc, #768]	; (801323c <_dtoa_r+0x63c>)
 8012f3c:	f00b 020f 	and.w	r2, fp, #15
 8012f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012f44:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012f48:	e9d3 6700 	ldrd	r6, r7, [r3]
 8012f4c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8012f50:	d019      	beq.n	8012f86 <_dtoa_r+0x386>
 8012f52:	4bbb      	ldr	r3, [pc, #748]	; (8013240 <_dtoa_r+0x640>)
 8012f54:	ec51 0b18 	vmov	r0, r1, d8
 8012f58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012f5c:	f7ed fc86 	bl	800086c <__aeabi_ddiv>
 8012f60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012f64:	f008 080f 	and.w	r8, r8, #15
 8012f68:	2503      	movs	r5, #3
 8012f6a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8013240 <_dtoa_r+0x640>
 8012f6e:	f1b8 0f00 	cmp.w	r8, #0
 8012f72:	d10a      	bne.n	8012f8a <_dtoa_r+0x38a>
 8012f74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f78:	4632      	mov	r2, r6
 8012f7a:	463b      	mov	r3, r7
 8012f7c:	f7ed fc76 	bl	800086c <__aeabi_ddiv>
 8012f80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012f84:	e02b      	b.n	8012fde <_dtoa_r+0x3de>
 8012f86:	2502      	movs	r5, #2
 8012f88:	e7ef      	b.n	8012f6a <_dtoa_r+0x36a>
 8012f8a:	f018 0f01 	tst.w	r8, #1
 8012f8e:	d008      	beq.n	8012fa2 <_dtoa_r+0x3a2>
 8012f90:	4630      	mov	r0, r6
 8012f92:	4639      	mov	r1, r7
 8012f94:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012f98:	f7ed fb3e 	bl	8000618 <__aeabi_dmul>
 8012f9c:	3501      	adds	r5, #1
 8012f9e:	4606      	mov	r6, r0
 8012fa0:	460f      	mov	r7, r1
 8012fa2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012fa6:	f109 0908 	add.w	r9, r9, #8
 8012faa:	e7e0      	b.n	8012f6e <_dtoa_r+0x36e>
 8012fac:	f000 809f 	beq.w	80130ee <_dtoa_r+0x4ee>
 8012fb0:	f1cb 0600 	rsb	r6, fp, #0
 8012fb4:	4ba1      	ldr	r3, [pc, #644]	; (801323c <_dtoa_r+0x63c>)
 8012fb6:	4fa2      	ldr	r7, [pc, #648]	; (8013240 <_dtoa_r+0x640>)
 8012fb8:	f006 020f 	and.w	r2, r6, #15
 8012fbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fc4:	ec51 0b18 	vmov	r0, r1, d8
 8012fc8:	f7ed fb26 	bl	8000618 <__aeabi_dmul>
 8012fcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012fd0:	1136      	asrs	r6, r6, #4
 8012fd2:	2300      	movs	r3, #0
 8012fd4:	2502      	movs	r5, #2
 8012fd6:	2e00      	cmp	r6, #0
 8012fd8:	d17e      	bne.n	80130d8 <_dtoa_r+0x4d8>
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d1d0      	bne.n	8012f80 <_dtoa_r+0x380>
 8012fde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012fe0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	f000 8084 	beq.w	80130f2 <_dtoa_r+0x4f2>
 8012fea:	4b96      	ldr	r3, [pc, #600]	; (8013244 <_dtoa_r+0x644>)
 8012fec:	2200      	movs	r2, #0
 8012fee:	4640      	mov	r0, r8
 8012ff0:	4649      	mov	r1, r9
 8012ff2:	f7ed fd83 	bl	8000afc <__aeabi_dcmplt>
 8012ff6:	2800      	cmp	r0, #0
 8012ff8:	d07b      	beq.n	80130f2 <_dtoa_r+0x4f2>
 8012ffa:	9b04      	ldr	r3, [sp, #16]
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d078      	beq.n	80130f2 <_dtoa_r+0x4f2>
 8013000:	9b01      	ldr	r3, [sp, #4]
 8013002:	2b00      	cmp	r3, #0
 8013004:	dd39      	ble.n	801307a <_dtoa_r+0x47a>
 8013006:	4b90      	ldr	r3, [pc, #576]	; (8013248 <_dtoa_r+0x648>)
 8013008:	2200      	movs	r2, #0
 801300a:	4640      	mov	r0, r8
 801300c:	4649      	mov	r1, r9
 801300e:	f7ed fb03 	bl	8000618 <__aeabi_dmul>
 8013012:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013016:	9e01      	ldr	r6, [sp, #4]
 8013018:	f10b 37ff 	add.w	r7, fp, #4294967295
 801301c:	3501      	adds	r5, #1
 801301e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8013022:	4628      	mov	r0, r5
 8013024:	f7ed fa8e 	bl	8000544 <__aeabi_i2d>
 8013028:	4642      	mov	r2, r8
 801302a:	464b      	mov	r3, r9
 801302c:	f7ed faf4 	bl	8000618 <__aeabi_dmul>
 8013030:	4b86      	ldr	r3, [pc, #536]	; (801324c <_dtoa_r+0x64c>)
 8013032:	2200      	movs	r2, #0
 8013034:	f7ed f93a 	bl	80002ac <__adddf3>
 8013038:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801303c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013040:	9303      	str	r3, [sp, #12]
 8013042:	2e00      	cmp	r6, #0
 8013044:	d158      	bne.n	80130f8 <_dtoa_r+0x4f8>
 8013046:	4b82      	ldr	r3, [pc, #520]	; (8013250 <_dtoa_r+0x650>)
 8013048:	2200      	movs	r2, #0
 801304a:	4640      	mov	r0, r8
 801304c:	4649      	mov	r1, r9
 801304e:	f7ed f92b 	bl	80002a8 <__aeabi_dsub>
 8013052:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013056:	4680      	mov	r8, r0
 8013058:	4689      	mov	r9, r1
 801305a:	f7ed fd6d 	bl	8000b38 <__aeabi_dcmpgt>
 801305e:	2800      	cmp	r0, #0
 8013060:	f040 8296 	bne.w	8013590 <_dtoa_r+0x990>
 8013064:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013068:	4640      	mov	r0, r8
 801306a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801306e:	4649      	mov	r1, r9
 8013070:	f7ed fd44 	bl	8000afc <__aeabi_dcmplt>
 8013074:	2800      	cmp	r0, #0
 8013076:	f040 8289 	bne.w	801358c <_dtoa_r+0x98c>
 801307a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801307e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013080:	2b00      	cmp	r3, #0
 8013082:	f2c0 814e 	blt.w	8013322 <_dtoa_r+0x722>
 8013086:	f1bb 0f0e 	cmp.w	fp, #14
 801308a:	f300 814a 	bgt.w	8013322 <_dtoa_r+0x722>
 801308e:	4b6b      	ldr	r3, [pc, #428]	; (801323c <_dtoa_r+0x63c>)
 8013090:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8013094:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801309a:	2b00      	cmp	r3, #0
 801309c:	f280 80dc 	bge.w	8013258 <_dtoa_r+0x658>
 80130a0:	9b04      	ldr	r3, [sp, #16]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	f300 80d8 	bgt.w	8013258 <_dtoa_r+0x658>
 80130a8:	f040 826f 	bne.w	801358a <_dtoa_r+0x98a>
 80130ac:	4b68      	ldr	r3, [pc, #416]	; (8013250 <_dtoa_r+0x650>)
 80130ae:	2200      	movs	r2, #0
 80130b0:	4640      	mov	r0, r8
 80130b2:	4649      	mov	r1, r9
 80130b4:	f7ed fab0 	bl	8000618 <__aeabi_dmul>
 80130b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80130bc:	f7ed fd32 	bl	8000b24 <__aeabi_dcmpge>
 80130c0:	9e04      	ldr	r6, [sp, #16]
 80130c2:	4637      	mov	r7, r6
 80130c4:	2800      	cmp	r0, #0
 80130c6:	f040 8245 	bne.w	8013554 <_dtoa_r+0x954>
 80130ca:	9d00      	ldr	r5, [sp, #0]
 80130cc:	2331      	movs	r3, #49	; 0x31
 80130ce:	f805 3b01 	strb.w	r3, [r5], #1
 80130d2:	f10b 0b01 	add.w	fp, fp, #1
 80130d6:	e241      	b.n	801355c <_dtoa_r+0x95c>
 80130d8:	07f2      	lsls	r2, r6, #31
 80130da:	d505      	bpl.n	80130e8 <_dtoa_r+0x4e8>
 80130dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80130e0:	f7ed fa9a 	bl	8000618 <__aeabi_dmul>
 80130e4:	3501      	adds	r5, #1
 80130e6:	2301      	movs	r3, #1
 80130e8:	1076      	asrs	r6, r6, #1
 80130ea:	3708      	adds	r7, #8
 80130ec:	e773      	b.n	8012fd6 <_dtoa_r+0x3d6>
 80130ee:	2502      	movs	r5, #2
 80130f0:	e775      	b.n	8012fde <_dtoa_r+0x3de>
 80130f2:	9e04      	ldr	r6, [sp, #16]
 80130f4:	465f      	mov	r7, fp
 80130f6:	e792      	b.n	801301e <_dtoa_r+0x41e>
 80130f8:	9900      	ldr	r1, [sp, #0]
 80130fa:	4b50      	ldr	r3, [pc, #320]	; (801323c <_dtoa_r+0x63c>)
 80130fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013100:	4431      	add	r1, r6
 8013102:	9102      	str	r1, [sp, #8]
 8013104:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013106:	eeb0 9a47 	vmov.f32	s18, s14
 801310a:	eef0 9a67 	vmov.f32	s19, s15
 801310e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8013112:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013116:	2900      	cmp	r1, #0
 8013118:	d044      	beq.n	80131a4 <_dtoa_r+0x5a4>
 801311a:	494e      	ldr	r1, [pc, #312]	; (8013254 <_dtoa_r+0x654>)
 801311c:	2000      	movs	r0, #0
 801311e:	f7ed fba5 	bl	800086c <__aeabi_ddiv>
 8013122:	ec53 2b19 	vmov	r2, r3, d9
 8013126:	f7ed f8bf 	bl	80002a8 <__aeabi_dsub>
 801312a:	9d00      	ldr	r5, [sp, #0]
 801312c:	ec41 0b19 	vmov	d9, r0, r1
 8013130:	4649      	mov	r1, r9
 8013132:	4640      	mov	r0, r8
 8013134:	f7ed fd20 	bl	8000b78 <__aeabi_d2iz>
 8013138:	4606      	mov	r6, r0
 801313a:	f7ed fa03 	bl	8000544 <__aeabi_i2d>
 801313e:	4602      	mov	r2, r0
 8013140:	460b      	mov	r3, r1
 8013142:	4640      	mov	r0, r8
 8013144:	4649      	mov	r1, r9
 8013146:	f7ed f8af 	bl	80002a8 <__aeabi_dsub>
 801314a:	3630      	adds	r6, #48	; 0x30
 801314c:	f805 6b01 	strb.w	r6, [r5], #1
 8013150:	ec53 2b19 	vmov	r2, r3, d9
 8013154:	4680      	mov	r8, r0
 8013156:	4689      	mov	r9, r1
 8013158:	f7ed fcd0 	bl	8000afc <__aeabi_dcmplt>
 801315c:	2800      	cmp	r0, #0
 801315e:	d164      	bne.n	801322a <_dtoa_r+0x62a>
 8013160:	4642      	mov	r2, r8
 8013162:	464b      	mov	r3, r9
 8013164:	4937      	ldr	r1, [pc, #220]	; (8013244 <_dtoa_r+0x644>)
 8013166:	2000      	movs	r0, #0
 8013168:	f7ed f89e 	bl	80002a8 <__aeabi_dsub>
 801316c:	ec53 2b19 	vmov	r2, r3, d9
 8013170:	f7ed fcc4 	bl	8000afc <__aeabi_dcmplt>
 8013174:	2800      	cmp	r0, #0
 8013176:	f040 80b6 	bne.w	80132e6 <_dtoa_r+0x6e6>
 801317a:	9b02      	ldr	r3, [sp, #8]
 801317c:	429d      	cmp	r5, r3
 801317e:	f43f af7c 	beq.w	801307a <_dtoa_r+0x47a>
 8013182:	4b31      	ldr	r3, [pc, #196]	; (8013248 <_dtoa_r+0x648>)
 8013184:	ec51 0b19 	vmov	r0, r1, d9
 8013188:	2200      	movs	r2, #0
 801318a:	f7ed fa45 	bl	8000618 <__aeabi_dmul>
 801318e:	4b2e      	ldr	r3, [pc, #184]	; (8013248 <_dtoa_r+0x648>)
 8013190:	ec41 0b19 	vmov	d9, r0, r1
 8013194:	2200      	movs	r2, #0
 8013196:	4640      	mov	r0, r8
 8013198:	4649      	mov	r1, r9
 801319a:	f7ed fa3d 	bl	8000618 <__aeabi_dmul>
 801319e:	4680      	mov	r8, r0
 80131a0:	4689      	mov	r9, r1
 80131a2:	e7c5      	b.n	8013130 <_dtoa_r+0x530>
 80131a4:	ec51 0b17 	vmov	r0, r1, d7
 80131a8:	f7ed fa36 	bl	8000618 <__aeabi_dmul>
 80131ac:	9b02      	ldr	r3, [sp, #8]
 80131ae:	9d00      	ldr	r5, [sp, #0]
 80131b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80131b2:	ec41 0b19 	vmov	d9, r0, r1
 80131b6:	4649      	mov	r1, r9
 80131b8:	4640      	mov	r0, r8
 80131ba:	f7ed fcdd 	bl	8000b78 <__aeabi_d2iz>
 80131be:	4606      	mov	r6, r0
 80131c0:	f7ed f9c0 	bl	8000544 <__aeabi_i2d>
 80131c4:	3630      	adds	r6, #48	; 0x30
 80131c6:	4602      	mov	r2, r0
 80131c8:	460b      	mov	r3, r1
 80131ca:	4640      	mov	r0, r8
 80131cc:	4649      	mov	r1, r9
 80131ce:	f7ed f86b 	bl	80002a8 <__aeabi_dsub>
 80131d2:	f805 6b01 	strb.w	r6, [r5], #1
 80131d6:	9b02      	ldr	r3, [sp, #8]
 80131d8:	429d      	cmp	r5, r3
 80131da:	4680      	mov	r8, r0
 80131dc:	4689      	mov	r9, r1
 80131de:	f04f 0200 	mov.w	r2, #0
 80131e2:	d124      	bne.n	801322e <_dtoa_r+0x62e>
 80131e4:	4b1b      	ldr	r3, [pc, #108]	; (8013254 <_dtoa_r+0x654>)
 80131e6:	ec51 0b19 	vmov	r0, r1, d9
 80131ea:	f7ed f85f 	bl	80002ac <__adddf3>
 80131ee:	4602      	mov	r2, r0
 80131f0:	460b      	mov	r3, r1
 80131f2:	4640      	mov	r0, r8
 80131f4:	4649      	mov	r1, r9
 80131f6:	f7ed fc9f 	bl	8000b38 <__aeabi_dcmpgt>
 80131fa:	2800      	cmp	r0, #0
 80131fc:	d173      	bne.n	80132e6 <_dtoa_r+0x6e6>
 80131fe:	ec53 2b19 	vmov	r2, r3, d9
 8013202:	4914      	ldr	r1, [pc, #80]	; (8013254 <_dtoa_r+0x654>)
 8013204:	2000      	movs	r0, #0
 8013206:	f7ed f84f 	bl	80002a8 <__aeabi_dsub>
 801320a:	4602      	mov	r2, r0
 801320c:	460b      	mov	r3, r1
 801320e:	4640      	mov	r0, r8
 8013210:	4649      	mov	r1, r9
 8013212:	f7ed fc73 	bl	8000afc <__aeabi_dcmplt>
 8013216:	2800      	cmp	r0, #0
 8013218:	f43f af2f 	beq.w	801307a <_dtoa_r+0x47a>
 801321c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801321e:	1e6b      	subs	r3, r5, #1
 8013220:	930f      	str	r3, [sp, #60]	; 0x3c
 8013222:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013226:	2b30      	cmp	r3, #48	; 0x30
 8013228:	d0f8      	beq.n	801321c <_dtoa_r+0x61c>
 801322a:	46bb      	mov	fp, r7
 801322c:	e04a      	b.n	80132c4 <_dtoa_r+0x6c4>
 801322e:	4b06      	ldr	r3, [pc, #24]	; (8013248 <_dtoa_r+0x648>)
 8013230:	f7ed f9f2 	bl	8000618 <__aeabi_dmul>
 8013234:	4680      	mov	r8, r0
 8013236:	4689      	mov	r9, r1
 8013238:	e7bd      	b.n	80131b6 <_dtoa_r+0x5b6>
 801323a:	bf00      	nop
 801323c:	080154e0 	.word	0x080154e0
 8013240:	080154b8 	.word	0x080154b8
 8013244:	3ff00000 	.word	0x3ff00000
 8013248:	40240000 	.word	0x40240000
 801324c:	401c0000 	.word	0x401c0000
 8013250:	40140000 	.word	0x40140000
 8013254:	3fe00000 	.word	0x3fe00000
 8013258:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801325c:	9d00      	ldr	r5, [sp, #0]
 801325e:	4642      	mov	r2, r8
 8013260:	464b      	mov	r3, r9
 8013262:	4630      	mov	r0, r6
 8013264:	4639      	mov	r1, r7
 8013266:	f7ed fb01 	bl	800086c <__aeabi_ddiv>
 801326a:	f7ed fc85 	bl	8000b78 <__aeabi_d2iz>
 801326e:	9001      	str	r0, [sp, #4]
 8013270:	f7ed f968 	bl	8000544 <__aeabi_i2d>
 8013274:	4642      	mov	r2, r8
 8013276:	464b      	mov	r3, r9
 8013278:	f7ed f9ce 	bl	8000618 <__aeabi_dmul>
 801327c:	4602      	mov	r2, r0
 801327e:	460b      	mov	r3, r1
 8013280:	4630      	mov	r0, r6
 8013282:	4639      	mov	r1, r7
 8013284:	f7ed f810 	bl	80002a8 <__aeabi_dsub>
 8013288:	9e01      	ldr	r6, [sp, #4]
 801328a:	9f04      	ldr	r7, [sp, #16]
 801328c:	3630      	adds	r6, #48	; 0x30
 801328e:	f805 6b01 	strb.w	r6, [r5], #1
 8013292:	9e00      	ldr	r6, [sp, #0]
 8013294:	1bae      	subs	r6, r5, r6
 8013296:	42b7      	cmp	r7, r6
 8013298:	4602      	mov	r2, r0
 801329a:	460b      	mov	r3, r1
 801329c:	d134      	bne.n	8013308 <_dtoa_r+0x708>
 801329e:	f7ed f805 	bl	80002ac <__adddf3>
 80132a2:	4642      	mov	r2, r8
 80132a4:	464b      	mov	r3, r9
 80132a6:	4606      	mov	r6, r0
 80132a8:	460f      	mov	r7, r1
 80132aa:	f7ed fc45 	bl	8000b38 <__aeabi_dcmpgt>
 80132ae:	b9c8      	cbnz	r0, 80132e4 <_dtoa_r+0x6e4>
 80132b0:	4642      	mov	r2, r8
 80132b2:	464b      	mov	r3, r9
 80132b4:	4630      	mov	r0, r6
 80132b6:	4639      	mov	r1, r7
 80132b8:	f7ed fc16 	bl	8000ae8 <__aeabi_dcmpeq>
 80132bc:	b110      	cbz	r0, 80132c4 <_dtoa_r+0x6c4>
 80132be:	9b01      	ldr	r3, [sp, #4]
 80132c0:	07db      	lsls	r3, r3, #31
 80132c2:	d40f      	bmi.n	80132e4 <_dtoa_r+0x6e4>
 80132c4:	4651      	mov	r1, sl
 80132c6:	4620      	mov	r0, r4
 80132c8:	f000 fbcc 	bl	8013a64 <_Bfree>
 80132cc:	2300      	movs	r3, #0
 80132ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80132d0:	702b      	strb	r3, [r5, #0]
 80132d2:	f10b 0301 	add.w	r3, fp, #1
 80132d6:	6013      	str	r3, [r2, #0]
 80132d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80132da:	2b00      	cmp	r3, #0
 80132dc:	f43f ace2 	beq.w	8012ca4 <_dtoa_r+0xa4>
 80132e0:	601d      	str	r5, [r3, #0]
 80132e2:	e4df      	b.n	8012ca4 <_dtoa_r+0xa4>
 80132e4:	465f      	mov	r7, fp
 80132e6:	462b      	mov	r3, r5
 80132e8:	461d      	mov	r5, r3
 80132ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80132ee:	2a39      	cmp	r2, #57	; 0x39
 80132f0:	d106      	bne.n	8013300 <_dtoa_r+0x700>
 80132f2:	9a00      	ldr	r2, [sp, #0]
 80132f4:	429a      	cmp	r2, r3
 80132f6:	d1f7      	bne.n	80132e8 <_dtoa_r+0x6e8>
 80132f8:	9900      	ldr	r1, [sp, #0]
 80132fa:	2230      	movs	r2, #48	; 0x30
 80132fc:	3701      	adds	r7, #1
 80132fe:	700a      	strb	r2, [r1, #0]
 8013300:	781a      	ldrb	r2, [r3, #0]
 8013302:	3201      	adds	r2, #1
 8013304:	701a      	strb	r2, [r3, #0]
 8013306:	e790      	b.n	801322a <_dtoa_r+0x62a>
 8013308:	4ba3      	ldr	r3, [pc, #652]	; (8013598 <_dtoa_r+0x998>)
 801330a:	2200      	movs	r2, #0
 801330c:	f7ed f984 	bl	8000618 <__aeabi_dmul>
 8013310:	2200      	movs	r2, #0
 8013312:	2300      	movs	r3, #0
 8013314:	4606      	mov	r6, r0
 8013316:	460f      	mov	r7, r1
 8013318:	f7ed fbe6 	bl	8000ae8 <__aeabi_dcmpeq>
 801331c:	2800      	cmp	r0, #0
 801331e:	d09e      	beq.n	801325e <_dtoa_r+0x65e>
 8013320:	e7d0      	b.n	80132c4 <_dtoa_r+0x6c4>
 8013322:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013324:	2a00      	cmp	r2, #0
 8013326:	f000 80ca 	beq.w	80134be <_dtoa_r+0x8be>
 801332a:	9a07      	ldr	r2, [sp, #28]
 801332c:	2a01      	cmp	r2, #1
 801332e:	f300 80ad 	bgt.w	801348c <_dtoa_r+0x88c>
 8013332:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013334:	2a00      	cmp	r2, #0
 8013336:	f000 80a5 	beq.w	8013484 <_dtoa_r+0x884>
 801333a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801333e:	9e08      	ldr	r6, [sp, #32]
 8013340:	9d05      	ldr	r5, [sp, #20]
 8013342:	9a05      	ldr	r2, [sp, #20]
 8013344:	441a      	add	r2, r3
 8013346:	9205      	str	r2, [sp, #20]
 8013348:	9a06      	ldr	r2, [sp, #24]
 801334a:	2101      	movs	r1, #1
 801334c:	441a      	add	r2, r3
 801334e:	4620      	mov	r0, r4
 8013350:	9206      	str	r2, [sp, #24]
 8013352:	f000 fc3d 	bl	8013bd0 <__i2b>
 8013356:	4607      	mov	r7, r0
 8013358:	b165      	cbz	r5, 8013374 <_dtoa_r+0x774>
 801335a:	9b06      	ldr	r3, [sp, #24]
 801335c:	2b00      	cmp	r3, #0
 801335e:	dd09      	ble.n	8013374 <_dtoa_r+0x774>
 8013360:	42ab      	cmp	r3, r5
 8013362:	9a05      	ldr	r2, [sp, #20]
 8013364:	bfa8      	it	ge
 8013366:	462b      	movge	r3, r5
 8013368:	1ad2      	subs	r2, r2, r3
 801336a:	9205      	str	r2, [sp, #20]
 801336c:	9a06      	ldr	r2, [sp, #24]
 801336e:	1aed      	subs	r5, r5, r3
 8013370:	1ad3      	subs	r3, r2, r3
 8013372:	9306      	str	r3, [sp, #24]
 8013374:	9b08      	ldr	r3, [sp, #32]
 8013376:	b1f3      	cbz	r3, 80133b6 <_dtoa_r+0x7b6>
 8013378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801337a:	2b00      	cmp	r3, #0
 801337c:	f000 80a3 	beq.w	80134c6 <_dtoa_r+0x8c6>
 8013380:	2e00      	cmp	r6, #0
 8013382:	dd10      	ble.n	80133a6 <_dtoa_r+0x7a6>
 8013384:	4639      	mov	r1, r7
 8013386:	4632      	mov	r2, r6
 8013388:	4620      	mov	r0, r4
 801338a:	f000 fce1 	bl	8013d50 <__pow5mult>
 801338e:	4652      	mov	r2, sl
 8013390:	4601      	mov	r1, r0
 8013392:	4607      	mov	r7, r0
 8013394:	4620      	mov	r0, r4
 8013396:	f000 fc31 	bl	8013bfc <__multiply>
 801339a:	4651      	mov	r1, sl
 801339c:	4680      	mov	r8, r0
 801339e:	4620      	mov	r0, r4
 80133a0:	f000 fb60 	bl	8013a64 <_Bfree>
 80133a4:	46c2      	mov	sl, r8
 80133a6:	9b08      	ldr	r3, [sp, #32]
 80133a8:	1b9a      	subs	r2, r3, r6
 80133aa:	d004      	beq.n	80133b6 <_dtoa_r+0x7b6>
 80133ac:	4651      	mov	r1, sl
 80133ae:	4620      	mov	r0, r4
 80133b0:	f000 fcce 	bl	8013d50 <__pow5mult>
 80133b4:	4682      	mov	sl, r0
 80133b6:	2101      	movs	r1, #1
 80133b8:	4620      	mov	r0, r4
 80133ba:	f000 fc09 	bl	8013bd0 <__i2b>
 80133be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	4606      	mov	r6, r0
 80133c4:	f340 8081 	ble.w	80134ca <_dtoa_r+0x8ca>
 80133c8:	461a      	mov	r2, r3
 80133ca:	4601      	mov	r1, r0
 80133cc:	4620      	mov	r0, r4
 80133ce:	f000 fcbf 	bl	8013d50 <__pow5mult>
 80133d2:	9b07      	ldr	r3, [sp, #28]
 80133d4:	2b01      	cmp	r3, #1
 80133d6:	4606      	mov	r6, r0
 80133d8:	dd7a      	ble.n	80134d0 <_dtoa_r+0x8d0>
 80133da:	f04f 0800 	mov.w	r8, #0
 80133de:	6933      	ldr	r3, [r6, #16]
 80133e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80133e4:	6918      	ldr	r0, [r3, #16]
 80133e6:	f000 fba5 	bl	8013b34 <__hi0bits>
 80133ea:	f1c0 0020 	rsb	r0, r0, #32
 80133ee:	9b06      	ldr	r3, [sp, #24]
 80133f0:	4418      	add	r0, r3
 80133f2:	f010 001f 	ands.w	r0, r0, #31
 80133f6:	f000 8094 	beq.w	8013522 <_dtoa_r+0x922>
 80133fa:	f1c0 0320 	rsb	r3, r0, #32
 80133fe:	2b04      	cmp	r3, #4
 8013400:	f340 8085 	ble.w	801350e <_dtoa_r+0x90e>
 8013404:	9b05      	ldr	r3, [sp, #20]
 8013406:	f1c0 001c 	rsb	r0, r0, #28
 801340a:	4403      	add	r3, r0
 801340c:	9305      	str	r3, [sp, #20]
 801340e:	9b06      	ldr	r3, [sp, #24]
 8013410:	4403      	add	r3, r0
 8013412:	4405      	add	r5, r0
 8013414:	9306      	str	r3, [sp, #24]
 8013416:	9b05      	ldr	r3, [sp, #20]
 8013418:	2b00      	cmp	r3, #0
 801341a:	dd05      	ble.n	8013428 <_dtoa_r+0x828>
 801341c:	4651      	mov	r1, sl
 801341e:	461a      	mov	r2, r3
 8013420:	4620      	mov	r0, r4
 8013422:	f000 fcef 	bl	8013e04 <__lshift>
 8013426:	4682      	mov	sl, r0
 8013428:	9b06      	ldr	r3, [sp, #24]
 801342a:	2b00      	cmp	r3, #0
 801342c:	dd05      	ble.n	801343a <_dtoa_r+0x83a>
 801342e:	4631      	mov	r1, r6
 8013430:	461a      	mov	r2, r3
 8013432:	4620      	mov	r0, r4
 8013434:	f000 fce6 	bl	8013e04 <__lshift>
 8013438:	4606      	mov	r6, r0
 801343a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801343c:	2b00      	cmp	r3, #0
 801343e:	d072      	beq.n	8013526 <_dtoa_r+0x926>
 8013440:	4631      	mov	r1, r6
 8013442:	4650      	mov	r0, sl
 8013444:	f000 fd4a 	bl	8013edc <__mcmp>
 8013448:	2800      	cmp	r0, #0
 801344a:	da6c      	bge.n	8013526 <_dtoa_r+0x926>
 801344c:	2300      	movs	r3, #0
 801344e:	4651      	mov	r1, sl
 8013450:	220a      	movs	r2, #10
 8013452:	4620      	mov	r0, r4
 8013454:	f000 fb28 	bl	8013aa8 <__multadd>
 8013458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801345a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801345e:	4682      	mov	sl, r0
 8013460:	2b00      	cmp	r3, #0
 8013462:	f000 81b0 	beq.w	80137c6 <_dtoa_r+0xbc6>
 8013466:	2300      	movs	r3, #0
 8013468:	4639      	mov	r1, r7
 801346a:	220a      	movs	r2, #10
 801346c:	4620      	mov	r0, r4
 801346e:	f000 fb1b 	bl	8013aa8 <__multadd>
 8013472:	9b01      	ldr	r3, [sp, #4]
 8013474:	2b00      	cmp	r3, #0
 8013476:	4607      	mov	r7, r0
 8013478:	f300 8096 	bgt.w	80135a8 <_dtoa_r+0x9a8>
 801347c:	9b07      	ldr	r3, [sp, #28]
 801347e:	2b02      	cmp	r3, #2
 8013480:	dc59      	bgt.n	8013536 <_dtoa_r+0x936>
 8013482:	e091      	b.n	80135a8 <_dtoa_r+0x9a8>
 8013484:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013486:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801348a:	e758      	b.n	801333e <_dtoa_r+0x73e>
 801348c:	9b04      	ldr	r3, [sp, #16]
 801348e:	1e5e      	subs	r6, r3, #1
 8013490:	9b08      	ldr	r3, [sp, #32]
 8013492:	42b3      	cmp	r3, r6
 8013494:	bfbf      	itttt	lt
 8013496:	9b08      	ldrlt	r3, [sp, #32]
 8013498:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 801349a:	9608      	strlt	r6, [sp, #32]
 801349c:	1af3      	sublt	r3, r6, r3
 801349e:	bfb4      	ite	lt
 80134a0:	18d2      	addlt	r2, r2, r3
 80134a2:	1b9e      	subge	r6, r3, r6
 80134a4:	9b04      	ldr	r3, [sp, #16]
 80134a6:	bfbc      	itt	lt
 80134a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80134aa:	2600      	movlt	r6, #0
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	bfb7      	itett	lt
 80134b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80134b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80134b8:	1a9d      	sublt	r5, r3, r2
 80134ba:	2300      	movlt	r3, #0
 80134bc:	e741      	b.n	8013342 <_dtoa_r+0x742>
 80134be:	9e08      	ldr	r6, [sp, #32]
 80134c0:	9d05      	ldr	r5, [sp, #20]
 80134c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80134c4:	e748      	b.n	8013358 <_dtoa_r+0x758>
 80134c6:	9a08      	ldr	r2, [sp, #32]
 80134c8:	e770      	b.n	80133ac <_dtoa_r+0x7ac>
 80134ca:	9b07      	ldr	r3, [sp, #28]
 80134cc:	2b01      	cmp	r3, #1
 80134ce:	dc19      	bgt.n	8013504 <_dtoa_r+0x904>
 80134d0:	9b02      	ldr	r3, [sp, #8]
 80134d2:	b9bb      	cbnz	r3, 8013504 <_dtoa_r+0x904>
 80134d4:	9b03      	ldr	r3, [sp, #12]
 80134d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80134da:	b99b      	cbnz	r3, 8013504 <_dtoa_r+0x904>
 80134dc:	9b03      	ldr	r3, [sp, #12]
 80134de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80134e2:	0d1b      	lsrs	r3, r3, #20
 80134e4:	051b      	lsls	r3, r3, #20
 80134e6:	b183      	cbz	r3, 801350a <_dtoa_r+0x90a>
 80134e8:	9b05      	ldr	r3, [sp, #20]
 80134ea:	3301      	adds	r3, #1
 80134ec:	9305      	str	r3, [sp, #20]
 80134ee:	9b06      	ldr	r3, [sp, #24]
 80134f0:	3301      	adds	r3, #1
 80134f2:	9306      	str	r3, [sp, #24]
 80134f4:	f04f 0801 	mov.w	r8, #1
 80134f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	f47f af6f 	bne.w	80133de <_dtoa_r+0x7de>
 8013500:	2001      	movs	r0, #1
 8013502:	e774      	b.n	80133ee <_dtoa_r+0x7ee>
 8013504:	f04f 0800 	mov.w	r8, #0
 8013508:	e7f6      	b.n	80134f8 <_dtoa_r+0x8f8>
 801350a:	4698      	mov	r8, r3
 801350c:	e7f4      	b.n	80134f8 <_dtoa_r+0x8f8>
 801350e:	d082      	beq.n	8013416 <_dtoa_r+0x816>
 8013510:	9a05      	ldr	r2, [sp, #20]
 8013512:	331c      	adds	r3, #28
 8013514:	441a      	add	r2, r3
 8013516:	9205      	str	r2, [sp, #20]
 8013518:	9a06      	ldr	r2, [sp, #24]
 801351a:	441a      	add	r2, r3
 801351c:	441d      	add	r5, r3
 801351e:	9206      	str	r2, [sp, #24]
 8013520:	e779      	b.n	8013416 <_dtoa_r+0x816>
 8013522:	4603      	mov	r3, r0
 8013524:	e7f4      	b.n	8013510 <_dtoa_r+0x910>
 8013526:	9b04      	ldr	r3, [sp, #16]
 8013528:	2b00      	cmp	r3, #0
 801352a:	dc37      	bgt.n	801359c <_dtoa_r+0x99c>
 801352c:	9b07      	ldr	r3, [sp, #28]
 801352e:	2b02      	cmp	r3, #2
 8013530:	dd34      	ble.n	801359c <_dtoa_r+0x99c>
 8013532:	9b04      	ldr	r3, [sp, #16]
 8013534:	9301      	str	r3, [sp, #4]
 8013536:	9b01      	ldr	r3, [sp, #4]
 8013538:	b963      	cbnz	r3, 8013554 <_dtoa_r+0x954>
 801353a:	4631      	mov	r1, r6
 801353c:	2205      	movs	r2, #5
 801353e:	4620      	mov	r0, r4
 8013540:	f000 fab2 	bl	8013aa8 <__multadd>
 8013544:	4601      	mov	r1, r0
 8013546:	4606      	mov	r6, r0
 8013548:	4650      	mov	r0, sl
 801354a:	f000 fcc7 	bl	8013edc <__mcmp>
 801354e:	2800      	cmp	r0, #0
 8013550:	f73f adbb 	bgt.w	80130ca <_dtoa_r+0x4ca>
 8013554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013556:	9d00      	ldr	r5, [sp, #0]
 8013558:	ea6f 0b03 	mvn.w	fp, r3
 801355c:	f04f 0800 	mov.w	r8, #0
 8013560:	4631      	mov	r1, r6
 8013562:	4620      	mov	r0, r4
 8013564:	f000 fa7e 	bl	8013a64 <_Bfree>
 8013568:	2f00      	cmp	r7, #0
 801356a:	f43f aeab 	beq.w	80132c4 <_dtoa_r+0x6c4>
 801356e:	f1b8 0f00 	cmp.w	r8, #0
 8013572:	d005      	beq.n	8013580 <_dtoa_r+0x980>
 8013574:	45b8      	cmp	r8, r7
 8013576:	d003      	beq.n	8013580 <_dtoa_r+0x980>
 8013578:	4641      	mov	r1, r8
 801357a:	4620      	mov	r0, r4
 801357c:	f000 fa72 	bl	8013a64 <_Bfree>
 8013580:	4639      	mov	r1, r7
 8013582:	4620      	mov	r0, r4
 8013584:	f000 fa6e 	bl	8013a64 <_Bfree>
 8013588:	e69c      	b.n	80132c4 <_dtoa_r+0x6c4>
 801358a:	2600      	movs	r6, #0
 801358c:	4637      	mov	r7, r6
 801358e:	e7e1      	b.n	8013554 <_dtoa_r+0x954>
 8013590:	46bb      	mov	fp, r7
 8013592:	4637      	mov	r7, r6
 8013594:	e599      	b.n	80130ca <_dtoa_r+0x4ca>
 8013596:	bf00      	nop
 8013598:	40240000 	.word	0x40240000
 801359c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801359e:	2b00      	cmp	r3, #0
 80135a0:	f000 80c8 	beq.w	8013734 <_dtoa_r+0xb34>
 80135a4:	9b04      	ldr	r3, [sp, #16]
 80135a6:	9301      	str	r3, [sp, #4]
 80135a8:	2d00      	cmp	r5, #0
 80135aa:	dd05      	ble.n	80135b8 <_dtoa_r+0x9b8>
 80135ac:	4639      	mov	r1, r7
 80135ae:	462a      	mov	r2, r5
 80135b0:	4620      	mov	r0, r4
 80135b2:	f000 fc27 	bl	8013e04 <__lshift>
 80135b6:	4607      	mov	r7, r0
 80135b8:	f1b8 0f00 	cmp.w	r8, #0
 80135bc:	d05b      	beq.n	8013676 <_dtoa_r+0xa76>
 80135be:	6879      	ldr	r1, [r7, #4]
 80135c0:	4620      	mov	r0, r4
 80135c2:	f000 fa0f 	bl	80139e4 <_Balloc>
 80135c6:	4605      	mov	r5, r0
 80135c8:	b928      	cbnz	r0, 80135d6 <_dtoa_r+0x9d6>
 80135ca:	4b83      	ldr	r3, [pc, #524]	; (80137d8 <_dtoa_r+0xbd8>)
 80135cc:	4602      	mov	r2, r0
 80135ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 80135d2:	f7ff bb2e 	b.w	8012c32 <_dtoa_r+0x32>
 80135d6:	693a      	ldr	r2, [r7, #16]
 80135d8:	3202      	adds	r2, #2
 80135da:	0092      	lsls	r2, r2, #2
 80135dc:	f107 010c 	add.w	r1, r7, #12
 80135e0:	300c      	adds	r0, #12
 80135e2:	f7ff fa74 	bl	8012ace <memcpy>
 80135e6:	2201      	movs	r2, #1
 80135e8:	4629      	mov	r1, r5
 80135ea:	4620      	mov	r0, r4
 80135ec:	f000 fc0a 	bl	8013e04 <__lshift>
 80135f0:	9b00      	ldr	r3, [sp, #0]
 80135f2:	3301      	adds	r3, #1
 80135f4:	9304      	str	r3, [sp, #16]
 80135f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80135fa:	4413      	add	r3, r2
 80135fc:	9308      	str	r3, [sp, #32]
 80135fe:	9b02      	ldr	r3, [sp, #8]
 8013600:	f003 0301 	and.w	r3, r3, #1
 8013604:	46b8      	mov	r8, r7
 8013606:	9306      	str	r3, [sp, #24]
 8013608:	4607      	mov	r7, r0
 801360a:	9b04      	ldr	r3, [sp, #16]
 801360c:	4631      	mov	r1, r6
 801360e:	3b01      	subs	r3, #1
 8013610:	4650      	mov	r0, sl
 8013612:	9301      	str	r3, [sp, #4]
 8013614:	f7ff fa69 	bl	8012aea <quorem>
 8013618:	4641      	mov	r1, r8
 801361a:	9002      	str	r0, [sp, #8]
 801361c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8013620:	4650      	mov	r0, sl
 8013622:	f000 fc5b 	bl	8013edc <__mcmp>
 8013626:	463a      	mov	r2, r7
 8013628:	9005      	str	r0, [sp, #20]
 801362a:	4631      	mov	r1, r6
 801362c:	4620      	mov	r0, r4
 801362e:	f000 fc71 	bl	8013f14 <__mdiff>
 8013632:	68c2      	ldr	r2, [r0, #12]
 8013634:	4605      	mov	r5, r0
 8013636:	bb02      	cbnz	r2, 801367a <_dtoa_r+0xa7a>
 8013638:	4601      	mov	r1, r0
 801363a:	4650      	mov	r0, sl
 801363c:	f000 fc4e 	bl	8013edc <__mcmp>
 8013640:	4602      	mov	r2, r0
 8013642:	4629      	mov	r1, r5
 8013644:	4620      	mov	r0, r4
 8013646:	9209      	str	r2, [sp, #36]	; 0x24
 8013648:	f000 fa0c 	bl	8013a64 <_Bfree>
 801364c:	9b07      	ldr	r3, [sp, #28]
 801364e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013650:	9d04      	ldr	r5, [sp, #16]
 8013652:	ea43 0102 	orr.w	r1, r3, r2
 8013656:	9b06      	ldr	r3, [sp, #24]
 8013658:	4319      	orrs	r1, r3
 801365a:	d110      	bne.n	801367e <_dtoa_r+0xa7e>
 801365c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013660:	d029      	beq.n	80136b6 <_dtoa_r+0xab6>
 8013662:	9b05      	ldr	r3, [sp, #20]
 8013664:	2b00      	cmp	r3, #0
 8013666:	dd02      	ble.n	801366e <_dtoa_r+0xa6e>
 8013668:	9b02      	ldr	r3, [sp, #8]
 801366a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 801366e:	9b01      	ldr	r3, [sp, #4]
 8013670:	f883 9000 	strb.w	r9, [r3]
 8013674:	e774      	b.n	8013560 <_dtoa_r+0x960>
 8013676:	4638      	mov	r0, r7
 8013678:	e7ba      	b.n	80135f0 <_dtoa_r+0x9f0>
 801367a:	2201      	movs	r2, #1
 801367c:	e7e1      	b.n	8013642 <_dtoa_r+0xa42>
 801367e:	9b05      	ldr	r3, [sp, #20]
 8013680:	2b00      	cmp	r3, #0
 8013682:	db04      	blt.n	801368e <_dtoa_r+0xa8e>
 8013684:	9907      	ldr	r1, [sp, #28]
 8013686:	430b      	orrs	r3, r1
 8013688:	9906      	ldr	r1, [sp, #24]
 801368a:	430b      	orrs	r3, r1
 801368c:	d120      	bne.n	80136d0 <_dtoa_r+0xad0>
 801368e:	2a00      	cmp	r2, #0
 8013690:	dded      	ble.n	801366e <_dtoa_r+0xa6e>
 8013692:	4651      	mov	r1, sl
 8013694:	2201      	movs	r2, #1
 8013696:	4620      	mov	r0, r4
 8013698:	f000 fbb4 	bl	8013e04 <__lshift>
 801369c:	4631      	mov	r1, r6
 801369e:	4682      	mov	sl, r0
 80136a0:	f000 fc1c 	bl	8013edc <__mcmp>
 80136a4:	2800      	cmp	r0, #0
 80136a6:	dc03      	bgt.n	80136b0 <_dtoa_r+0xab0>
 80136a8:	d1e1      	bne.n	801366e <_dtoa_r+0xa6e>
 80136aa:	f019 0f01 	tst.w	r9, #1
 80136ae:	d0de      	beq.n	801366e <_dtoa_r+0xa6e>
 80136b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80136b4:	d1d8      	bne.n	8013668 <_dtoa_r+0xa68>
 80136b6:	9a01      	ldr	r2, [sp, #4]
 80136b8:	2339      	movs	r3, #57	; 0x39
 80136ba:	7013      	strb	r3, [r2, #0]
 80136bc:	462b      	mov	r3, r5
 80136be:	461d      	mov	r5, r3
 80136c0:	3b01      	subs	r3, #1
 80136c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80136c6:	2a39      	cmp	r2, #57	; 0x39
 80136c8:	d06c      	beq.n	80137a4 <_dtoa_r+0xba4>
 80136ca:	3201      	adds	r2, #1
 80136cc:	701a      	strb	r2, [r3, #0]
 80136ce:	e747      	b.n	8013560 <_dtoa_r+0x960>
 80136d0:	2a00      	cmp	r2, #0
 80136d2:	dd07      	ble.n	80136e4 <_dtoa_r+0xae4>
 80136d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80136d8:	d0ed      	beq.n	80136b6 <_dtoa_r+0xab6>
 80136da:	9a01      	ldr	r2, [sp, #4]
 80136dc:	f109 0301 	add.w	r3, r9, #1
 80136e0:	7013      	strb	r3, [r2, #0]
 80136e2:	e73d      	b.n	8013560 <_dtoa_r+0x960>
 80136e4:	9b04      	ldr	r3, [sp, #16]
 80136e6:	9a08      	ldr	r2, [sp, #32]
 80136e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80136ec:	4293      	cmp	r3, r2
 80136ee:	d043      	beq.n	8013778 <_dtoa_r+0xb78>
 80136f0:	4651      	mov	r1, sl
 80136f2:	2300      	movs	r3, #0
 80136f4:	220a      	movs	r2, #10
 80136f6:	4620      	mov	r0, r4
 80136f8:	f000 f9d6 	bl	8013aa8 <__multadd>
 80136fc:	45b8      	cmp	r8, r7
 80136fe:	4682      	mov	sl, r0
 8013700:	f04f 0300 	mov.w	r3, #0
 8013704:	f04f 020a 	mov.w	r2, #10
 8013708:	4641      	mov	r1, r8
 801370a:	4620      	mov	r0, r4
 801370c:	d107      	bne.n	801371e <_dtoa_r+0xb1e>
 801370e:	f000 f9cb 	bl	8013aa8 <__multadd>
 8013712:	4680      	mov	r8, r0
 8013714:	4607      	mov	r7, r0
 8013716:	9b04      	ldr	r3, [sp, #16]
 8013718:	3301      	adds	r3, #1
 801371a:	9304      	str	r3, [sp, #16]
 801371c:	e775      	b.n	801360a <_dtoa_r+0xa0a>
 801371e:	f000 f9c3 	bl	8013aa8 <__multadd>
 8013722:	4639      	mov	r1, r7
 8013724:	4680      	mov	r8, r0
 8013726:	2300      	movs	r3, #0
 8013728:	220a      	movs	r2, #10
 801372a:	4620      	mov	r0, r4
 801372c:	f000 f9bc 	bl	8013aa8 <__multadd>
 8013730:	4607      	mov	r7, r0
 8013732:	e7f0      	b.n	8013716 <_dtoa_r+0xb16>
 8013734:	9b04      	ldr	r3, [sp, #16]
 8013736:	9301      	str	r3, [sp, #4]
 8013738:	9d00      	ldr	r5, [sp, #0]
 801373a:	4631      	mov	r1, r6
 801373c:	4650      	mov	r0, sl
 801373e:	f7ff f9d4 	bl	8012aea <quorem>
 8013742:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8013746:	9b00      	ldr	r3, [sp, #0]
 8013748:	f805 9b01 	strb.w	r9, [r5], #1
 801374c:	1aea      	subs	r2, r5, r3
 801374e:	9b01      	ldr	r3, [sp, #4]
 8013750:	4293      	cmp	r3, r2
 8013752:	dd07      	ble.n	8013764 <_dtoa_r+0xb64>
 8013754:	4651      	mov	r1, sl
 8013756:	2300      	movs	r3, #0
 8013758:	220a      	movs	r2, #10
 801375a:	4620      	mov	r0, r4
 801375c:	f000 f9a4 	bl	8013aa8 <__multadd>
 8013760:	4682      	mov	sl, r0
 8013762:	e7ea      	b.n	801373a <_dtoa_r+0xb3a>
 8013764:	9b01      	ldr	r3, [sp, #4]
 8013766:	2b00      	cmp	r3, #0
 8013768:	bfc8      	it	gt
 801376a:	461d      	movgt	r5, r3
 801376c:	9b00      	ldr	r3, [sp, #0]
 801376e:	bfd8      	it	le
 8013770:	2501      	movle	r5, #1
 8013772:	441d      	add	r5, r3
 8013774:	f04f 0800 	mov.w	r8, #0
 8013778:	4651      	mov	r1, sl
 801377a:	2201      	movs	r2, #1
 801377c:	4620      	mov	r0, r4
 801377e:	f000 fb41 	bl	8013e04 <__lshift>
 8013782:	4631      	mov	r1, r6
 8013784:	4682      	mov	sl, r0
 8013786:	f000 fba9 	bl	8013edc <__mcmp>
 801378a:	2800      	cmp	r0, #0
 801378c:	dc96      	bgt.n	80136bc <_dtoa_r+0xabc>
 801378e:	d102      	bne.n	8013796 <_dtoa_r+0xb96>
 8013790:	f019 0f01 	tst.w	r9, #1
 8013794:	d192      	bne.n	80136bc <_dtoa_r+0xabc>
 8013796:	462b      	mov	r3, r5
 8013798:	461d      	mov	r5, r3
 801379a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801379e:	2a30      	cmp	r2, #48	; 0x30
 80137a0:	d0fa      	beq.n	8013798 <_dtoa_r+0xb98>
 80137a2:	e6dd      	b.n	8013560 <_dtoa_r+0x960>
 80137a4:	9a00      	ldr	r2, [sp, #0]
 80137a6:	429a      	cmp	r2, r3
 80137a8:	d189      	bne.n	80136be <_dtoa_r+0xabe>
 80137aa:	f10b 0b01 	add.w	fp, fp, #1
 80137ae:	2331      	movs	r3, #49	; 0x31
 80137b0:	e796      	b.n	80136e0 <_dtoa_r+0xae0>
 80137b2:	4b0a      	ldr	r3, [pc, #40]	; (80137dc <_dtoa_r+0xbdc>)
 80137b4:	f7ff ba99 	b.w	8012cea <_dtoa_r+0xea>
 80137b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	f47f aa6d 	bne.w	8012c9a <_dtoa_r+0x9a>
 80137c0:	4b07      	ldr	r3, [pc, #28]	; (80137e0 <_dtoa_r+0xbe0>)
 80137c2:	f7ff ba92 	b.w	8012cea <_dtoa_r+0xea>
 80137c6:	9b01      	ldr	r3, [sp, #4]
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	dcb5      	bgt.n	8013738 <_dtoa_r+0xb38>
 80137cc:	9b07      	ldr	r3, [sp, #28]
 80137ce:	2b02      	cmp	r3, #2
 80137d0:	f73f aeb1 	bgt.w	8013536 <_dtoa_r+0x936>
 80137d4:	e7b0      	b.n	8013738 <_dtoa_r+0xb38>
 80137d6:	bf00      	nop
 80137d8:	08015448 	.word	0x08015448
 80137dc:	080153a8 	.word	0x080153a8
 80137e0:	080153cc 	.word	0x080153cc

080137e4 <_free_r>:
 80137e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80137e6:	2900      	cmp	r1, #0
 80137e8:	d044      	beq.n	8013874 <_free_r+0x90>
 80137ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80137ee:	9001      	str	r0, [sp, #4]
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	f1a1 0404 	sub.w	r4, r1, #4
 80137f6:	bfb8      	it	lt
 80137f8:	18e4      	addlt	r4, r4, r3
 80137fa:	f000 f8e7 	bl	80139cc <__malloc_lock>
 80137fe:	4a1e      	ldr	r2, [pc, #120]	; (8013878 <_free_r+0x94>)
 8013800:	9801      	ldr	r0, [sp, #4]
 8013802:	6813      	ldr	r3, [r2, #0]
 8013804:	b933      	cbnz	r3, 8013814 <_free_r+0x30>
 8013806:	6063      	str	r3, [r4, #4]
 8013808:	6014      	str	r4, [r2, #0]
 801380a:	b003      	add	sp, #12
 801380c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013810:	f000 b8e2 	b.w	80139d8 <__malloc_unlock>
 8013814:	42a3      	cmp	r3, r4
 8013816:	d908      	bls.n	801382a <_free_r+0x46>
 8013818:	6825      	ldr	r5, [r4, #0]
 801381a:	1961      	adds	r1, r4, r5
 801381c:	428b      	cmp	r3, r1
 801381e:	bf01      	itttt	eq
 8013820:	6819      	ldreq	r1, [r3, #0]
 8013822:	685b      	ldreq	r3, [r3, #4]
 8013824:	1949      	addeq	r1, r1, r5
 8013826:	6021      	streq	r1, [r4, #0]
 8013828:	e7ed      	b.n	8013806 <_free_r+0x22>
 801382a:	461a      	mov	r2, r3
 801382c:	685b      	ldr	r3, [r3, #4]
 801382e:	b10b      	cbz	r3, 8013834 <_free_r+0x50>
 8013830:	42a3      	cmp	r3, r4
 8013832:	d9fa      	bls.n	801382a <_free_r+0x46>
 8013834:	6811      	ldr	r1, [r2, #0]
 8013836:	1855      	adds	r5, r2, r1
 8013838:	42a5      	cmp	r5, r4
 801383a:	d10b      	bne.n	8013854 <_free_r+0x70>
 801383c:	6824      	ldr	r4, [r4, #0]
 801383e:	4421      	add	r1, r4
 8013840:	1854      	adds	r4, r2, r1
 8013842:	42a3      	cmp	r3, r4
 8013844:	6011      	str	r1, [r2, #0]
 8013846:	d1e0      	bne.n	801380a <_free_r+0x26>
 8013848:	681c      	ldr	r4, [r3, #0]
 801384a:	685b      	ldr	r3, [r3, #4]
 801384c:	6053      	str	r3, [r2, #4]
 801384e:	440c      	add	r4, r1
 8013850:	6014      	str	r4, [r2, #0]
 8013852:	e7da      	b.n	801380a <_free_r+0x26>
 8013854:	d902      	bls.n	801385c <_free_r+0x78>
 8013856:	230c      	movs	r3, #12
 8013858:	6003      	str	r3, [r0, #0]
 801385a:	e7d6      	b.n	801380a <_free_r+0x26>
 801385c:	6825      	ldr	r5, [r4, #0]
 801385e:	1961      	adds	r1, r4, r5
 8013860:	428b      	cmp	r3, r1
 8013862:	bf04      	itt	eq
 8013864:	6819      	ldreq	r1, [r3, #0]
 8013866:	685b      	ldreq	r3, [r3, #4]
 8013868:	6063      	str	r3, [r4, #4]
 801386a:	bf04      	itt	eq
 801386c:	1949      	addeq	r1, r1, r5
 801386e:	6021      	streq	r1, [r4, #0]
 8013870:	6054      	str	r4, [r2, #4]
 8013872:	e7ca      	b.n	801380a <_free_r+0x26>
 8013874:	b003      	add	sp, #12
 8013876:	bd30      	pop	{r4, r5, pc}
 8013878:	2000cd54 	.word	0x2000cd54

0801387c <malloc>:
 801387c:	4b02      	ldr	r3, [pc, #8]	; (8013888 <malloc+0xc>)
 801387e:	4601      	mov	r1, r0
 8013880:	6818      	ldr	r0, [r3, #0]
 8013882:	f000 b823 	b.w	80138cc <_malloc_r>
 8013886:	bf00      	nop
 8013888:	20000088 	.word	0x20000088

0801388c <sbrk_aligned>:
 801388c:	b570      	push	{r4, r5, r6, lr}
 801388e:	4e0e      	ldr	r6, [pc, #56]	; (80138c8 <sbrk_aligned+0x3c>)
 8013890:	460c      	mov	r4, r1
 8013892:	6831      	ldr	r1, [r6, #0]
 8013894:	4605      	mov	r5, r0
 8013896:	b911      	cbnz	r1, 801389e <sbrk_aligned+0x12>
 8013898:	f001 f810 	bl	80148bc <_sbrk_r>
 801389c:	6030      	str	r0, [r6, #0]
 801389e:	4621      	mov	r1, r4
 80138a0:	4628      	mov	r0, r5
 80138a2:	f001 f80b 	bl	80148bc <_sbrk_r>
 80138a6:	1c43      	adds	r3, r0, #1
 80138a8:	d00a      	beq.n	80138c0 <sbrk_aligned+0x34>
 80138aa:	1cc4      	adds	r4, r0, #3
 80138ac:	f024 0403 	bic.w	r4, r4, #3
 80138b0:	42a0      	cmp	r0, r4
 80138b2:	d007      	beq.n	80138c4 <sbrk_aligned+0x38>
 80138b4:	1a21      	subs	r1, r4, r0
 80138b6:	4628      	mov	r0, r5
 80138b8:	f001 f800 	bl	80148bc <_sbrk_r>
 80138bc:	3001      	adds	r0, #1
 80138be:	d101      	bne.n	80138c4 <sbrk_aligned+0x38>
 80138c0:	f04f 34ff 	mov.w	r4, #4294967295
 80138c4:	4620      	mov	r0, r4
 80138c6:	bd70      	pop	{r4, r5, r6, pc}
 80138c8:	2000cd58 	.word	0x2000cd58

080138cc <_malloc_r>:
 80138cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138d0:	1ccd      	adds	r5, r1, #3
 80138d2:	f025 0503 	bic.w	r5, r5, #3
 80138d6:	3508      	adds	r5, #8
 80138d8:	2d0c      	cmp	r5, #12
 80138da:	bf38      	it	cc
 80138dc:	250c      	movcc	r5, #12
 80138de:	2d00      	cmp	r5, #0
 80138e0:	4607      	mov	r7, r0
 80138e2:	db01      	blt.n	80138e8 <_malloc_r+0x1c>
 80138e4:	42a9      	cmp	r1, r5
 80138e6:	d905      	bls.n	80138f4 <_malloc_r+0x28>
 80138e8:	230c      	movs	r3, #12
 80138ea:	603b      	str	r3, [r7, #0]
 80138ec:	2600      	movs	r6, #0
 80138ee:	4630      	mov	r0, r6
 80138f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80138f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80139c8 <_malloc_r+0xfc>
 80138f8:	f000 f868 	bl	80139cc <__malloc_lock>
 80138fc:	f8d8 3000 	ldr.w	r3, [r8]
 8013900:	461c      	mov	r4, r3
 8013902:	bb5c      	cbnz	r4, 801395c <_malloc_r+0x90>
 8013904:	4629      	mov	r1, r5
 8013906:	4638      	mov	r0, r7
 8013908:	f7ff ffc0 	bl	801388c <sbrk_aligned>
 801390c:	1c43      	adds	r3, r0, #1
 801390e:	4604      	mov	r4, r0
 8013910:	d155      	bne.n	80139be <_malloc_r+0xf2>
 8013912:	f8d8 4000 	ldr.w	r4, [r8]
 8013916:	4626      	mov	r6, r4
 8013918:	2e00      	cmp	r6, #0
 801391a:	d145      	bne.n	80139a8 <_malloc_r+0xdc>
 801391c:	2c00      	cmp	r4, #0
 801391e:	d048      	beq.n	80139b2 <_malloc_r+0xe6>
 8013920:	6823      	ldr	r3, [r4, #0]
 8013922:	4631      	mov	r1, r6
 8013924:	4638      	mov	r0, r7
 8013926:	eb04 0903 	add.w	r9, r4, r3
 801392a:	f000 ffc7 	bl	80148bc <_sbrk_r>
 801392e:	4581      	cmp	r9, r0
 8013930:	d13f      	bne.n	80139b2 <_malloc_r+0xe6>
 8013932:	6821      	ldr	r1, [r4, #0]
 8013934:	1a6d      	subs	r5, r5, r1
 8013936:	4629      	mov	r1, r5
 8013938:	4638      	mov	r0, r7
 801393a:	f7ff ffa7 	bl	801388c <sbrk_aligned>
 801393e:	3001      	adds	r0, #1
 8013940:	d037      	beq.n	80139b2 <_malloc_r+0xe6>
 8013942:	6823      	ldr	r3, [r4, #0]
 8013944:	442b      	add	r3, r5
 8013946:	6023      	str	r3, [r4, #0]
 8013948:	f8d8 3000 	ldr.w	r3, [r8]
 801394c:	2b00      	cmp	r3, #0
 801394e:	d038      	beq.n	80139c2 <_malloc_r+0xf6>
 8013950:	685a      	ldr	r2, [r3, #4]
 8013952:	42a2      	cmp	r2, r4
 8013954:	d12b      	bne.n	80139ae <_malloc_r+0xe2>
 8013956:	2200      	movs	r2, #0
 8013958:	605a      	str	r2, [r3, #4]
 801395a:	e00f      	b.n	801397c <_malloc_r+0xb0>
 801395c:	6822      	ldr	r2, [r4, #0]
 801395e:	1b52      	subs	r2, r2, r5
 8013960:	d41f      	bmi.n	80139a2 <_malloc_r+0xd6>
 8013962:	2a0b      	cmp	r2, #11
 8013964:	d917      	bls.n	8013996 <_malloc_r+0xca>
 8013966:	1961      	adds	r1, r4, r5
 8013968:	42a3      	cmp	r3, r4
 801396a:	6025      	str	r5, [r4, #0]
 801396c:	bf18      	it	ne
 801396e:	6059      	strne	r1, [r3, #4]
 8013970:	6863      	ldr	r3, [r4, #4]
 8013972:	bf08      	it	eq
 8013974:	f8c8 1000 	streq.w	r1, [r8]
 8013978:	5162      	str	r2, [r4, r5]
 801397a:	604b      	str	r3, [r1, #4]
 801397c:	4638      	mov	r0, r7
 801397e:	f104 060b 	add.w	r6, r4, #11
 8013982:	f000 f829 	bl	80139d8 <__malloc_unlock>
 8013986:	f026 0607 	bic.w	r6, r6, #7
 801398a:	1d23      	adds	r3, r4, #4
 801398c:	1af2      	subs	r2, r6, r3
 801398e:	d0ae      	beq.n	80138ee <_malloc_r+0x22>
 8013990:	1b9b      	subs	r3, r3, r6
 8013992:	50a3      	str	r3, [r4, r2]
 8013994:	e7ab      	b.n	80138ee <_malloc_r+0x22>
 8013996:	42a3      	cmp	r3, r4
 8013998:	6862      	ldr	r2, [r4, #4]
 801399a:	d1dd      	bne.n	8013958 <_malloc_r+0x8c>
 801399c:	f8c8 2000 	str.w	r2, [r8]
 80139a0:	e7ec      	b.n	801397c <_malloc_r+0xb0>
 80139a2:	4623      	mov	r3, r4
 80139a4:	6864      	ldr	r4, [r4, #4]
 80139a6:	e7ac      	b.n	8013902 <_malloc_r+0x36>
 80139a8:	4634      	mov	r4, r6
 80139aa:	6876      	ldr	r6, [r6, #4]
 80139ac:	e7b4      	b.n	8013918 <_malloc_r+0x4c>
 80139ae:	4613      	mov	r3, r2
 80139b0:	e7cc      	b.n	801394c <_malloc_r+0x80>
 80139b2:	230c      	movs	r3, #12
 80139b4:	603b      	str	r3, [r7, #0]
 80139b6:	4638      	mov	r0, r7
 80139b8:	f000 f80e 	bl	80139d8 <__malloc_unlock>
 80139bc:	e797      	b.n	80138ee <_malloc_r+0x22>
 80139be:	6025      	str	r5, [r4, #0]
 80139c0:	e7dc      	b.n	801397c <_malloc_r+0xb0>
 80139c2:	605b      	str	r3, [r3, #4]
 80139c4:	deff      	udf	#255	; 0xff
 80139c6:	bf00      	nop
 80139c8:	2000cd54 	.word	0x2000cd54

080139cc <__malloc_lock>:
 80139cc:	4801      	ldr	r0, [pc, #4]	; (80139d4 <__malloc_lock+0x8>)
 80139ce:	f7ff b87c 	b.w	8012aca <__retarget_lock_acquire_recursive>
 80139d2:	bf00      	nop
 80139d4:	2000cd50 	.word	0x2000cd50

080139d8 <__malloc_unlock>:
 80139d8:	4801      	ldr	r0, [pc, #4]	; (80139e0 <__malloc_unlock+0x8>)
 80139da:	f7ff b877 	b.w	8012acc <__retarget_lock_release_recursive>
 80139de:	bf00      	nop
 80139e0:	2000cd50 	.word	0x2000cd50

080139e4 <_Balloc>:
 80139e4:	b570      	push	{r4, r5, r6, lr}
 80139e6:	69c6      	ldr	r6, [r0, #28]
 80139e8:	4604      	mov	r4, r0
 80139ea:	460d      	mov	r5, r1
 80139ec:	b976      	cbnz	r6, 8013a0c <_Balloc+0x28>
 80139ee:	2010      	movs	r0, #16
 80139f0:	f7ff ff44 	bl	801387c <malloc>
 80139f4:	4602      	mov	r2, r0
 80139f6:	61e0      	str	r0, [r4, #28]
 80139f8:	b920      	cbnz	r0, 8013a04 <_Balloc+0x20>
 80139fa:	4b18      	ldr	r3, [pc, #96]	; (8013a5c <_Balloc+0x78>)
 80139fc:	4818      	ldr	r0, [pc, #96]	; (8013a60 <_Balloc+0x7c>)
 80139fe:	216b      	movs	r1, #107	; 0x6b
 8013a00:	f000 ff6c 	bl	80148dc <__assert_func>
 8013a04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013a08:	6006      	str	r6, [r0, #0]
 8013a0a:	60c6      	str	r6, [r0, #12]
 8013a0c:	69e6      	ldr	r6, [r4, #28]
 8013a0e:	68f3      	ldr	r3, [r6, #12]
 8013a10:	b183      	cbz	r3, 8013a34 <_Balloc+0x50>
 8013a12:	69e3      	ldr	r3, [r4, #28]
 8013a14:	68db      	ldr	r3, [r3, #12]
 8013a16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013a1a:	b9b8      	cbnz	r0, 8013a4c <_Balloc+0x68>
 8013a1c:	2101      	movs	r1, #1
 8013a1e:	fa01 f605 	lsl.w	r6, r1, r5
 8013a22:	1d72      	adds	r2, r6, #5
 8013a24:	0092      	lsls	r2, r2, #2
 8013a26:	4620      	mov	r0, r4
 8013a28:	f000 ff76 	bl	8014918 <_calloc_r>
 8013a2c:	b160      	cbz	r0, 8013a48 <_Balloc+0x64>
 8013a2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013a32:	e00e      	b.n	8013a52 <_Balloc+0x6e>
 8013a34:	2221      	movs	r2, #33	; 0x21
 8013a36:	2104      	movs	r1, #4
 8013a38:	4620      	mov	r0, r4
 8013a3a:	f000 ff6d 	bl	8014918 <_calloc_r>
 8013a3e:	69e3      	ldr	r3, [r4, #28]
 8013a40:	60f0      	str	r0, [r6, #12]
 8013a42:	68db      	ldr	r3, [r3, #12]
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d1e4      	bne.n	8013a12 <_Balloc+0x2e>
 8013a48:	2000      	movs	r0, #0
 8013a4a:	bd70      	pop	{r4, r5, r6, pc}
 8013a4c:	6802      	ldr	r2, [r0, #0]
 8013a4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013a52:	2300      	movs	r3, #0
 8013a54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013a58:	e7f7      	b.n	8013a4a <_Balloc+0x66>
 8013a5a:	bf00      	nop
 8013a5c:	080153d9 	.word	0x080153d9
 8013a60:	08015459 	.word	0x08015459

08013a64 <_Bfree>:
 8013a64:	b570      	push	{r4, r5, r6, lr}
 8013a66:	69c6      	ldr	r6, [r0, #28]
 8013a68:	4605      	mov	r5, r0
 8013a6a:	460c      	mov	r4, r1
 8013a6c:	b976      	cbnz	r6, 8013a8c <_Bfree+0x28>
 8013a6e:	2010      	movs	r0, #16
 8013a70:	f7ff ff04 	bl	801387c <malloc>
 8013a74:	4602      	mov	r2, r0
 8013a76:	61e8      	str	r0, [r5, #28]
 8013a78:	b920      	cbnz	r0, 8013a84 <_Bfree+0x20>
 8013a7a:	4b09      	ldr	r3, [pc, #36]	; (8013aa0 <_Bfree+0x3c>)
 8013a7c:	4809      	ldr	r0, [pc, #36]	; (8013aa4 <_Bfree+0x40>)
 8013a7e:	218f      	movs	r1, #143	; 0x8f
 8013a80:	f000 ff2c 	bl	80148dc <__assert_func>
 8013a84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013a88:	6006      	str	r6, [r0, #0]
 8013a8a:	60c6      	str	r6, [r0, #12]
 8013a8c:	b13c      	cbz	r4, 8013a9e <_Bfree+0x3a>
 8013a8e:	69eb      	ldr	r3, [r5, #28]
 8013a90:	6862      	ldr	r2, [r4, #4]
 8013a92:	68db      	ldr	r3, [r3, #12]
 8013a94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013a98:	6021      	str	r1, [r4, #0]
 8013a9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013a9e:	bd70      	pop	{r4, r5, r6, pc}
 8013aa0:	080153d9 	.word	0x080153d9
 8013aa4:	08015459 	.word	0x08015459

08013aa8 <__multadd>:
 8013aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013aac:	690d      	ldr	r5, [r1, #16]
 8013aae:	4607      	mov	r7, r0
 8013ab0:	460c      	mov	r4, r1
 8013ab2:	461e      	mov	r6, r3
 8013ab4:	f101 0c14 	add.w	ip, r1, #20
 8013ab8:	2000      	movs	r0, #0
 8013aba:	f8dc 3000 	ldr.w	r3, [ip]
 8013abe:	b299      	uxth	r1, r3
 8013ac0:	fb02 6101 	mla	r1, r2, r1, r6
 8013ac4:	0c1e      	lsrs	r6, r3, #16
 8013ac6:	0c0b      	lsrs	r3, r1, #16
 8013ac8:	fb02 3306 	mla	r3, r2, r6, r3
 8013acc:	b289      	uxth	r1, r1
 8013ace:	3001      	adds	r0, #1
 8013ad0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013ad4:	4285      	cmp	r5, r0
 8013ad6:	f84c 1b04 	str.w	r1, [ip], #4
 8013ada:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013ade:	dcec      	bgt.n	8013aba <__multadd+0x12>
 8013ae0:	b30e      	cbz	r6, 8013b26 <__multadd+0x7e>
 8013ae2:	68a3      	ldr	r3, [r4, #8]
 8013ae4:	42ab      	cmp	r3, r5
 8013ae6:	dc19      	bgt.n	8013b1c <__multadd+0x74>
 8013ae8:	6861      	ldr	r1, [r4, #4]
 8013aea:	4638      	mov	r0, r7
 8013aec:	3101      	adds	r1, #1
 8013aee:	f7ff ff79 	bl	80139e4 <_Balloc>
 8013af2:	4680      	mov	r8, r0
 8013af4:	b928      	cbnz	r0, 8013b02 <__multadd+0x5a>
 8013af6:	4602      	mov	r2, r0
 8013af8:	4b0c      	ldr	r3, [pc, #48]	; (8013b2c <__multadd+0x84>)
 8013afa:	480d      	ldr	r0, [pc, #52]	; (8013b30 <__multadd+0x88>)
 8013afc:	21ba      	movs	r1, #186	; 0xba
 8013afe:	f000 feed 	bl	80148dc <__assert_func>
 8013b02:	6922      	ldr	r2, [r4, #16]
 8013b04:	3202      	adds	r2, #2
 8013b06:	f104 010c 	add.w	r1, r4, #12
 8013b0a:	0092      	lsls	r2, r2, #2
 8013b0c:	300c      	adds	r0, #12
 8013b0e:	f7fe ffde 	bl	8012ace <memcpy>
 8013b12:	4621      	mov	r1, r4
 8013b14:	4638      	mov	r0, r7
 8013b16:	f7ff ffa5 	bl	8013a64 <_Bfree>
 8013b1a:	4644      	mov	r4, r8
 8013b1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013b20:	3501      	adds	r5, #1
 8013b22:	615e      	str	r6, [r3, #20]
 8013b24:	6125      	str	r5, [r4, #16]
 8013b26:	4620      	mov	r0, r4
 8013b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b2c:	08015448 	.word	0x08015448
 8013b30:	08015459 	.word	0x08015459

08013b34 <__hi0bits>:
 8013b34:	0c03      	lsrs	r3, r0, #16
 8013b36:	041b      	lsls	r3, r3, #16
 8013b38:	b9d3      	cbnz	r3, 8013b70 <__hi0bits+0x3c>
 8013b3a:	0400      	lsls	r0, r0, #16
 8013b3c:	2310      	movs	r3, #16
 8013b3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013b42:	bf04      	itt	eq
 8013b44:	0200      	lsleq	r0, r0, #8
 8013b46:	3308      	addeq	r3, #8
 8013b48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013b4c:	bf04      	itt	eq
 8013b4e:	0100      	lsleq	r0, r0, #4
 8013b50:	3304      	addeq	r3, #4
 8013b52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013b56:	bf04      	itt	eq
 8013b58:	0080      	lsleq	r0, r0, #2
 8013b5a:	3302      	addeq	r3, #2
 8013b5c:	2800      	cmp	r0, #0
 8013b5e:	db05      	blt.n	8013b6c <__hi0bits+0x38>
 8013b60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013b64:	f103 0301 	add.w	r3, r3, #1
 8013b68:	bf08      	it	eq
 8013b6a:	2320      	moveq	r3, #32
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	4770      	bx	lr
 8013b70:	2300      	movs	r3, #0
 8013b72:	e7e4      	b.n	8013b3e <__hi0bits+0xa>

08013b74 <__lo0bits>:
 8013b74:	6803      	ldr	r3, [r0, #0]
 8013b76:	f013 0207 	ands.w	r2, r3, #7
 8013b7a:	d00c      	beq.n	8013b96 <__lo0bits+0x22>
 8013b7c:	07d9      	lsls	r1, r3, #31
 8013b7e:	d422      	bmi.n	8013bc6 <__lo0bits+0x52>
 8013b80:	079a      	lsls	r2, r3, #30
 8013b82:	bf49      	itett	mi
 8013b84:	085b      	lsrmi	r3, r3, #1
 8013b86:	089b      	lsrpl	r3, r3, #2
 8013b88:	6003      	strmi	r3, [r0, #0]
 8013b8a:	2201      	movmi	r2, #1
 8013b8c:	bf5c      	itt	pl
 8013b8e:	6003      	strpl	r3, [r0, #0]
 8013b90:	2202      	movpl	r2, #2
 8013b92:	4610      	mov	r0, r2
 8013b94:	4770      	bx	lr
 8013b96:	b299      	uxth	r1, r3
 8013b98:	b909      	cbnz	r1, 8013b9e <__lo0bits+0x2a>
 8013b9a:	0c1b      	lsrs	r3, r3, #16
 8013b9c:	2210      	movs	r2, #16
 8013b9e:	b2d9      	uxtb	r1, r3
 8013ba0:	b909      	cbnz	r1, 8013ba6 <__lo0bits+0x32>
 8013ba2:	3208      	adds	r2, #8
 8013ba4:	0a1b      	lsrs	r3, r3, #8
 8013ba6:	0719      	lsls	r1, r3, #28
 8013ba8:	bf04      	itt	eq
 8013baa:	091b      	lsreq	r3, r3, #4
 8013bac:	3204      	addeq	r2, #4
 8013bae:	0799      	lsls	r1, r3, #30
 8013bb0:	bf04      	itt	eq
 8013bb2:	089b      	lsreq	r3, r3, #2
 8013bb4:	3202      	addeq	r2, #2
 8013bb6:	07d9      	lsls	r1, r3, #31
 8013bb8:	d403      	bmi.n	8013bc2 <__lo0bits+0x4e>
 8013bba:	085b      	lsrs	r3, r3, #1
 8013bbc:	f102 0201 	add.w	r2, r2, #1
 8013bc0:	d003      	beq.n	8013bca <__lo0bits+0x56>
 8013bc2:	6003      	str	r3, [r0, #0]
 8013bc4:	e7e5      	b.n	8013b92 <__lo0bits+0x1e>
 8013bc6:	2200      	movs	r2, #0
 8013bc8:	e7e3      	b.n	8013b92 <__lo0bits+0x1e>
 8013bca:	2220      	movs	r2, #32
 8013bcc:	e7e1      	b.n	8013b92 <__lo0bits+0x1e>
	...

08013bd0 <__i2b>:
 8013bd0:	b510      	push	{r4, lr}
 8013bd2:	460c      	mov	r4, r1
 8013bd4:	2101      	movs	r1, #1
 8013bd6:	f7ff ff05 	bl	80139e4 <_Balloc>
 8013bda:	4602      	mov	r2, r0
 8013bdc:	b928      	cbnz	r0, 8013bea <__i2b+0x1a>
 8013bde:	4b05      	ldr	r3, [pc, #20]	; (8013bf4 <__i2b+0x24>)
 8013be0:	4805      	ldr	r0, [pc, #20]	; (8013bf8 <__i2b+0x28>)
 8013be2:	f240 1145 	movw	r1, #325	; 0x145
 8013be6:	f000 fe79 	bl	80148dc <__assert_func>
 8013bea:	2301      	movs	r3, #1
 8013bec:	6144      	str	r4, [r0, #20]
 8013bee:	6103      	str	r3, [r0, #16]
 8013bf0:	bd10      	pop	{r4, pc}
 8013bf2:	bf00      	nop
 8013bf4:	08015448 	.word	0x08015448
 8013bf8:	08015459 	.word	0x08015459

08013bfc <__multiply>:
 8013bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c00:	4691      	mov	r9, r2
 8013c02:	690a      	ldr	r2, [r1, #16]
 8013c04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013c08:	429a      	cmp	r2, r3
 8013c0a:	bfb8      	it	lt
 8013c0c:	460b      	movlt	r3, r1
 8013c0e:	460c      	mov	r4, r1
 8013c10:	bfbc      	itt	lt
 8013c12:	464c      	movlt	r4, r9
 8013c14:	4699      	movlt	r9, r3
 8013c16:	6927      	ldr	r7, [r4, #16]
 8013c18:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013c1c:	68a3      	ldr	r3, [r4, #8]
 8013c1e:	6861      	ldr	r1, [r4, #4]
 8013c20:	eb07 060a 	add.w	r6, r7, sl
 8013c24:	42b3      	cmp	r3, r6
 8013c26:	b085      	sub	sp, #20
 8013c28:	bfb8      	it	lt
 8013c2a:	3101      	addlt	r1, #1
 8013c2c:	f7ff feda 	bl	80139e4 <_Balloc>
 8013c30:	b930      	cbnz	r0, 8013c40 <__multiply+0x44>
 8013c32:	4602      	mov	r2, r0
 8013c34:	4b44      	ldr	r3, [pc, #272]	; (8013d48 <__multiply+0x14c>)
 8013c36:	4845      	ldr	r0, [pc, #276]	; (8013d4c <__multiply+0x150>)
 8013c38:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8013c3c:	f000 fe4e 	bl	80148dc <__assert_func>
 8013c40:	f100 0514 	add.w	r5, r0, #20
 8013c44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013c48:	462b      	mov	r3, r5
 8013c4a:	2200      	movs	r2, #0
 8013c4c:	4543      	cmp	r3, r8
 8013c4e:	d321      	bcc.n	8013c94 <__multiply+0x98>
 8013c50:	f104 0314 	add.w	r3, r4, #20
 8013c54:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013c58:	f109 0314 	add.w	r3, r9, #20
 8013c5c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013c60:	9202      	str	r2, [sp, #8]
 8013c62:	1b3a      	subs	r2, r7, r4
 8013c64:	3a15      	subs	r2, #21
 8013c66:	f022 0203 	bic.w	r2, r2, #3
 8013c6a:	3204      	adds	r2, #4
 8013c6c:	f104 0115 	add.w	r1, r4, #21
 8013c70:	428f      	cmp	r7, r1
 8013c72:	bf38      	it	cc
 8013c74:	2204      	movcc	r2, #4
 8013c76:	9201      	str	r2, [sp, #4]
 8013c78:	9a02      	ldr	r2, [sp, #8]
 8013c7a:	9303      	str	r3, [sp, #12]
 8013c7c:	429a      	cmp	r2, r3
 8013c7e:	d80c      	bhi.n	8013c9a <__multiply+0x9e>
 8013c80:	2e00      	cmp	r6, #0
 8013c82:	dd03      	ble.n	8013c8c <__multiply+0x90>
 8013c84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d05b      	beq.n	8013d44 <__multiply+0x148>
 8013c8c:	6106      	str	r6, [r0, #16]
 8013c8e:	b005      	add	sp, #20
 8013c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c94:	f843 2b04 	str.w	r2, [r3], #4
 8013c98:	e7d8      	b.n	8013c4c <__multiply+0x50>
 8013c9a:	f8b3 a000 	ldrh.w	sl, [r3]
 8013c9e:	f1ba 0f00 	cmp.w	sl, #0
 8013ca2:	d024      	beq.n	8013cee <__multiply+0xf2>
 8013ca4:	f104 0e14 	add.w	lr, r4, #20
 8013ca8:	46a9      	mov	r9, r5
 8013caa:	f04f 0c00 	mov.w	ip, #0
 8013cae:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013cb2:	f8d9 1000 	ldr.w	r1, [r9]
 8013cb6:	fa1f fb82 	uxth.w	fp, r2
 8013cba:	b289      	uxth	r1, r1
 8013cbc:	fb0a 110b 	mla	r1, sl, fp, r1
 8013cc0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013cc4:	f8d9 2000 	ldr.w	r2, [r9]
 8013cc8:	4461      	add	r1, ip
 8013cca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013cce:	fb0a c20b 	mla	r2, sl, fp, ip
 8013cd2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013cd6:	b289      	uxth	r1, r1
 8013cd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013cdc:	4577      	cmp	r7, lr
 8013cde:	f849 1b04 	str.w	r1, [r9], #4
 8013ce2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013ce6:	d8e2      	bhi.n	8013cae <__multiply+0xb2>
 8013ce8:	9a01      	ldr	r2, [sp, #4]
 8013cea:	f845 c002 	str.w	ip, [r5, r2]
 8013cee:	9a03      	ldr	r2, [sp, #12]
 8013cf0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013cf4:	3304      	adds	r3, #4
 8013cf6:	f1b9 0f00 	cmp.w	r9, #0
 8013cfa:	d021      	beq.n	8013d40 <__multiply+0x144>
 8013cfc:	6829      	ldr	r1, [r5, #0]
 8013cfe:	f104 0c14 	add.w	ip, r4, #20
 8013d02:	46ae      	mov	lr, r5
 8013d04:	f04f 0a00 	mov.w	sl, #0
 8013d08:	f8bc b000 	ldrh.w	fp, [ip]
 8013d0c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013d10:	fb09 220b 	mla	r2, r9, fp, r2
 8013d14:	4452      	add	r2, sl
 8013d16:	b289      	uxth	r1, r1
 8013d18:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013d1c:	f84e 1b04 	str.w	r1, [lr], #4
 8013d20:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013d24:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013d28:	f8be 1000 	ldrh.w	r1, [lr]
 8013d2c:	fb09 110a 	mla	r1, r9, sl, r1
 8013d30:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8013d34:	4567      	cmp	r7, ip
 8013d36:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013d3a:	d8e5      	bhi.n	8013d08 <__multiply+0x10c>
 8013d3c:	9a01      	ldr	r2, [sp, #4]
 8013d3e:	50a9      	str	r1, [r5, r2]
 8013d40:	3504      	adds	r5, #4
 8013d42:	e799      	b.n	8013c78 <__multiply+0x7c>
 8013d44:	3e01      	subs	r6, #1
 8013d46:	e79b      	b.n	8013c80 <__multiply+0x84>
 8013d48:	08015448 	.word	0x08015448
 8013d4c:	08015459 	.word	0x08015459

08013d50 <__pow5mult>:
 8013d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d54:	4615      	mov	r5, r2
 8013d56:	f012 0203 	ands.w	r2, r2, #3
 8013d5a:	4606      	mov	r6, r0
 8013d5c:	460f      	mov	r7, r1
 8013d5e:	d007      	beq.n	8013d70 <__pow5mult+0x20>
 8013d60:	4c25      	ldr	r4, [pc, #148]	; (8013df8 <__pow5mult+0xa8>)
 8013d62:	3a01      	subs	r2, #1
 8013d64:	2300      	movs	r3, #0
 8013d66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013d6a:	f7ff fe9d 	bl	8013aa8 <__multadd>
 8013d6e:	4607      	mov	r7, r0
 8013d70:	10ad      	asrs	r5, r5, #2
 8013d72:	d03d      	beq.n	8013df0 <__pow5mult+0xa0>
 8013d74:	69f4      	ldr	r4, [r6, #28]
 8013d76:	b97c      	cbnz	r4, 8013d98 <__pow5mult+0x48>
 8013d78:	2010      	movs	r0, #16
 8013d7a:	f7ff fd7f 	bl	801387c <malloc>
 8013d7e:	4602      	mov	r2, r0
 8013d80:	61f0      	str	r0, [r6, #28]
 8013d82:	b928      	cbnz	r0, 8013d90 <__pow5mult+0x40>
 8013d84:	4b1d      	ldr	r3, [pc, #116]	; (8013dfc <__pow5mult+0xac>)
 8013d86:	481e      	ldr	r0, [pc, #120]	; (8013e00 <__pow5mult+0xb0>)
 8013d88:	f240 11b3 	movw	r1, #435	; 0x1b3
 8013d8c:	f000 fda6 	bl	80148dc <__assert_func>
 8013d90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013d94:	6004      	str	r4, [r0, #0]
 8013d96:	60c4      	str	r4, [r0, #12]
 8013d98:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8013d9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013da0:	b94c      	cbnz	r4, 8013db6 <__pow5mult+0x66>
 8013da2:	f240 2171 	movw	r1, #625	; 0x271
 8013da6:	4630      	mov	r0, r6
 8013da8:	f7ff ff12 	bl	8013bd0 <__i2b>
 8013dac:	2300      	movs	r3, #0
 8013dae:	f8c8 0008 	str.w	r0, [r8, #8]
 8013db2:	4604      	mov	r4, r0
 8013db4:	6003      	str	r3, [r0, #0]
 8013db6:	f04f 0900 	mov.w	r9, #0
 8013dba:	07eb      	lsls	r3, r5, #31
 8013dbc:	d50a      	bpl.n	8013dd4 <__pow5mult+0x84>
 8013dbe:	4639      	mov	r1, r7
 8013dc0:	4622      	mov	r2, r4
 8013dc2:	4630      	mov	r0, r6
 8013dc4:	f7ff ff1a 	bl	8013bfc <__multiply>
 8013dc8:	4639      	mov	r1, r7
 8013dca:	4680      	mov	r8, r0
 8013dcc:	4630      	mov	r0, r6
 8013dce:	f7ff fe49 	bl	8013a64 <_Bfree>
 8013dd2:	4647      	mov	r7, r8
 8013dd4:	106d      	asrs	r5, r5, #1
 8013dd6:	d00b      	beq.n	8013df0 <__pow5mult+0xa0>
 8013dd8:	6820      	ldr	r0, [r4, #0]
 8013dda:	b938      	cbnz	r0, 8013dec <__pow5mult+0x9c>
 8013ddc:	4622      	mov	r2, r4
 8013dde:	4621      	mov	r1, r4
 8013de0:	4630      	mov	r0, r6
 8013de2:	f7ff ff0b 	bl	8013bfc <__multiply>
 8013de6:	6020      	str	r0, [r4, #0]
 8013de8:	f8c0 9000 	str.w	r9, [r0]
 8013dec:	4604      	mov	r4, r0
 8013dee:	e7e4      	b.n	8013dba <__pow5mult+0x6a>
 8013df0:	4638      	mov	r0, r7
 8013df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013df6:	bf00      	nop
 8013df8:	080155a8 	.word	0x080155a8
 8013dfc:	080153d9 	.word	0x080153d9
 8013e00:	08015459 	.word	0x08015459

08013e04 <__lshift>:
 8013e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e08:	460c      	mov	r4, r1
 8013e0a:	6849      	ldr	r1, [r1, #4]
 8013e0c:	6923      	ldr	r3, [r4, #16]
 8013e0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013e12:	68a3      	ldr	r3, [r4, #8]
 8013e14:	4607      	mov	r7, r0
 8013e16:	4691      	mov	r9, r2
 8013e18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013e1c:	f108 0601 	add.w	r6, r8, #1
 8013e20:	42b3      	cmp	r3, r6
 8013e22:	db0b      	blt.n	8013e3c <__lshift+0x38>
 8013e24:	4638      	mov	r0, r7
 8013e26:	f7ff fddd 	bl	80139e4 <_Balloc>
 8013e2a:	4605      	mov	r5, r0
 8013e2c:	b948      	cbnz	r0, 8013e42 <__lshift+0x3e>
 8013e2e:	4602      	mov	r2, r0
 8013e30:	4b28      	ldr	r3, [pc, #160]	; (8013ed4 <__lshift+0xd0>)
 8013e32:	4829      	ldr	r0, [pc, #164]	; (8013ed8 <__lshift+0xd4>)
 8013e34:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8013e38:	f000 fd50 	bl	80148dc <__assert_func>
 8013e3c:	3101      	adds	r1, #1
 8013e3e:	005b      	lsls	r3, r3, #1
 8013e40:	e7ee      	b.n	8013e20 <__lshift+0x1c>
 8013e42:	2300      	movs	r3, #0
 8013e44:	f100 0114 	add.w	r1, r0, #20
 8013e48:	f100 0210 	add.w	r2, r0, #16
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	4553      	cmp	r3, sl
 8013e50:	db33      	blt.n	8013eba <__lshift+0xb6>
 8013e52:	6920      	ldr	r0, [r4, #16]
 8013e54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013e58:	f104 0314 	add.w	r3, r4, #20
 8013e5c:	f019 091f 	ands.w	r9, r9, #31
 8013e60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013e64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013e68:	d02b      	beq.n	8013ec2 <__lshift+0xbe>
 8013e6a:	f1c9 0e20 	rsb	lr, r9, #32
 8013e6e:	468a      	mov	sl, r1
 8013e70:	2200      	movs	r2, #0
 8013e72:	6818      	ldr	r0, [r3, #0]
 8013e74:	fa00 f009 	lsl.w	r0, r0, r9
 8013e78:	4310      	orrs	r0, r2
 8013e7a:	f84a 0b04 	str.w	r0, [sl], #4
 8013e7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e82:	459c      	cmp	ip, r3
 8013e84:	fa22 f20e 	lsr.w	r2, r2, lr
 8013e88:	d8f3      	bhi.n	8013e72 <__lshift+0x6e>
 8013e8a:	ebac 0304 	sub.w	r3, ip, r4
 8013e8e:	3b15      	subs	r3, #21
 8013e90:	f023 0303 	bic.w	r3, r3, #3
 8013e94:	3304      	adds	r3, #4
 8013e96:	f104 0015 	add.w	r0, r4, #21
 8013e9a:	4584      	cmp	ip, r0
 8013e9c:	bf38      	it	cc
 8013e9e:	2304      	movcc	r3, #4
 8013ea0:	50ca      	str	r2, [r1, r3]
 8013ea2:	b10a      	cbz	r2, 8013ea8 <__lshift+0xa4>
 8013ea4:	f108 0602 	add.w	r6, r8, #2
 8013ea8:	3e01      	subs	r6, #1
 8013eaa:	4638      	mov	r0, r7
 8013eac:	612e      	str	r6, [r5, #16]
 8013eae:	4621      	mov	r1, r4
 8013eb0:	f7ff fdd8 	bl	8013a64 <_Bfree>
 8013eb4:	4628      	mov	r0, r5
 8013eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013eba:	f842 0f04 	str.w	r0, [r2, #4]!
 8013ebe:	3301      	adds	r3, #1
 8013ec0:	e7c5      	b.n	8013e4e <__lshift+0x4a>
 8013ec2:	3904      	subs	r1, #4
 8013ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ec8:	f841 2f04 	str.w	r2, [r1, #4]!
 8013ecc:	459c      	cmp	ip, r3
 8013ece:	d8f9      	bhi.n	8013ec4 <__lshift+0xc0>
 8013ed0:	e7ea      	b.n	8013ea8 <__lshift+0xa4>
 8013ed2:	bf00      	nop
 8013ed4:	08015448 	.word	0x08015448
 8013ed8:	08015459 	.word	0x08015459

08013edc <__mcmp>:
 8013edc:	b530      	push	{r4, r5, lr}
 8013ede:	6902      	ldr	r2, [r0, #16]
 8013ee0:	690c      	ldr	r4, [r1, #16]
 8013ee2:	1b12      	subs	r2, r2, r4
 8013ee4:	d10e      	bne.n	8013f04 <__mcmp+0x28>
 8013ee6:	f100 0314 	add.w	r3, r0, #20
 8013eea:	3114      	adds	r1, #20
 8013eec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013ef0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013ef4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013ef8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013efc:	42a5      	cmp	r5, r4
 8013efe:	d003      	beq.n	8013f08 <__mcmp+0x2c>
 8013f00:	d305      	bcc.n	8013f0e <__mcmp+0x32>
 8013f02:	2201      	movs	r2, #1
 8013f04:	4610      	mov	r0, r2
 8013f06:	bd30      	pop	{r4, r5, pc}
 8013f08:	4283      	cmp	r3, r0
 8013f0a:	d3f3      	bcc.n	8013ef4 <__mcmp+0x18>
 8013f0c:	e7fa      	b.n	8013f04 <__mcmp+0x28>
 8013f0e:	f04f 32ff 	mov.w	r2, #4294967295
 8013f12:	e7f7      	b.n	8013f04 <__mcmp+0x28>

08013f14 <__mdiff>:
 8013f14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f18:	460c      	mov	r4, r1
 8013f1a:	4606      	mov	r6, r0
 8013f1c:	4611      	mov	r1, r2
 8013f1e:	4620      	mov	r0, r4
 8013f20:	4690      	mov	r8, r2
 8013f22:	f7ff ffdb 	bl	8013edc <__mcmp>
 8013f26:	1e05      	subs	r5, r0, #0
 8013f28:	d110      	bne.n	8013f4c <__mdiff+0x38>
 8013f2a:	4629      	mov	r1, r5
 8013f2c:	4630      	mov	r0, r6
 8013f2e:	f7ff fd59 	bl	80139e4 <_Balloc>
 8013f32:	b930      	cbnz	r0, 8013f42 <__mdiff+0x2e>
 8013f34:	4b3a      	ldr	r3, [pc, #232]	; (8014020 <__mdiff+0x10c>)
 8013f36:	4602      	mov	r2, r0
 8013f38:	f240 2137 	movw	r1, #567	; 0x237
 8013f3c:	4839      	ldr	r0, [pc, #228]	; (8014024 <__mdiff+0x110>)
 8013f3e:	f000 fccd 	bl	80148dc <__assert_func>
 8013f42:	2301      	movs	r3, #1
 8013f44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013f48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f4c:	bfa4      	itt	ge
 8013f4e:	4643      	movge	r3, r8
 8013f50:	46a0      	movge	r8, r4
 8013f52:	4630      	mov	r0, r6
 8013f54:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013f58:	bfa6      	itte	ge
 8013f5a:	461c      	movge	r4, r3
 8013f5c:	2500      	movge	r5, #0
 8013f5e:	2501      	movlt	r5, #1
 8013f60:	f7ff fd40 	bl	80139e4 <_Balloc>
 8013f64:	b920      	cbnz	r0, 8013f70 <__mdiff+0x5c>
 8013f66:	4b2e      	ldr	r3, [pc, #184]	; (8014020 <__mdiff+0x10c>)
 8013f68:	4602      	mov	r2, r0
 8013f6a:	f240 2145 	movw	r1, #581	; 0x245
 8013f6e:	e7e5      	b.n	8013f3c <__mdiff+0x28>
 8013f70:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013f74:	6926      	ldr	r6, [r4, #16]
 8013f76:	60c5      	str	r5, [r0, #12]
 8013f78:	f104 0914 	add.w	r9, r4, #20
 8013f7c:	f108 0514 	add.w	r5, r8, #20
 8013f80:	f100 0e14 	add.w	lr, r0, #20
 8013f84:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013f88:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8013f8c:	f108 0210 	add.w	r2, r8, #16
 8013f90:	46f2      	mov	sl, lr
 8013f92:	2100      	movs	r1, #0
 8013f94:	f859 3b04 	ldr.w	r3, [r9], #4
 8013f98:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013f9c:	fa11 f88b 	uxtah	r8, r1, fp
 8013fa0:	b299      	uxth	r1, r3
 8013fa2:	0c1b      	lsrs	r3, r3, #16
 8013fa4:	eba8 0801 	sub.w	r8, r8, r1
 8013fa8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013fac:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013fb0:	fa1f f888 	uxth.w	r8, r8
 8013fb4:	1419      	asrs	r1, r3, #16
 8013fb6:	454e      	cmp	r6, r9
 8013fb8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013fbc:	f84a 3b04 	str.w	r3, [sl], #4
 8013fc0:	d8e8      	bhi.n	8013f94 <__mdiff+0x80>
 8013fc2:	1b33      	subs	r3, r6, r4
 8013fc4:	3b15      	subs	r3, #21
 8013fc6:	f023 0303 	bic.w	r3, r3, #3
 8013fca:	3304      	adds	r3, #4
 8013fcc:	3415      	adds	r4, #21
 8013fce:	42a6      	cmp	r6, r4
 8013fd0:	bf38      	it	cc
 8013fd2:	2304      	movcc	r3, #4
 8013fd4:	441d      	add	r5, r3
 8013fd6:	4473      	add	r3, lr
 8013fd8:	469e      	mov	lr, r3
 8013fda:	462e      	mov	r6, r5
 8013fdc:	4566      	cmp	r6, ip
 8013fde:	d30e      	bcc.n	8013ffe <__mdiff+0xea>
 8013fe0:	f10c 0203 	add.w	r2, ip, #3
 8013fe4:	1b52      	subs	r2, r2, r5
 8013fe6:	f022 0203 	bic.w	r2, r2, #3
 8013fea:	3d03      	subs	r5, #3
 8013fec:	45ac      	cmp	ip, r5
 8013fee:	bf38      	it	cc
 8013ff0:	2200      	movcc	r2, #0
 8013ff2:	4413      	add	r3, r2
 8013ff4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8013ff8:	b17a      	cbz	r2, 801401a <__mdiff+0x106>
 8013ffa:	6107      	str	r7, [r0, #16]
 8013ffc:	e7a4      	b.n	8013f48 <__mdiff+0x34>
 8013ffe:	f856 8b04 	ldr.w	r8, [r6], #4
 8014002:	fa11 f288 	uxtah	r2, r1, r8
 8014006:	1414      	asrs	r4, r2, #16
 8014008:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801400c:	b292      	uxth	r2, r2
 801400e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8014012:	f84e 2b04 	str.w	r2, [lr], #4
 8014016:	1421      	asrs	r1, r4, #16
 8014018:	e7e0      	b.n	8013fdc <__mdiff+0xc8>
 801401a:	3f01      	subs	r7, #1
 801401c:	e7ea      	b.n	8013ff4 <__mdiff+0xe0>
 801401e:	bf00      	nop
 8014020:	08015448 	.word	0x08015448
 8014024:	08015459 	.word	0x08015459

08014028 <__d2b>:
 8014028:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801402c:	460f      	mov	r7, r1
 801402e:	2101      	movs	r1, #1
 8014030:	ec59 8b10 	vmov	r8, r9, d0
 8014034:	4616      	mov	r6, r2
 8014036:	f7ff fcd5 	bl	80139e4 <_Balloc>
 801403a:	4604      	mov	r4, r0
 801403c:	b930      	cbnz	r0, 801404c <__d2b+0x24>
 801403e:	4602      	mov	r2, r0
 8014040:	4b24      	ldr	r3, [pc, #144]	; (80140d4 <__d2b+0xac>)
 8014042:	4825      	ldr	r0, [pc, #148]	; (80140d8 <__d2b+0xb0>)
 8014044:	f240 310f 	movw	r1, #783	; 0x30f
 8014048:	f000 fc48 	bl	80148dc <__assert_func>
 801404c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014050:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014054:	bb2d      	cbnz	r5, 80140a2 <__d2b+0x7a>
 8014056:	9301      	str	r3, [sp, #4]
 8014058:	f1b8 0300 	subs.w	r3, r8, #0
 801405c:	d026      	beq.n	80140ac <__d2b+0x84>
 801405e:	4668      	mov	r0, sp
 8014060:	9300      	str	r3, [sp, #0]
 8014062:	f7ff fd87 	bl	8013b74 <__lo0bits>
 8014066:	e9dd 1200 	ldrd	r1, r2, [sp]
 801406a:	b1e8      	cbz	r0, 80140a8 <__d2b+0x80>
 801406c:	f1c0 0320 	rsb	r3, r0, #32
 8014070:	fa02 f303 	lsl.w	r3, r2, r3
 8014074:	430b      	orrs	r3, r1
 8014076:	40c2      	lsrs	r2, r0
 8014078:	6163      	str	r3, [r4, #20]
 801407a:	9201      	str	r2, [sp, #4]
 801407c:	9b01      	ldr	r3, [sp, #4]
 801407e:	61a3      	str	r3, [r4, #24]
 8014080:	2b00      	cmp	r3, #0
 8014082:	bf14      	ite	ne
 8014084:	2202      	movne	r2, #2
 8014086:	2201      	moveq	r2, #1
 8014088:	6122      	str	r2, [r4, #16]
 801408a:	b1bd      	cbz	r5, 80140bc <__d2b+0x94>
 801408c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8014090:	4405      	add	r5, r0
 8014092:	603d      	str	r5, [r7, #0]
 8014094:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014098:	6030      	str	r0, [r6, #0]
 801409a:	4620      	mov	r0, r4
 801409c:	b003      	add	sp, #12
 801409e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80140a6:	e7d6      	b.n	8014056 <__d2b+0x2e>
 80140a8:	6161      	str	r1, [r4, #20]
 80140aa:	e7e7      	b.n	801407c <__d2b+0x54>
 80140ac:	a801      	add	r0, sp, #4
 80140ae:	f7ff fd61 	bl	8013b74 <__lo0bits>
 80140b2:	9b01      	ldr	r3, [sp, #4]
 80140b4:	6163      	str	r3, [r4, #20]
 80140b6:	3020      	adds	r0, #32
 80140b8:	2201      	movs	r2, #1
 80140ba:	e7e5      	b.n	8014088 <__d2b+0x60>
 80140bc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80140c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80140c4:	6038      	str	r0, [r7, #0]
 80140c6:	6918      	ldr	r0, [r3, #16]
 80140c8:	f7ff fd34 	bl	8013b34 <__hi0bits>
 80140cc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80140d0:	e7e2      	b.n	8014098 <__d2b+0x70>
 80140d2:	bf00      	nop
 80140d4:	08015448 	.word	0x08015448
 80140d8:	08015459 	.word	0x08015459

080140dc <_malloc_usable_size_r>:
 80140dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80140e0:	1f18      	subs	r0, r3, #4
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	bfbc      	itt	lt
 80140e6:	580b      	ldrlt	r3, [r1, r0]
 80140e8:	18c0      	addlt	r0, r0, r3
 80140ea:	4770      	bx	lr

080140ec <__ssputs_r>:
 80140ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140f0:	688e      	ldr	r6, [r1, #8]
 80140f2:	461f      	mov	r7, r3
 80140f4:	42be      	cmp	r6, r7
 80140f6:	680b      	ldr	r3, [r1, #0]
 80140f8:	4682      	mov	sl, r0
 80140fa:	460c      	mov	r4, r1
 80140fc:	4690      	mov	r8, r2
 80140fe:	d82c      	bhi.n	801415a <__ssputs_r+0x6e>
 8014100:	898a      	ldrh	r2, [r1, #12]
 8014102:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014106:	d026      	beq.n	8014156 <__ssputs_r+0x6a>
 8014108:	6965      	ldr	r5, [r4, #20]
 801410a:	6909      	ldr	r1, [r1, #16]
 801410c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014110:	eba3 0901 	sub.w	r9, r3, r1
 8014114:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014118:	1c7b      	adds	r3, r7, #1
 801411a:	444b      	add	r3, r9
 801411c:	106d      	asrs	r5, r5, #1
 801411e:	429d      	cmp	r5, r3
 8014120:	bf38      	it	cc
 8014122:	461d      	movcc	r5, r3
 8014124:	0553      	lsls	r3, r2, #21
 8014126:	d527      	bpl.n	8014178 <__ssputs_r+0x8c>
 8014128:	4629      	mov	r1, r5
 801412a:	f7ff fbcf 	bl	80138cc <_malloc_r>
 801412e:	4606      	mov	r6, r0
 8014130:	b360      	cbz	r0, 801418c <__ssputs_r+0xa0>
 8014132:	6921      	ldr	r1, [r4, #16]
 8014134:	464a      	mov	r2, r9
 8014136:	f7fe fcca 	bl	8012ace <memcpy>
 801413a:	89a3      	ldrh	r3, [r4, #12]
 801413c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014144:	81a3      	strh	r3, [r4, #12]
 8014146:	6126      	str	r6, [r4, #16]
 8014148:	6165      	str	r5, [r4, #20]
 801414a:	444e      	add	r6, r9
 801414c:	eba5 0509 	sub.w	r5, r5, r9
 8014150:	6026      	str	r6, [r4, #0]
 8014152:	60a5      	str	r5, [r4, #8]
 8014154:	463e      	mov	r6, r7
 8014156:	42be      	cmp	r6, r7
 8014158:	d900      	bls.n	801415c <__ssputs_r+0x70>
 801415a:	463e      	mov	r6, r7
 801415c:	6820      	ldr	r0, [r4, #0]
 801415e:	4632      	mov	r2, r6
 8014160:	4641      	mov	r1, r8
 8014162:	f000 fb6f 	bl	8014844 <memmove>
 8014166:	68a3      	ldr	r3, [r4, #8]
 8014168:	1b9b      	subs	r3, r3, r6
 801416a:	60a3      	str	r3, [r4, #8]
 801416c:	6823      	ldr	r3, [r4, #0]
 801416e:	4433      	add	r3, r6
 8014170:	6023      	str	r3, [r4, #0]
 8014172:	2000      	movs	r0, #0
 8014174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014178:	462a      	mov	r2, r5
 801417a:	f7fd fd15 	bl	8011ba8 <_realloc_r>
 801417e:	4606      	mov	r6, r0
 8014180:	2800      	cmp	r0, #0
 8014182:	d1e0      	bne.n	8014146 <__ssputs_r+0x5a>
 8014184:	6921      	ldr	r1, [r4, #16]
 8014186:	4650      	mov	r0, sl
 8014188:	f7ff fb2c 	bl	80137e4 <_free_r>
 801418c:	230c      	movs	r3, #12
 801418e:	f8ca 3000 	str.w	r3, [sl]
 8014192:	89a3      	ldrh	r3, [r4, #12]
 8014194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014198:	81a3      	strh	r3, [r4, #12]
 801419a:	f04f 30ff 	mov.w	r0, #4294967295
 801419e:	e7e9      	b.n	8014174 <__ssputs_r+0x88>

080141a0 <_svfiprintf_r>:
 80141a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141a4:	4698      	mov	r8, r3
 80141a6:	898b      	ldrh	r3, [r1, #12]
 80141a8:	061b      	lsls	r3, r3, #24
 80141aa:	b09d      	sub	sp, #116	; 0x74
 80141ac:	4607      	mov	r7, r0
 80141ae:	460d      	mov	r5, r1
 80141b0:	4614      	mov	r4, r2
 80141b2:	d50e      	bpl.n	80141d2 <_svfiprintf_r+0x32>
 80141b4:	690b      	ldr	r3, [r1, #16]
 80141b6:	b963      	cbnz	r3, 80141d2 <_svfiprintf_r+0x32>
 80141b8:	2140      	movs	r1, #64	; 0x40
 80141ba:	f7ff fb87 	bl	80138cc <_malloc_r>
 80141be:	6028      	str	r0, [r5, #0]
 80141c0:	6128      	str	r0, [r5, #16]
 80141c2:	b920      	cbnz	r0, 80141ce <_svfiprintf_r+0x2e>
 80141c4:	230c      	movs	r3, #12
 80141c6:	603b      	str	r3, [r7, #0]
 80141c8:	f04f 30ff 	mov.w	r0, #4294967295
 80141cc:	e0d0      	b.n	8014370 <_svfiprintf_r+0x1d0>
 80141ce:	2340      	movs	r3, #64	; 0x40
 80141d0:	616b      	str	r3, [r5, #20]
 80141d2:	2300      	movs	r3, #0
 80141d4:	9309      	str	r3, [sp, #36]	; 0x24
 80141d6:	2320      	movs	r3, #32
 80141d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80141dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80141e0:	2330      	movs	r3, #48	; 0x30
 80141e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8014388 <_svfiprintf_r+0x1e8>
 80141e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80141ea:	f04f 0901 	mov.w	r9, #1
 80141ee:	4623      	mov	r3, r4
 80141f0:	469a      	mov	sl, r3
 80141f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80141f6:	b10a      	cbz	r2, 80141fc <_svfiprintf_r+0x5c>
 80141f8:	2a25      	cmp	r2, #37	; 0x25
 80141fa:	d1f9      	bne.n	80141f0 <_svfiprintf_r+0x50>
 80141fc:	ebba 0b04 	subs.w	fp, sl, r4
 8014200:	d00b      	beq.n	801421a <_svfiprintf_r+0x7a>
 8014202:	465b      	mov	r3, fp
 8014204:	4622      	mov	r2, r4
 8014206:	4629      	mov	r1, r5
 8014208:	4638      	mov	r0, r7
 801420a:	f7ff ff6f 	bl	80140ec <__ssputs_r>
 801420e:	3001      	adds	r0, #1
 8014210:	f000 80a9 	beq.w	8014366 <_svfiprintf_r+0x1c6>
 8014214:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014216:	445a      	add	r2, fp
 8014218:	9209      	str	r2, [sp, #36]	; 0x24
 801421a:	f89a 3000 	ldrb.w	r3, [sl]
 801421e:	2b00      	cmp	r3, #0
 8014220:	f000 80a1 	beq.w	8014366 <_svfiprintf_r+0x1c6>
 8014224:	2300      	movs	r3, #0
 8014226:	f04f 32ff 	mov.w	r2, #4294967295
 801422a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801422e:	f10a 0a01 	add.w	sl, sl, #1
 8014232:	9304      	str	r3, [sp, #16]
 8014234:	9307      	str	r3, [sp, #28]
 8014236:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801423a:	931a      	str	r3, [sp, #104]	; 0x68
 801423c:	4654      	mov	r4, sl
 801423e:	2205      	movs	r2, #5
 8014240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014244:	4850      	ldr	r0, [pc, #320]	; (8014388 <_svfiprintf_r+0x1e8>)
 8014246:	f7eb ffd3 	bl	80001f0 <memchr>
 801424a:	9a04      	ldr	r2, [sp, #16]
 801424c:	b9d8      	cbnz	r0, 8014286 <_svfiprintf_r+0xe6>
 801424e:	06d0      	lsls	r0, r2, #27
 8014250:	bf44      	itt	mi
 8014252:	2320      	movmi	r3, #32
 8014254:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014258:	0711      	lsls	r1, r2, #28
 801425a:	bf44      	itt	mi
 801425c:	232b      	movmi	r3, #43	; 0x2b
 801425e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014262:	f89a 3000 	ldrb.w	r3, [sl]
 8014266:	2b2a      	cmp	r3, #42	; 0x2a
 8014268:	d015      	beq.n	8014296 <_svfiprintf_r+0xf6>
 801426a:	9a07      	ldr	r2, [sp, #28]
 801426c:	4654      	mov	r4, sl
 801426e:	2000      	movs	r0, #0
 8014270:	f04f 0c0a 	mov.w	ip, #10
 8014274:	4621      	mov	r1, r4
 8014276:	f811 3b01 	ldrb.w	r3, [r1], #1
 801427a:	3b30      	subs	r3, #48	; 0x30
 801427c:	2b09      	cmp	r3, #9
 801427e:	d94d      	bls.n	801431c <_svfiprintf_r+0x17c>
 8014280:	b1b0      	cbz	r0, 80142b0 <_svfiprintf_r+0x110>
 8014282:	9207      	str	r2, [sp, #28]
 8014284:	e014      	b.n	80142b0 <_svfiprintf_r+0x110>
 8014286:	eba0 0308 	sub.w	r3, r0, r8
 801428a:	fa09 f303 	lsl.w	r3, r9, r3
 801428e:	4313      	orrs	r3, r2
 8014290:	9304      	str	r3, [sp, #16]
 8014292:	46a2      	mov	sl, r4
 8014294:	e7d2      	b.n	801423c <_svfiprintf_r+0x9c>
 8014296:	9b03      	ldr	r3, [sp, #12]
 8014298:	1d19      	adds	r1, r3, #4
 801429a:	681b      	ldr	r3, [r3, #0]
 801429c:	9103      	str	r1, [sp, #12]
 801429e:	2b00      	cmp	r3, #0
 80142a0:	bfbb      	ittet	lt
 80142a2:	425b      	neglt	r3, r3
 80142a4:	f042 0202 	orrlt.w	r2, r2, #2
 80142a8:	9307      	strge	r3, [sp, #28]
 80142aa:	9307      	strlt	r3, [sp, #28]
 80142ac:	bfb8      	it	lt
 80142ae:	9204      	strlt	r2, [sp, #16]
 80142b0:	7823      	ldrb	r3, [r4, #0]
 80142b2:	2b2e      	cmp	r3, #46	; 0x2e
 80142b4:	d10c      	bne.n	80142d0 <_svfiprintf_r+0x130>
 80142b6:	7863      	ldrb	r3, [r4, #1]
 80142b8:	2b2a      	cmp	r3, #42	; 0x2a
 80142ba:	d134      	bne.n	8014326 <_svfiprintf_r+0x186>
 80142bc:	9b03      	ldr	r3, [sp, #12]
 80142be:	1d1a      	adds	r2, r3, #4
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	9203      	str	r2, [sp, #12]
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	bfb8      	it	lt
 80142c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80142cc:	3402      	adds	r4, #2
 80142ce:	9305      	str	r3, [sp, #20]
 80142d0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8014398 <_svfiprintf_r+0x1f8>
 80142d4:	7821      	ldrb	r1, [r4, #0]
 80142d6:	2203      	movs	r2, #3
 80142d8:	4650      	mov	r0, sl
 80142da:	f7eb ff89 	bl	80001f0 <memchr>
 80142de:	b138      	cbz	r0, 80142f0 <_svfiprintf_r+0x150>
 80142e0:	9b04      	ldr	r3, [sp, #16]
 80142e2:	eba0 000a 	sub.w	r0, r0, sl
 80142e6:	2240      	movs	r2, #64	; 0x40
 80142e8:	4082      	lsls	r2, r0
 80142ea:	4313      	orrs	r3, r2
 80142ec:	3401      	adds	r4, #1
 80142ee:	9304      	str	r3, [sp, #16]
 80142f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80142f4:	4825      	ldr	r0, [pc, #148]	; (801438c <_svfiprintf_r+0x1ec>)
 80142f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80142fa:	2206      	movs	r2, #6
 80142fc:	f7eb ff78 	bl	80001f0 <memchr>
 8014300:	2800      	cmp	r0, #0
 8014302:	d038      	beq.n	8014376 <_svfiprintf_r+0x1d6>
 8014304:	4b22      	ldr	r3, [pc, #136]	; (8014390 <_svfiprintf_r+0x1f0>)
 8014306:	bb1b      	cbnz	r3, 8014350 <_svfiprintf_r+0x1b0>
 8014308:	9b03      	ldr	r3, [sp, #12]
 801430a:	3307      	adds	r3, #7
 801430c:	f023 0307 	bic.w	r3, r3, #7
 8014310:	3308      	adds	r3, #8
 8014312:	9303      	str	r3, [sp, #12]
 8014314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014316:	4433      	add	r3, r6
 8014318:	9309      	str	r3, [sp, #36]	; 0x24
 801431a:	e768      	b.n	80141ee <_svfiprintf_r+0x4e>
 801431c:	fb0c 3202 	mla	r2, ip, r2, r3
 8014320:	460c      	mov	r4, r1
 8014322:	2001      	movs	r0, #1
 8014324:	e7a6      	b.n	8014274 <_svfiprintf_r+0xd4>
 8014326:	2300      	movs	r3, #0
 8014328:	3401      	adds	r4, #1
 801432a:	9305      	str	r3, [sp, #20]
 801432c:	4619      	mov	r1, r3
 801432e:	f04f 0c0a 	mov.w	ip, #10
 8014332:	4620      	mov	r0, r4
 8014334:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014338:	3a30      	subs	r2, #48	; 0x30
 801433a:	2a09      	cmp	r2, #9
 801433c:	d903      	bls.n	8014346 <_svfiprintf_r+0x1a6>
 801433e:	2b00      	cmp	r3, #0
 8014340:	d0c6      	beq.n	80142d0 <_svfiprintf_r+0x130>
 8014342:	9105      	str	r1, [sp, #20]
 8014344:	e7c4      	b.n	80142d0 <_svfiprintf_r+0x130>
 8014346:	fb0c 2101 	mla	r1, ip, r1, r2
 801434a:	4604      	mov	r4, r0
 801434c:	2301      	movs	r3, #1
 801434e:	e7f0      	b.n	8014332 <_svfiprintf_r+0x192>
 8014350:	ab03      	add	r3, sp, #12
 8014352:	9300      	str	r3, [sp, #0]
 8014354:	462a      	mov	r2, r5
 8014356:	4b0f      	ldr	r3, [pc, #60]	; (8014394 <_svfiprintf_r+0x1f4>)
 8014358:	a904      	add	r1, sp, #16
 801435a:	4638      	mov	r0, r7
 801435c:	f7fd fcf4 	bl	8011d48 <_printf_float>
 8014360:	1c42      	adds	r2, r0, #1
 8014362:	4606      	mov	r6, r0
 8014364:	d1d6      	bne.n	8014314 <_svfiprintf_r+0x174>
 8014366:	89ab      	ldrh	r3, [r5, #12]
 8014368:	065b      	lsls	r3, r3, #25
 801436a:	f53f af2d 	bmi.w	80141c8 <_svfiprintf_r+0x28>
 801436e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014370:	b01d      	add	sp, #116	; 0x74
 8014372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014376:	ab03      	add	r3, sp, #12
 8014378:	9300      	str	r3, [sp, #0]
 801437a:	462a      	mov	r2, r5
 801437c:	4b05      	ldr	r3, [pc, #20]	; (8014394 <_svfiprintf_r+0x1f4>)
 801437e:	a904      	add	r1, sp, #16
 8014380:	4638      	mov	r0, r7
 8014382:	f7fd ff85 	bl	8012290 <_printf_i>
 8014386:	e7eb      	b.n	8014360 <_svfiprintf_r+0x1c0>
 8014388:	080155b4 	.word	0x080155b4
 801438c:	080155be 	.word	0x080155be
 8014390:	08011d49 	.word	0x08011d49
 8014394:	080140ed 	.word	0x080140ed
 8014398:	080155ba 	.word	0x080155ba

0801439c <__sfputc_r>:
 801439c:	6893      	ldr	r3, [r2, #8]
 801439e:	3b01      	subs	r3, #1
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	b410      	push	{r4}
 80143a4:	6093      	str	r3, [r2, #8]
 80143a6:	da08      	bge.n	80143ba <__sfputc_r+0x1e>
 80143a8:	6994      	ldr	r4, [r2, #24]
 80143aa:	42a3      	cmp	r3, r4
 80143ac:	db01      	blt.n	80143b2 <__sfputc_r+0x16>
 80143ae:	290a      	cmp	r1, #10
 80143b0:	d103      	bne.n	80143ba <__sfputc_r+0x1e>
 80143b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80143b6:	f7fe ba20 	b.w	80127fa <__swbuf_r>
 80143ba:	6813      	ldr	r3, [r2, #0]
 80143bc:	1c58      	adds	r0, r3, #1
 80143be:	6010      	str	r0, [r2, #0]
 80143c0:	7019      	strb	r1, [r3, #0]
 80143c2:	4608      	mov	r0, r1
 80143c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80143c8:	4770      	bx	lr

080143ca <__sfputs_r>:
 80143ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143cc:	4606      	mov	r6, r0
 80143ce:	460f      	mov	r7, r1
 80143d0:	4614      	mov	r4, r2
 80143d2:	18d5      	adds	r5, r2, r3
 80143d4:	42ac      	cmp	r4, r5
 80143d6:	d101      	bne.n	80143dc <__sfputs_r+0x12>
 80143d8:	2000      	movs	r0, #0
 80143da:	e007      	b.n	80143ec <__sfputs_r+0x22>
 80143dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80143e0:	463a      	mov	r2, r7
 80143e2:	4630      	mov	r0, r6
 80143e4:	f7ff ffda 	bl	801439c <__sfputc_r>
 80143e8:	1c43      	adds	r3, r0, #1
 80143ea:	d1f3      	bne.n	80143d4 <__sfputs_r+0xa>
 80143ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080143f0 <_vfiprintf_r>:
 80143f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143f4:	460d      	mov	r5, r1
 80143f6:	b09d      	sub	sp, #116	; 0x74
 80143f8:	4614      	mov	r4, r2
 80143fa:	4698      	mov	r8, r3
 80143fc:	4606      	mov	r6, r0
 80143fe:	b118      	cbz	r0, 8014408 <_vfiprintf_r+0x18>
 8014400:	6a03      	ldr	r3, [r0, #32]
 8014402:	b90b      	cbnz	r3, 8014408 <_vfiprintf_r+0x18>
 8014404:	f7fe f8f2 	bl	80125ec <__sinit>
 8014408:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801440a:	07d9      	lsls	r1, r3, #31
 801440c:	d405      	bmi.n	801441a <_vfiprintf_r+0x2a>
 801440e:	89ab      	ldrh	r3, [r5, #12]
 8014410:	059a      	lsls	r2, r3, #22
 8014412:	d402      	bmi.n	801441a <_vfiprintf_r+0x2a>
 8014414:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014416:	f7fe fb58 	bl	8012aca <__retarget_lock_acquire_recursive>
 801441a:	89ab      	ldrh	r3, [r5, #12]
 801441c:	071b      	lsls	r3, r3, #28
 801441e:	d501      	bpl.n	8014424 <_vfiprintf_r+0x34>
 8014420:	692b      	ldr	r3, [r5, #16]
 8014422:	b99b      	cbnz	r3, 801444c <_vfiprintf_r+0x5c>
 8014424:	4629      	mov	r1, r5
 8014426:	4630      	mov	r0, r6
 8014428:	f7fe fa24 	bl	8012874 <__swsetup_r>
 801442c:	b170      	cbz	r0, 801444c <_vfiprintf_r+0x5c>
 801442e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014430:	07dc      	lsls	r4, r3, #31
 8014432:	d504      	bpl.n	801443e <_vfiprintf_r+0x4e>
 8014434:	f04f 30ff 	mov.w	r0, #4294967295
 8014438:	b01d      	add	sp, #116	; 0x74
 801443a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801443e:	89ab      	ldrh	r3, [r5, #12]
 8014440:	0598      	lsls	r0, r3, #22
 8014442:	d4f7      	bmi.n	8014434 <_vfiprintf_r+0x44>
 8014444:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014446:	f7fe fb41 	bl	8012acc <__retarget_lock_release_recursive>
 801444a:	e7f3      	b.n	8014434 <_vfiprintf_r+0x44>
 801444c:	2300      	movs	r3, #0
 801444e:	9309      	str	r3, [sp, #36]	; 0x24
 8014450:	2320      	movs	r3, #32
 8014452:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014456:	f8cd 800c 	str.w	r8, [sp, #12]
 801445a:	2330      	movs	r3, #48	; 0x30
 801445c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8014610 <_vfiprintf_r+0x220>
 8014460:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014464:	f04f 0901 	mov.w	r9, #1
 8014468:	4623      	mov	r3, r4
 801446a:	469a      	mov	sl, r3
 801446c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014470:	b10a      	cbz	r2, 8014476 <_vfiprintf_r+0x86>
 8014472:	2a25      	cmp	r2, #37	; 0x25
 8014474:	d1f9      	bne.n	801446a <_vfiprintf_r+0x7a>
 8014476:	ebba 0b04 	subs.w	fp, sl, r4
 801447a:	d00b      	beq.n	8014494 <_vfiprintf_r+0xa4>
 801447c:	465b      	mov	r3, fp
 801447e:	4622      	mov	r2, r4
 8014480:	4629      	mov	r1, r5
 8014482:	4630      	mov	r0, r6
 8014484:	f7ff ffa1 	bl	80143ca <__sfputs_r>
 8014488:	3001      	adds	r0, #1
 801448a:	f000 80a9 	beq.w	80145e0 <_vfiprintf_r+0x1f0>
 801448e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014490:	445a      	add	r2, fp
 8014492:	9209      	str	r2, [sp, #36]	; 0x24
 8014494:	f89a 3000 	ldrb.w	r3, [sl]
 8014498:	2b00      	cmp	r3, #0
 801449a:	f000 80a1 	beq.w	80145e0 <_vfiprintf_r+0x1f0>
 801449e:	2300      	movs	r3, #0
 80144a0:	f04f 32ff 	mov.w	r2, #4294967295
 80144a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80144a8:	f10a 0a01 	add.w	sl, sl, #1
 80144ac:	9304      	str	r3, [sp, #16]
 80144ae:	9307      	str	r3, [sp, #28]
 80144b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80144b4:	931a      	str	r3, [sp, #104]	; 0x68
 80144b6:	4654      	mov	r4, sl
 80144b8:	2205      	movs	r2, #5
 80144ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80144be:	4854      	ldr	r0, [pc, #336]	; (8014610 <_vfiprintf_r+0x220>)
 80144c0:	f7eb fe96 	bl	80001f0 <memchr>
 80144c4:	9a04      	ldr	r2, [sp, #16]
 80144c6:	b9d8      	cbnz	r0, 8014500 <_vfiprintf_r+0x110>
 80144c8:	06d1      	lsls	r1, r2, #27
 80144ca:	bf44      	itt	mi
 80144cc:	2320      	movmi	r3, #32
 80144ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80144d2:	0713      	lsls	r3, r2, #28
 80144d4:	bf44      	itt	mi
 80144d6:	232b      	movmi	r3, #43	; 0x2b
 80144d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80144dc:	f89a 3000 	ldrb.w	r3, [sl]
 80144e0:	2b2a      	cmp	r3, #42	; 0x2a
 80144e2:	d015      	beq.n	8014510 <_vfiprintf_r+0x120>
 80144e4:	9a07      	ldr	r2, [sp, #28]
 80144e6:	4654      	mov	r4, sl
 80144e8:	2000      	movs	r0, #0
 80144ea:	f04f 0c0a 	mov.w	ip, #10
 80144ee:	4621      	mov	r1, r4
 80144f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80144f4:	3b30      	subs	r3, #48	; 0x30
 80144f6:	2b09      	cmp	r3, #9
 80144f8:	d94d      	bls.n	8014596 <_vfiprintf_r+0x1a6>
 80144fa:	b1b0      	cbz	r0, 801452a <_vfiprintf_r+0x13a>
 80144fc:	9207      	str	r2, [sp, #28]
 80144fe:	e014      	b.n	801452a <_vfiprintf_r+0x13a>
 8014500:	eba0 0308 	sub.w	r3, r0, r8
 8014504:	fa09 f303 	lsl.w	r3, r9, r3
 8014508:	4313      	orrs	r3, r2
 801450a:	9304      	str	r3, [sp, #16]
 801450c:	46a2      	mov	sl, r4
 801450e:	e7d2      	b.n	80144b6 <_vfiprintf_r+0xc6>
 8014510:	9b03      	ldr	r3, [sp, #12]
 8014512:	1d19      	adds	r1, r3, #4
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	9103      	str	r1, [sp, #12]
 8014518:	2b00      	cmp	r3, #0
 801451a:	bfbb      	ittet	lt
 801451c:	425b      	neglt	r3, r3
 801451e:	f042 0202 	orrlt.w	r2, r2, #2
 8014522:	9307      	strge	r3, [sp, #28]
 8014524:	9307      	strlt	r3, [sp, #28]
 8014526:	bfb8      	it	lt
 8014528:	9204      	strlt	r2, [sp, #16]
 801452a:	7823      	ldrb	r3, [r4, #0]
 801452c:	2b2e      	cmp	r3, #46	; 0x2e
 801452e:	d10c      	bne.n	801454a <_vfiprintf_r+0x15a>
 8014530:	7863      	ldrb	r3, [r4, #1]
 8014532:	2b2a      	cmp	r3, #42	; 0x2a
 8014534:	d134      	bne.n	80145a0 <_vfiprintf_r+0x1b0>
 8014536:	9b03      	ldr	r3, [sp, #12]
 8014538:	1d1a      	adds	r2, r3, #4
 801453a:	681b      	ldr	r3, [r3, #0]
 801453c:	9203      	str	r2, [sp, #12]
 801453e:	2b00      	cmp	r3, #0
 8014540:	bfb8      	it	lt
 8014542:	f04f 33ff 	movlt.w	r3, #4294967295
 8014546:	3402      	adds	r4, #2
 8014548:	9305      	str	r3, [sp, #20]
 801454a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8014620 <_vfiprintf_r+0x230>
 801454e:	7821      	ldrb	r1, [r4, #0]
 8014550:	2203      	movs	r2, #3
 8014552:	4650      	mov	r0, sl
 8014554:	f7eb fe4c 	bl	80001f0 <memchr>
 8014558:	b138      	cbz	r0, 801456a <_vfiprintf_r+0x17a>
 801455a:	9b04      	ldr	r3, [sp, #16]
 801455c:	eba0 000a 	sub.w	r0, r0, sl
 8014560:	2240      	movs	r2, #64	; 0x40
 8014562:	4082      	lsls	r2, r0
 8014564:	4313      	orrs	r3, r2
 8014566:	3401      	adds	r4, #1
 8014568:	9304      	str	r3, [sp, #16]
 801456a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801456e:	4829      	ldr	r0, [pc, #164]	; (8014614 <_vfiprintf_r+0x224>)
 8014570:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014574:	2206      	movs	r2, #6
 8014576:	f7eb fe3b 	bl	80001f0 <memchr>
 801457a:	2800      	cmp	r0, #0
 801457c:	d03f      	beq.n	80145fe <_vfiprintf_r+0x20e>
 801457e:	4b26      	ldr	r3, [pc, #152]	; (8014618 <_vfiprintf_r+0x228>)
 8014580:	bb1b      	cbnz	r3, 80145ca <_vfiprintf_r+0x1da>
 8014582:	9b03      	ldr	r3, [sp, #12]
 8014584:	3307      	adds	r3, #7
 8014586:	f023 0307 	bic.w	r3, r3, #7
 801458a:	3308      	adds	r3, #8
 801458c:	9303      	str	r3, [sp, #12]
 801458e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014590:	443b      	add	r3, r7
 8014592:	9309      	str	r3, [sp, #36]	; 0x24
 8014594:	e768      	b.n	8014468 <_vfiprintf_r+0x78>
 8014596:	fb0c 3202 	mla	r2, ip, r2, r3
 801459a:	460c      	mov	r4, r1
 801459c:	2001      	movs	r0, #1
 801459e:	e7a6      	b.n	80144ee <_vfiprintf_r+0xfe>
 80145a0:	2300      	movs	r3, #0
 80145a2:	3401      	adds	r4, #1
 80145a4:	9305      	str	r3, [sp, #20]
 80145a6:	4619      	mov	r1, r3
 80145a8:	f04f 0c0a 	mov.w	ip, #10
 80145ac:	4620      	mov	r0, r4
 80145ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80145b2:	3a30      	subs	r2, #48	; 0x30
 80145b4:	2a09      	cmp	r2, #9
 80145b6:	d903      	bls.n	80145c0 <_vfiprintf_r+0x1d0>
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d0c6      	beq.n	801454a <_vfiprintf_r+0x15a>
 80145bc:	9105      	str	r1, [sp, #20]
 80145be:	e7c4      	b.n	801454a <_vfiprintf_r+0x15a>
 80145c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80145c4:	4604      	mov	r4, r0
 80145c6:	2301      	movs	r3, #1
 80145c8:	e7f0      	b.n	80145ac <_vfiprintf_r+0x1bc>
 80145ca:	ab03      	add	r3, sp, #12
 80145cc:	9300      	str	r3, [sp, #0]
 80145ce:	462a      	mov	r2, r5
 80145d0:	4b12      	ldr	r3, [pc, #72]	; (801461c <_vfiprintf_r+0x22c>)
 80145d2:	a904      	add	r1, sp, #16
 80145d4:	4630      	mov	r0, r6
 80145d6:	f7fd fbb7 	bl	8011d48 <_printf_float>
 80145da:	4607      	mov	r7, r0
 80145dc:	1c78      	adds	r0, r7, #1
 80145de:	d1d6      	bne.n	801458e <_vfiprintf_r+0x19e>
 80145e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80145e2:	07d9      	lsls	r1, r3, #31
 80145e4:	d405      	bmi.n	80145f2 <_vfiprintf_r+0x202>
 80145e6:	89ab      	ldrh	r3, [r5, #12]
 80145e8:	059a      	lsls	r2, r3, #22
 80145ea:	d402      	bmi.n	80145f2 <_vfiprintf_r+0x202>
 80145ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80145ee:	f7fe fa6d 	bl	8012acc <__retarget_lock_release_recursive>
 80145f2:	89ab      	ldrh	r3, [r5, #12]
 80145f4:	065b      	lsls	r3, r3, #25
 80145f6:	f53f af1d 	bmi.w	8014434 <_vfiprintf_r+0x44>
 80145fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80145fc:	e71c      	b.n	8014438 <_vfiprintf_r+0x48>
 80145fe:	ab03      	add	r3, sp, #12
 8014600:	9300      	str	r3, [sp, #0]
 8014602:	462a      	mov	r2, r5
 8014604:	4b05      	ldr	r3, [pc, #20]	; (801461c <_vfiprintf_r+0x22c>)
 8014606:	a904      	add	r1, sp, #16
 8014608:	4630      	mov	r0, r6
 801460a:	f7fd fe41 	bl	8012290 <_printf_i>
 801460e:	e7e4      	b.n	80145da <_vfiprintf_r+0x1ea>
 8014610:	080155b4 	.word	0x080155b4
 8014614:	080155be 	.word	0x080155be
 8014618:	08011d49 	.word	0x08011d49
 801461c:	080143cb 	.word	0x080143cb
 8014620:	080155ba 	.word	0x080155ba

08014624 <__sflush_r>:
 8014624:	898a      	ldrh	r2, [r1, #12]
 8014626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801462a:	4605      	mov	r5, r0
 801462c:	0710      	lsls	r0, r2, #28
 801462e:	460c      	mov	r4, r1
 8014630:	d458      	bmi.n	80146e4 <__sflush_r+0xc0>
 8014632:	684b      	ldr	r3, [r1, #4]
 8014634:	2b00      	cmp	r3, #0
 8014636:	dc05      	bgt.n	8014644 <__sflush_r+0x20>
 8014638:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801463a:	2b00      	cmp	r3, #0
 801463c:	dc02      	bgt.n	8014644 <__sflush_r+0x20>
 801463e:	2000      	movs	r0, #0
 8014640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014644:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014646:	2e00      	cmp	r6, #0
 8014648:	d0f9      	beq.n	801463e <__sflush_r+0x1a>
 801464a:	2300      	movs	r3, #0
 801464c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014650:	682f      	ldr	r7, [r5, #0]
 8014652:	6a21      	ldr	r1, [r4, #32]
 8014654:	602b      	str	r3, [r5, #0]
 8014656:	d032      	beq.n	80146be <__sflush_r+0x9a>
 8014658:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801465a:	89a3      	ldrh	r3, [r4, #12]
 801465c:	075a      	lsls	r2, r3, #29
 801465e:	d505      	bpl.n	801466c <__sflush_r+0x48>
 8014660:	6863      	ldr	r3, [r4, #4]
 8014662:	1ac0      	subs	r0, r0, r3
 8014664:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014666:	b10b      	cbz	r3, 801466c <__sflush_r+0x48>
 8014668:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801466a:	1ac0      	subs	r0, r0, r3
 801466c:	2300      	movs	r3, #0
 801466e:	4602      	mov	r2, r0
 8014670:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014672:	6a21      	ldr	r1, [r4, #32]
 8014674:	4628      	mov	r0, r5
 8014676:	47b0      	blx	r6
 8014678:	1c43      	adds	r3, r0, #1
 801467a:	89a3      	ldrh	r3, [r4, #12]
 801467c:	d106      	bne.n	801468c <__sflush_r+0x68>
 801467e:	6829      	ldr	r1, [r5, #0]
 8014680:	291d      	cmp	r1, #29
 8014682:	d82b      	bhi.n	80146dc <__sflush_r+0xb8>
 8014684:	4a29      	ldr	r2, [pc, #164]	; (801472c <__sflush_r+0x108>)
 8014686:	410a      	asrs	r2, r1
 8014688:	07d6      	lsls	r6, r2, #31
 801468a:	d427      	bmi.n	80146dc <__sflush_r+0xb8>
 801468c:	2200      	movs	r2, #0
 801468e:	6062      	str	r2, [r4, #4]
 8014690:	04d9      	lsls	r1, r3, #19
 8014692:	6922      	ldr	r2, [r4, #16]
 8014694:	6022      	str	r2, [r4, #0]
 8014696:	d504      	bpl.n	80146a2 <__sflush_r+0x7e>
 8014698:	1c42      	adds	r2, r0, #1
 801469a:	d101      	bne.n	80146a0 <__sflush_r+0x7c>
 801469c:	682b      	ldr	r3, [r5, #0]
 801469e:	b903      	cbnz	r3, 80146a2 <__sflush_r+0x7e>
 80146a0:	6560      	str	r0, [r4, #84]	; 0x54
 80146a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80146a4:	602f      	str	r7, [r5, #0]
 80146a6:	2900      	cmp	r1, #0
 80146a8:	d0c9      	beq.n	801463e <__sflush_r+0x1a>
 80146aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80146ae:	4299      	cmp	r1, r3
 80146b0:	d002      	beq.n	80146b8 <__sflush_r+0x94>
 80146b2:	4628      	mov	r0, r5
 80146b4:	f7ff f896 	bl	80137e4 <_free_r>
 80146b8:	2000      	movs	r0, #0
 80146ba:	6360      	str	r0, [r4, #52]	; 0x34
 80146bc:	e7c0      	b.n	8014640 <__sflush_r+0x1c>
 80146be:	2301      	movs	r3, #1
 80146c0:	4628      	mov	r0, r5
 80146c2:	47b0      	blx	r6
 80146c4:	1c41      	adds	r1, r0, #1
 80146c6:	d1c8      	bne.n	801465a <__sflush_r+0x36>
 80146c8:	682b      	ldr	r3, [r5, #0]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d0c5      	beq.n	801465a <__sflush_r+0x36>
 80146ce:	2b1d      	cmp	r3, #29
 80146d0:	d001      	beq.n	80146d6 <__sflush_r+0xb2>
 80146d2:	2b16      	cmp	r3, #22
 80146d4:	d101      	bne.n	80146da <__sflush_r+0xb6>
 80146d6:	602f      	str	r7, [r5, #0]
 80146d8:	e7b1      	b.n	801463e <__sflush_r+0x1a>
 80146da:	89a3      	ldrh	r3, [r4, #12]
 80146dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146e0:	81a3      	strh	r3, [r4, #12]
 80146e2:	e7ad      	b.n	8014640 <__sflush_r+0x1c>
 80146e4:	690f      	ldr	r7, [r1, #16]
 80146e6:	2f00      	cmp	r7, #0
 80146e8:	d0a9      	beq.n	801463e <__sflush_r+0x1a>
 80146ea:	0793      	lsls	r3, r2, #30
 80146ec:	680e      	ldr	r6, [r1, #0]
 80146ee:	bf08      	it	eq
 80146f0:	694b      	ldreq	r3, [r1, #20]
 80146f2:	600f      	str	r7, [r1, #0]
 80146f4:	bf18      	it	ne
 80146f6:	2300      	movne	r3, #0
 80146f8:	eba6 0807 	sub.w	r8, r6, r7
 80146fc:	608b      	str	r3, [r1, #8]
 80146fe:	f1b8 0f00 	cmp.w	r8, #0
 8014702:	dd9c      	ble.n	801463e <__sflush_r+0x1a>
 8014704:	6a21      	ldr	r1, [r4, #32]
 8014706:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014708:	4643      	mov	r3, r8
 801470a:	463a      	mov	r2, r7
 801470c:	4628      	mov	r0, r5
 801470e:	47b0      	blx	r6
 8014710:	2800      	cmp	r0, #0
 8014712:	dc06      	bgt.n	8014722 <__sflush_r+0xfe>
 8014714:	89a3      	ldrh	r3, [r4, #12]
 8014716:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801471a:	81a3      	strh	r3, [r4, #12]
 801471c:	f04f 30ff 	mov.w	r0, #4294967295
 8014720:	e78e      	b.n	8014640 <__sflush_r+0x1c>
 8014722:	4407      	add	r7, r0
 8014724:	eba8 0800 	sub.w	r8, r8, r0
 8014728:	e7e9      	b.n	80146fe <__sflush_r+0xda>
 801472a:	bf00      	nop
 801472c:	dfbffffe 	.word	0xdfbffffe

08014730 <_fflush_r>:
 8014730:	b538      	push	{r3, r4, r5, lr}
 8014732:	690b      	ldr	r3, [r1, #16]
 8014734:	4605      	mov	r5, r0
 8014736:	460c      	mov	r4, r1
 8014738:	b913      	cbnz	r3, 8014740 <_fflush_r+0x10>
 801473a:	2500      	movs	r5, #0
 801473c:	4628      	mov	r0, r5
 801473e:	bd38      	pop	{r3, r4, r5, pc}
 8014740:	b118      	cbz	r0, 801474a <_fflush_r+0x1a>
 8014742:	6a03      	ldr	r3, [r0, #32]
 8014744:	b90b      	cbnz	r3, 801474a <_fflush_r+0x1a>
 8014746:	f7fd ff51 	bl	80125ec <__sinit>
 801474a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d0f3      	beq.n	801473a <_fflush_r+0xa>
 8014752:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014754:	07d0      	lsls	r0, r2, #31
 8014756:	d404      	bmi.n	8014762 <_fflush_r+0x32>
 8014758:	0599      	lsls	r1, r3, #22
 801475a:	d402      	bmi.n	8014762 <_fflush_r+0x32>
 801475c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801475e:	f7fe f9b4 	bl	8012aca <__retarget_lock_acquire_recursive>
 8014762:	4628      	mov	r0, r5
 8014764:	4621      	mov	r1, r4
 8014766:	f7ff ff5d 	bl	8014624 <__sflush_r>
 801476a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801476c:	07da      	lsls	r2, r3, #31
 801476e:	4605      	mov	r5, r0
 8014770:	d4e4      	bmi.n	801473c <_fflush_r+0xc>
 8014772:	89a3      	ldrh	r3, [r4, #12]
 8014774:	059b      	lsls	r3, r3, #22
 8014776:	d4e1      	bmi.n	801473c <_fflush_r+0xc>
 8014778:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801477a:	f7fe f9a7 	bl	8012acc <__retarget_lock_release_recursive>
 801477e:	e7dd      	b.n	801473c <_fflush_r+0xc>

08014780 <__swhatbuf_r>:
 8014780:	b570      	push	{r4, r5, r6, lr}
 8014782:	460c      	mov	r4, r1
 8014784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014788:	2900      	cmp	r1, #0
 801478a:	b096      	sub	sp, #88	; 0x58
 801478c:	4615      	mov	r5, r2
 801478e:	461e      	mov	r6, r3
 8014790:	da0d      	bge.n	80147ae <__swhatbuf_r+0x2e>
 8014792:	89a3      	ldrh	r3, [r4, #12]
 8014794:	f013 0f80 	tst.w	r3, #128	; 0x80
 8014798:	f04f 0100 	mov.w	r1, #0
 801479c:	bf0c      	ite	eq
 801479e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80147a2:	2340      	movne	r3, #64	; 0x40
 80147a4:	2000      	movs	r0, #0
 80147a6:	6031      	str	r1, [r6, #0]
 80147a8:	602b      	str	r3, [r5, #0]
 80147aa:	b016      	add	sp, #88	; 0x58
 80147ac:	bd70      	pop	{r4, r5, r6, pc}
 80147ae:	466a      	mov	r2, sp
 80147b0:	f000 f862 	bl	8014878 <_fstat_r>
 80147b4:	2800      	cmp	r0, #0
 80147b6:	dbec      	blt.n	8014792 <__swhatbuf_r+0x12>
 80147b8:	9901      	ldr	r1, [sp, #4]
 80147ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80147be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80147c2:	4259      	negs	r1, r3
 80147c4:	4159      	adcs	r1, r3
 80147c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80147ca:	e7eb      	b.n	80147a4 <__swhatbuf_r+0x24>

080147cc <__smakebuf_r>:
 80147cc:	898b      	ldrh	r3, [r1, #12]
 80147ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80147d0:	079d      	lsls	r5, r3, #30
 80147d2:	4606      	mov	r6, r0
 80147d4:	460c      	mov	r4, r1
 80147d6:	d507      	bpl.n	80147e8 <__smakebuf_r+0x1c>
 80147d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80147dc:	6023      	str	r3, [r4, #0]
 80147de:	6123      	str	r3, [r4, #16]
 80147e0:	2301      	movs	r3, #1
 80147e2:	6163      	str	r3, [r4, #20]
 80147e4:	b002      	add	sp, #8
 80147e6:	bd70      	pop	{r4, r5, r6, pc}
 80147e8:	ab01      	add	r3, sp, #4
 80147ea:	466a      	mov	r2, sp
 80147ec:	f7ff ffc8 	bl	8014780 <__swhatbuf_r>
 80147f0:	9900      	ldr	r1, [sp, #0]
 80147f2:	4605      	mov	r5, r0
 80147f4:	4630      	mov	r0, r6
 80147f6:	f7ff f869 	bl	80138cc <_malloc_r>
 80147fa:	b948      	cbnz	r0, 8014810 <__smakebuf_r+0x44>
 80147fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014800:	059a      	lsls	r2, r3, #22
 8014802:	d4ef      	bmi.n	80147e4 <__smakebuf_r+0x18>
 8014804:	f023 0303 	bic.w	r3, r3, #3
 8014808:	f043 0302 	orr.w	r3, r3, #2
 801480c:	81a3      	strh	r3, [r4, #12]
 801480e:	e7e3      	b.n	80147d8 <__smakebuf_r+0xc>
 8014810:	89a3      	ldrh	r3, [r4, #12]
 8014812:	6020      	str	r0, [r4, #0]
 8014814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014818:	81a3      	strh	r3, [r4, #12]
 801481a:	9b00      	ldr	r3, [sp, #0]
 801481c:	6163      	str	r3, [r4, #20]
 801481e:	9b01      	ldr	r3, [sp, #4]
 8014820:	6120      	str	r0, [r4, #16]
 8014822:	b15b      	cbz	r3, 801483c <__smakebuf_r+0x70>
 8014824:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014828:	4630      	mov	r0, r6
 801482a:	f000 f837 	bl	801489c <_isatty_r>
 801482e:	b128      	cbz	r0, 801483c <__smakebuf_r+0x70>
 8014830:	89a3      	ldrh	r3, [r4, #12]
 8014832:	f023 0303 	bic.w	r3, r3, #3
 8014836:	f043 0301 	orr.w	r3, r3, #1
 801483a:	81a3      	strh	r3, [r4, #12]
 801483c:	89a3      	ldrh	r3, [r4, #12]
 801483e:	431d      	orrs	r5, r3
 8014840:	81a5      	strh	r5, [r4, #12]
 8014842:	e7cf      	b.n	80147e4 <__smakebuf_r+0x18>

08014844 <memmove>:
 8014844:	4288      	cmp	r0, r1
 8014846:	b510      	push	{r4, lr}
 8014848:	eb01 0402 	add.w	r4, r1, r2
 801484c:	d902      	bls.n	8014854 <memmove+0x10>
 801484e:	4284      	cmp	r4, r0
 8014850:	4623      	mov	r3, r4
 8014852:	d807      	bhi.n	8014864 <memmove+0x20>
 8014854:	1e43      	subs	r3, r0, #1
 8014856:	42a1      	cmp	r1, r4
 8014858:	d008      	beq.n	801486c <memmove+0x28>
 801485a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801485e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014862:	e7f8      	b.n	8014856 <memmove+0x12>
 8014864:	4402      	add	r2, r0
 8014866:	4601      	mov	r1, r0
 8014868:	428a      	cmp	r2, r1
 801486a:	d100      	bne.n	801486e <memmove+0x2a>
 801486c:	bd10      	pop	{r4, pc}
 801486e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014872:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014876:	e7f7      	b.n	8014868 <memmove+0x24>

08014878 <_fstat_r>:
 8014878:	b538      	push	{r3, r4, r5, lr}
 801487a:	4d07      	ldr	r5, [pc, #28]	; (8014898 <_fstat_r+0x20>)
 801487c:	2300      	movs	r3, #0
 801487e:	4604      	mov	r4, r0
 8014880:	4608      	mov	r0, r1
 8014882:	4611      	mov	r1, r2
 8014884:	602b      	str	r3, [r5, #0]
 8014886:	f7f3 fb64 	bl	8007f52 <_fstat>
 801488a:	1c43      	adds	r3, r0, #1
 801488c:	d102      	bne.n	8014894 <_fstat_r+0x1c>
 801488e:	682b      	ldr	r3, [r5, #0]
 8014890:	b103      	cbz	r3, 8014894 <_fstat_r+0x1c>
 8014892:	6023      	str	r3, [r4, #0]
 8014894:	bd38      	pop	{r3, r4, r5, pc}
 8014896:	bf00      	nop
 8014898:	2000cd4c 	.word	0x2000cd4c

0801489c <_isatty_r>:
 801489c:	b538      	push	{r3, r4, r5, lr}
 801489e:	4d06      	ldr	r5, [pc, #24]	; (80148b8 <_isatty_r+0x1c>)
 80148a0:	2300      	movs	r3, #0
 80148a2:	4604      	mov	r4, r0
 80148a4:	4608      	mov	r0, r1
 80148a6:	602b      	str	r3, [r5, #0]
 80148a8:	f7f3 fb63 	bl	8007f72 <_isatty>
 80148ac:	1c43      	adds	r3, r0, #1
 80148ae:	d102      	bne.n	80148b6 <_isatty_r+0x1a>
 80148b0:	682b      	ldr	r3, [r5, #0]
 80148b2:	b103      	cbz	r3, 80148b6 <_isatty_r+0x1a>
 80148b4:	6023      	str	r3, [r4, #0]
 80148b6:	bd38      	pop	{r3, r4, r5, pc}
 80148b8:	2000cd4c 	.word	0x2000cd4c

080148bc <_sbrk_r>:
 80148bc:	b538      	push	{r3, r4, r5, lr}
 80148be:	4d06      	ldr	r5, [pc, #24]	; (80148d8 <_sbrk_r+0x1c>)
 80148c0:	2300      	movs	r3, #0
 80148c2:	4604      	mov	r4, r0
 80148c4:	4608      	mov	r0, r1
 80148c6:	602b      	str	r3, [r5, #0]
 80148c8:	f7f3 fb6c 	bl	8007fa4 <_sbrk>
 80148cc:	1c43      	adds	r3, r0, #1
 80148ce:	d102      	bne.n	80148d6 <_sbrk_r+0x1a>
 80148d0:	682b      	ldr	r3, [r5, #0]
 80148d2:	b103      	cbz	r3, 80148d6 <_sbrk_r+0x1a>
 80148d4:	6023      	str	r3, [r4, #0]
 80148d6:	bd38      	pop	{r3, r4, r5, pc}
 80148d8:	2000cd4c 	.word	0x2000cd4c

080148dc <__assert_func>:
 80148dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80148de:	4614      	mov	r4, r2
 80148e0:	461a      	mov	r2, r3
 80148e2:	4b09      	ldr	r3, [pc, #36]	; (8014908 <__assert_func+0x2c>)
 80148e4:	681b      	ldr	r3, [r3, #0]
 80148e6:	4605      	mov	r5, r0
 80148e8:	68d8      	ldr	r0, [r3, #12]
 80148ea:	b14c      	cbz	r4, 8014900 <__assert_func+0x24>
 80148ec:	4b07      	ldr	r3, [pc, #28]	; (801490c <__assert_func+0x30>)
 80148ee:	9100      	str	r1, [sp, #0]
 80148f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80148f4:	4906      	ldr	r1, [pc, #24]	; (8014910 <__assert_func+0x34>)
 80148f6:	462b      	mov	r3, r5
 80148f8:	f000 f844 	bl	8014984 <fiprintf>
 80148fc:	f000 f854 	bl	80149a8 <abort>
 8014900:	4b04      	ldr	r3, [pc, #16]	; (8014914 <__assert_func+0x38>)
 8014902:	461c      	mov	r4, r3
 8014904:	e7f3      	b.n	80148ee <__assert_func+0x12>
 8014906:	bf00      	nop
 8014908:	20000088 	.word	0x20000088
 801490c:	080155cf 	.word	0x080155cf
 8014910:	080155dc 	.word	0x080155dc
 8014914:	0801560a 	.word	0x0801560a

08014918 <_calloc_r>:
 8014918:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801491a:	fba1 2402 	umull	r2, r4, r1, r2
 801491e:	b94c      	cbnz	r4, 8014934 <_calloc_r+0x1c>
 8014920:	4611      	mov	r1, r2
 8014922:	9201      	str	r2, [sp, #4]
 8014924:	f7fe ffd2 	bl	80138cc <_malloc_r>
 8014928:	9a01      	ldr	r2, [sp, #4]
 801492a:	4605      	mov	r5, r0
 801492c:	b930      	cbnz	r0, 801493c <_calloc_r+0x24>
 801492e:	4628      	mov	r0, r5
 8014930:	b003      	add	sp, #12
 8014932:	bd30      	pop	{r4, r5, pc}
 8014934:	220c      	movs	r2, #12
 8014936:	6002      	str	r2, [r0, #0]
 8014938:	2500      	movs	r5, #0
 801493a:	e7f8      	b.n	801492e <_calloc_r+0x16>
 801493c:	4621      	mov	r1, r4
 801493e:	f7fd fff1 	bl	8012924 <memset>
 8014942:	e7f4      	b.n	801492e <_calloc_r+0x16>

08014944 <__ascii_mbtowc>:
 8014944:	b082      	sub	sp, #8
 8014946:	b901      	cbnz	r1, 801494a <__ascii_mbtowc+0x6>
 8014948:	a901      	add	r1, sp, #4
 801494a:	b142      	cbz	r2, 801495e <__ascii_mbtowc+0x1a>
 801494c:	b14b      	cbz	r3, 8014962 <__ascii_mbtowc+0x1e>
 801494e:	7813      	ldrb	r3, [r2, #0]
 8014950:	600b      	str	r3, [r1, #0]
 8014952:	7812      	ldrb	r2, [r2, #0]
 8014954:	1e10      	subs	r0, r2, #0
 8014956:	bf18      	it	ne
 8014958:	2001      	movne	r0, #1
 801495a:	b002      	add	sp, #8
 801495c:	4770      	bx	lr
 801495e:	4610      	mov	r0, r2
 8014960:	e7fb      	b.n	801495a <__ascii_mbtowc+0x16>
 8014962:	f06f 0001 	mvn.w	r0, #1
 8014966:	e7f8      	b.n	801495a <__ascii_mbtowc+0x16>

08014968 <__ascii_wctomb>:
 8014968:	b149      	cbz	r1, 801497e <__ascii_wctomb+0x16>
 801496a:	2aff      	cmp	r2, #255	; 0xff
 801496c:	bf85      	ittet	hi
 801496e:	238a      	movhi	r3, #138	; 0x8a
 8014970:	6003      	strhi	r3, [r0, #0]
 8014972:	700a      	strbls	r2, [r1, #0]
 8014974:	f04f 30ff 	movhi.w	r0, #4294967295
 8014978:	bf98      	it	ls
 801497a:	2001      	movls	r0, #1
 801497c:	4770      	bx	lr
 801497e:	4608      	mov	r0, r1
 8014980:	4770      	bx	lr
	...

08014984 <fiprintf>:
 8014984:	b40e      	push	{r1, r2, r3}
 8014986:	b503      	push	{r0, r1, lr}
 8014988:	4601      	mov	r1, r0
 801498a:	ab03      	add	r3, sp, #12
 801498c:	4805      	ldr	r0, [pc, #20]	; (80149a4 <fiprintf+0x20>)
 801498e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014992:	6800      	ldr	r0, [r0, #0]
 8014994:	9301      	str	r3, [sp, #4]
 8014996:	f7ff fd2b 	bl	80143f0 <_vfiprintf_r>
 801499a:	b002      	add	sp, #8
 801499c:	f85d eb04 	ldr.w	lr, [sp], #4
 80149a0:	b003      	add	sp, #12
 80149a2:	4770      	bx	lr
 80149a4:	20000088 	.word	0x20000088

080149a8 <abort>:
 80149a8:	b508      	push	{r3, lr}
 80149aa:	2006      	movs	r0, #6
 80149ac:	f000 f82c 	bl	8014a08 <raise>
 80149b0:	2001      	movs	r0, #1
 80149b2:	f7f3 fa7f 	bl	8007eb4 <_exit>

080149b6 <_raise_r>:
 80149b6:	291f      	cmp	r1, #31
 80149b8:	b538      	push	{r3, r4, r5, lr}
 80149ba:	4604      	mov	r4, r0
 80149bc:	460d      	mov	r5, r1
 80149be:	d904      	bls.n	80149ca <_raise_r+0x14>
 80149c0:	2316      	movs	r3, #22
 80149c2:	6003      	str	r3, [r0, #0]
 80149c4:	f04f 30ff 	mov.w	r0, #4294967295
 80149c8:	bd38      	pop	{r3, r4, r5, pc}
 80149ca:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80149cc:	b112      	cbz	r2, 80149d4 <_raise_r+0x1e>
 80149ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80149d2:	b94b      	cbnz	r3, 80149e8 <_raise_r+0x32>
 80149d4:	4620      	mov	r0, r4
 80149d6:	f000 f831 	bl	8014a3c <_getpid_r>
 80149da:	462a      	mov	r2, r5
 80149dc:	4601      	mov	r1, r0
 80149de:	4620      	mov	r0, r4
 80149e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80149e4:	f000 b818 	b.w	8014a18 <_kill_r>
 80149e8:	2b01      	cmp	r3, #1
 80149ea:	d00a      	beq.n	8014a02 <_raise_r+0x4c>
 80149ec:	1c59      	adds	r1, r3, #1
 80149ee:	d103      	bne.n	80149f8 <_raise_r+0x42>
 80149f0:	2316      	movs	r3, #22
 80149f2:	6003      	str	r3, [r0, #0]
 80149f4:	2001      	movs	r0, #1
 80149f6:	e7e7      	b.n	80149c8 <_raise_r+0x12>
 80149f8:	2400      	movs	r4, #0
 80149fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80149fe:	4628      	mov	r0, r5
 8014a00:	4798      	blx	r3
 8014a02:	2000      	movs	r0, #0
 8014a04:	e7e0      	b.n	80149c8 <_raise_r+0x12>
	...

08014a08 <raise>:
 8014a08:	4b02      	ldr	r3, [pc, #8]	; (8014a14 <raise+0xc>)
 8014a0a:	4601      	mov	r1, r0
 8014a0c:	6818      	ldr	r0, [r3, #0]
 8014a0e:	f7ff bfd2 	b.w	80149b6 <_raise_r>
 8014a12:	bf00      	nop
 8014a14:	20000088 	.word	0x20000088

08014a18 <_kill_r>:
 8014a18:	b538      	push	{r3, r4, r5, lr}
 8014a1a:	4d07      	ldr	r5, [pc, #28]	; (8014a38 <_kill_r+0x20>)
 8014a1c:	2300      	movs	r3, #0
 8014a1e:	4604      	mov	r4, r0
 8014a20:	4608      	mov	r0, r1
 8014a22:	4611      	mov	r1, r2
 8014a24:	602b      	str	r3, [r5, #0]
 8014a26:	f7f3 fa35 	bl	8007e94 <_kill>
 8014a2a:	1c43      	adds	r3, r0, #1
 8014a2c:	d102      	bne.n	8014a34 <_kill_r+0x1c>
 8014a2e:	682b      	ldr	r3, [r5, #0]
 8014a30:	b103      	cbz	r3, 8014a34 <_kill_r+0x1c>
 8014a32:	6023      	str	r3, [r4, #0]
 8014a34:	bd38      	pop	{r3, r4, r5, pc}
 8014a36:	bf00      	nop
 8014a38:	2000cd4c 	.word	0x2000cd4c

08014a3c <_getpid_r>:
 8014a3c:	f7f3 ba22 	b.w	8007e84 <_getpid>

08014a40 <_init>:
 8014a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a42:	bf00      	nop
 8014a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a46:	bc08      	pop	{r3}
 8014a48:	469e      	mov	lr, r3
 8014a4a:	4770      	bx	lr

08014a4c <_fini>:
 8014a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a4e:	bf00      	nop
 8014a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a52:	bc08      	pop	{r3}
 8014a54:	469e      	mov	lr, r3
 8014a56:	4770      	bx	lr
