{
  "design": {
    "design_info": {
      "boundary_crc": "0x8D527C5CFF041A54",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../Test_DDR.gen/sources_1/bd/uBlazeDDR",
      "name": "uBlazeDDR",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "mig_7series_0": "",
      "axi_traffic_gen_0": "",
      "axi_smc": "",
      "rst_mig_7series_0_81M": ""
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddr3_sdram_dq",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr3_sdram_dqs_p",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr3_sdram_dqs_n",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr3_sdram_addr",
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr3_sdram_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "ddr3_sdram_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "ddr3_sdram_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "ddr3_sdram_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr3_sdram_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "ddr3_sdram_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "ddr3_sdram_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr3_sdram_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddr3_sdram_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr3_sdram_dm",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr3_sdram_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "clk_ref_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "uBlazeDDR_clk_ref_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sys_clk_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "uBlazeDDR_sys_clk_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "uBlazeDDR_mig_7series_0_1",
        "xci_path": "ip\\uBlazeDDR_mig_7series_0_1\\uBlazeDDR_mig_7series_0_1.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr3_sdram"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "axi_traffic_gen_0": {
        "vlnv": "xilinx.com:ip:axi_traffic_gen:3.0",
        "xci_name": "uBlazeDDR_axi_traffic_gen_0_0",
        "xci_path": "ip\\uBlazeDDR_axi_traffic_gen_0_0\\uBlazeDDR_axi_traffic_gen_0_0.xci",
        "inst_hier_path": "axi_traffic_gen_0",
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "uBlazeDDR_axi_smc_0",
        "xci_path": "ip\\uBlazeDDR_axi_smc_0\\uBlazeDDR_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "7"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "7"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "7"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "7"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "rst_mig_7series_0_81M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "uBlazeDDR_rst_mig_7series_0_81M_0",
        "xci_path": "ip\\uBlazeDDR_rst_mig_7series_0_81M_0\\uBlazeDDR_rst_mig_7series_0_81M_0.xci",
        "inst_hier_path": "rst_mig_7series_0_81M"
      }
    },
    "interface_nets": {
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_traffic_gen_0_M_AXI": {
        "interface_ports": [
          "axi_traffic_gen_0/M_AXI",
          "axi_smc/S00_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr3_sdram",
          "mig_7series_0/DDR3"
        ]
      }
    },
    "nets": {
      "clk_ref_i_1": {
        "ports": [
          "clk_ref_i",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_81M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_smc/aclk",
          "rst_mig_7series_0_81M/slowest_sync_clk",
          "axi_traffic_gen_0/s_axi_aclk"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_81M/ext_reset_in"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "mig_7series_0/sys_rst"
        ]
      },
      "rst_mig_7series_0_81M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_81M/peripheral_aresetn",
          "mig_7series_0/aresetn",
          "axi_traffic_gen_0/s_axi_aresetn",
          "axi_smc/aresetn"
        ]
      },
      "sys_clk_i_1": {
        "ports": [
          "sys_clk_i",
          "mig_7series_0/sys_clk_i"
        ]
      }
    },
    "addressing": {
      "/axi_traffic_gen_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}