* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Jan 28 2020 14:30:53

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : tli.n29_cascade_
T_6_23_wire_logic_cluster/lc_4/ltout
T_6_23_wire_logic_cluster/lc_5/in_2

End 

Net : tli.n17_cascade_
T_6_23_wire_logic_cluster/lc_3/ltout
T_6_23_wire_logic_cluster/lc_4/in_2

End 

Net : tli.current_14__N_89
T_6_23_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g1_5
T_6_23_wire_logic_cluster/lc_1/in_3

T_6_23_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g1_5
T_6_23_wire_logic_cluster/lc_7/in_3

End 

Net : tli.delay_counter_5_N
T_7_22_wire_logic_cluster/lc_5/out
T_6_22_lc_trk_g2_5
T_6_22_wire_logic_cluster/lc_4/in_1

T_7_22_wire_logic_cluster/lc_5/out
T_7_22_lc_trk_g1_5
T_7_22_wire_logic_cluster/lc_5/in_1

End 

Net : tli.n10_cascade_
T_6_22_wire_logic_cluster/lc_4/ltout
T_6_22_wire_logic_cluster/lc_5/in_2

End 

Net : tli.n16
T_6_22_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g0_5
T_6_23_wire_logic_cluster/lc_2/in_3

End 

Net : tli.n22_cascade_
T_6_23_wire_logic_cluster/lc_2/ltout
T_6_23_wire_logic_cluster/lc_3/in_2

End 

Net : tli.n804
T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_sp4_v_t_46
T_7_21_sp4_v_t_42
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_46
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_0/cen

End 

Net : tli.delay_counter_4_N
T_7_22_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g3_4
T_6_22_wire_logic_cluster/lc_4/in_3

T_7_22_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g3_4
T_7_22_wire_logic_cluster/lc_4/in_1

End 

Net : tli.delay_counter_6_N
T_7_22_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g1_6
T_7_22_wire_logic_cluster/lc_6/in_1

End 

Net : tli.n15
T_6_22_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g1_0
T_6_23_wire_logic_cluster/lc_2/in_1

End 

Net : tli.delay_counter_2_N
T_7_22_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g3_2
T_6_22_wire_logic_cluster/lc_0/in_1

T_7_22_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g1_2
T_7_22_wire_logic_cluster/lc_2/in_1

End 

Net : tli.delay_counter_8_N
T_7_23_wire_logic_cluster/lc_0/out
T_6_22_lc_trk_g2_0
T_6_22_input_2_0
T_6_22_wire_logic_cluster/lc_0/in_2

T_7_23_wire_logic_cluster/lc_0/out
T_7_23_lc_trk_g3_0
T_7_23_wire_logic_cluster/lc_0/in_1

End 

Net : tli.delay_counter_0_N
T_7_22_wire_logic_cluster/lc_0/out
T_6_22_lc_trk_g3_0
T_6_22_wire_logic_cluster/lc_5/in_0

T_7_22_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g3_0
T_7_22_wire_logic_cluster/lc_0/in_1

End 

Net : tli.delay_counter_1_N
T_7_22_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g2_1
T_6_22_wire_logic_cluster/lc_0/in_3

T_7_22_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g3_1
T_7_22_wire_logic_cluster/lc_1/in_1

End 

Net : tli.delay_counter_3_N
T_7_22_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g3_3
T_6_22_wire_logic_cluster/lc_5/in_1

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_lc_trk_g1_3
T_7_22_wire_logic_cluster/lc_3/in_1

End 

Net : tli.delay_counter_7_N
T_7_22_wire_logic_cluster/lc_7/out
T_6_22_lc_trk_g3_7
T_6_22_wire_logic_cluster/lc_5/in_3

T_7_22_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_7/in_1

End 

Net : tli.n1047
T_7_25_wire_logic_cluster/lc_6/cout
T_7_25_wire_logic_cluster/lc_7/in_3

End 

Net : tli.n1046
T_7_25_wire_logic_cluster/lc_5/cout
T_7_25_wire_logic_cluster/lc_6/in_3

Net : tli.n10_adj_301
T_6_23_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g2_0
T_6_23_wire_logic_cluster/lc_3/in_3

End 

Net : tli.delay_counter_12_N
T_7_23_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g2_4
T_6_23_wire_logic_cluster/lc_0/in_0

T_7_23_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g3_4
T_7_23_wire_logic_cluster/lc_4/in_1

End 

Net : tli.delay_counter_13_N
T_7_23_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g2_5
T_6_23_wire_logic_cluster/lc_0/in_1

T_7_23_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g1_5
T_7_23_wire_logic_cluster/lc_5/in_1

End 

Net : tli.delay_counter_11_N
T_7_23_wire_logic_cluster/lc_3/out
T_6_23_lc_trk_g3_3
T_6_23_input_2_0
T_6_23_wire_logic_cluster/lc_0/in_2

T_7_23_wire_logic_cluster/lc_3/out
T_7_23_lc_trk_g1_3
T_7_23_wire_logic_cluster/lc_3/in_1

End 

Net : tli.n1045
T_7_25_wire_logic_cluster/lc_4/cout
T_7_25_wire_logic_cluster/lc_5/in_3

Net : delay_counter_15_N_keep
T_7_23_wire_logic_cluster/lc_7/out
T_6_23_lc_trk_g2_7
T_6_23_wire_logic_cluster/lc_0/in_3

T_7_23_wire_logic_cluster/lc_7/out
T_7_23_lc_trk_g3_7
T_7_23_wire_logic_cluster/lc_7/in_1

T_7_23_wire_logic_cluster/lc_7/out
T_7_23_sp4_h_l_3
T_9_23_lc_trk_g2_6
T_9_23_wire_logic_cluster/lc_3/in_3

End 

Net : tli.current_14__N_89_cascade_
T_6_23_wire_logic_cluster/lc_5/ltout
T_6_23_wire_logic_cluster/lc_6/in_2

End 

Net : tli.n841
T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_18_sp4_v_t_41
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_18_sp4_v_t_41
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_18_sp4_v_t_41
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_18_sp4_v_t_41
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_18_sp4_v_t_41
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_18_sp4_v_t_41
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_18_sp4_v_t_41
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_18_sp4_v_t_41
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_5/s_r

T_6_23_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g0_6
T_6_24_input_2_0
T_6_24_wire_logic_cluster/lc_0/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g0_6
T_6_24_input_2_4
T_6_24_wire_logic_cluster/lc_4/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g0_6
T_6_24_input_2_2
T_6_24_wire_logic_cluster/lc_2/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g0_6
T_6_22_input_2_2
T_6_22_wire_logic_cluster/lc_2/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g0_6
T_6_22_input_2_6
T_6_22_wire_logic_cluster/lc_6/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g0_6
T_5_24_input_2_6
T_5_24_wire_logic_cluster/lc_6/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g0_6
T_6_24_wire_logic_cluster/lc_3/in_3

T_6_23_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g0_6
T_6_24_wire_logic_cluster/lc_1/in_3

T_6_23_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g0_6
T_6_24_wire_logic_cluster/lc_7/in_3

T_6_23_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g0_6
T_6_22_wire_logic_cluster/lc_1/in_3

T_6_23_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g0_6
T_6_22_wire_logic_cluster/lc_7/in_3

T_6_23_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g0_6
T_6_22_wire_logic_cluster/lc_3/in_3

T_6_23_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g0_6
T_5_24_wire_logic_cluster/lc_7/in_3

End 

Net : tli.n1044
T_7_25_wire_logic_cluster/lc_3/cout
T_7_25_wire_logic_cluster/lc_4/in_3

Net : tli.n28
T_6_24_wire_logic_cluster/lc_5/out
T_6_22_sp4_v_t_39
T_6_23_lc_trk_g3_7
T_6_23_wire_logic_cluster/lc_5/in_1

End 

Net : tli.delay_counter_20
T_7_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g3_4
T_6_24_wire_logic_cluster/lc_5/in_0

T_7_24_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g3_4
T_7_24_wire_logic_cluster/lc_4/in_1

End 

Net : tli.delay_counter_24
T_7_25_wire_logic_cluster/lc_0/out
T_6_24_lc_trk_g2_0
T_6_24_wire_logic_cluster/lc_5/in_1

T_7_25_wire_logic_cluster/lc_0/out
T_7_25_lc_trk_g3_0
T_7_25_wire_logic_cluster/lc_0/in_1

End 

Net : tli.delay_counter_18
T_7_24_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g3_2
T_6_24_input_2_5
T_6_24_wire_logic_cluster/lc_5/in_2

T_7_24_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g1_2
T_7_24_wire_logic_cluster/lc_2/in_1

End 

Net : tli.delay_counter_25
T_7_25_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g3_1
T_6_25_wire_logic_cluster/lc_0/in_0

T_7_25_wire_logic_cluster/lc_1/out
T_7_25_lc_trk_g3_1
T_7_25_wire_logic_cluster/lc_1/in_1

End 

Net : tli.n27
T_6_25_wire_logic_cluster/lc_0/out
T_7_21_sp4_v_t_36
T_6_23_lc_trk_g1_1
T_6_23_wire_logic_cluster/lc_5/in_3

End 

Net : tli.n1043
T_7_25_wire_logic_cluster/lc_2/cout
T_7_25_wire_logic_cluster/lc_3/in_3

Net : tli.n26
T_6_24_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g1_6
T_6_23_wire_logic_cluster/lc_4/in_3

End 

Net : tli.delay_counter_23
T_7_24_wire_logic_cluster/lc_7/out
T_6_24_lc_trk_g3_7
T_6_24_wire_logic_cluster/lc_6/in_0

T_7_24_wire_logic_cluster/lc_7/out
T_7_24_lc_trk_g3_7
T_7_24_wire_logic_cluster/lc_7/in_1

End 

Net : tli.delay_counter_30
T_7_25_wire_logic_cluster/lc_6/out
T_6_25_lc_trk_g3_6
T_6_25_wire_logic_cluster/lc_0/in_1

T_7_25_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g1_6
T_7_25_wire_logic_cluster/lc_6/in_1

End 

Net : tli.delay_counter_21
T_7_24_wire_logic_cluster/lc_5/out
T_6_24_lc_trk_g3_5
T_6_24_wire_logic_cluster/lc_5/in_3

T_7_24_wire_logic_cluster/lc_5/out
T_7_24_lc_trk_g1_5
T_7_24_wire_logic_cluster/lc_5/in_1

End 

Net : tli.delay_counter_17
T_7_24_wire_logic_cluster/lc_1/out
T_6_24_lc_trk_g2_1
T_6_24_wire_logic_cluster/lc_6/in_1

T_7_24_wire_logic_cluster/lc_1/out
T_7_24_lc_trk_g3_1
T_7_24_wire_logic_cluster/lc_1/in_1

End 

Net : tli.delay_counter_27
T_7_25_wire_logic_cluster/lc_3/out
T_6_25_lc_trk_g3_3
T_6_25_input_2_0
T_6_25_wire_logic_cluster/lc_0/in_2

T_7_25_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g3_3
T_7_25_wire_logic_cluster/lc_3/in_1

End 

Net : tli.delay_counter_26
T_7_25_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g2_2
T_6_24_input_2_6
T_6_24_wire_logic_cluster/lc_6/in_2

T_7_25_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g1_2
T_7_25_wire_logic_cluster/lc_2/in_1

End 

Net : tli.delay_counter_28
T_7_25_wire_logic_cluster/lc_4/out
T_6_25_lc_trk_g3_4
T_6_25_wire_logic_cluster/lc_0/in_3

T_7_25_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g3_4
T_7_25_wire_logic_cluster/lc_4/in_1

End 

Net : tli.n1042
T_7_25_wire_logic_cluster/lc_1/cout
T_7_25_wire_logic_cluster/lc_2/in_3

Net : tli.delay_counter_19
T_7_24_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g2_3
T_6_24_wire_logic_cluster/lc_6/in_3

T_7_24_wire_logic_cluster/lc_3/out
T_7_24_lc_trk_g1_3
T_7_24_wire_logic_cluster/lc_3/in_1

End 

Net : tli.delay_counter_10_N
T_7_23_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g2_2
T_6_23_wire_logic_cluster/lc_2/in_0

T_7_23_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g1_2
T_7_23_wire_logic_cluster/lc_2/in_1

End 

Net : tli.n1041
T_7_25_wire_logic_cluster/lc_0/cout
T_7_25_wire_logic_cluster/lc_1/in_3

Net : n1016
T_5_24_wire_logic_cluster/lc_0/cout
T_5_24_wire_logic_cluster/lc_1/in_3

End 

Net : n26
T_5_21_wire_logic_cluster/lc_0/out
T_5_21_lc_trk_g3_0
T_5_21_wire_logic_cluster/lc_0/in_1

End 

Net : tli.delay_counter_29
T_7_25_wire_logic_cluster/lc_5/out
T_7_23_sp4_v_t_39
T_4_23_sp4_h_l_8
T_6_23_lc_trk_g3_5
T_6_23_wire_logic_cluster/lc_4/in_0

T_7_25_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g3_5
T_7_25_wire_logic_cluster/lc_5/in_1

End 

Net : tli.delay_counter_9_N
T_7_23_wire_logic_cluster/lc_1/out
T_6_23_lc_trk_g3_1
T_6_23_input_2_2
T_6_23_wire_logic_cluster/lc_2/in_2

T_7_23_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_7_25_0_
T_7_25_wire_logic_cluster/carry_in_mux/cout
T_7_25_wire_logic_cluster/lc_0/in_3

Net : bfn_5_24_0_
T_5_24_wire_logic_cluster/carry_in_mux/cout
T_5_24_wire_logic_cluster/lc_0/in_3

Net : n25
T_5_21_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_1/in_1

End 

Net : n24
T_5_21_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g1_2
T_5_21_wire_logic_cluster/lc_2/in_1

End 

Net : tli.delay_counter_16
T_7_24_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g3_0
T_6_23_wire_logic_cluster/lc_3/in_0

T_7_24_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g3_0
T_7_24_wire_logic_cluster/lc_0/in_1

End 

Net : tli.delay_counter_31
T_7_25_wire_logic_cluster/lc_7/out
T_7_23_sp4_v_t_43
T_4_23_sp4_h_l_6
T_6_23_lc_trk_g2_3
T_6_23_wire_logic_cluster/lc_5/in_0

T_7_25_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g1_7
T_7_25_wire_logic_cluster/lc_7/in_1

End 

Net : tli.delay_counter_14_N
T_7_23_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g2_6
T_6_23_wire_logic_cluster/lc_3/in_1

T_7_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g1_6
T_7_23_wire_logic_cluster/lc_6/in_1

End 

Net : n23
T_5_21_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g1_3
T_5_21_wire_logic_cluster/lc_3/in_1

End 

Net : tli.n1039
T_7_24_wire_logic_cluster/lc_6/cout
T_7_24_wire_logic_cluster/lc_7/in_3

Net : n1014
T_5_23_wire_logic_cluster/lc_6/cout
T_5_23_wire_logic_cluster/lc_7/in_3

Net : n22
T_5_21_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g3_4
T_5_21_wire_logic_cluster/lc_4/in_1

End 

Net : tli.n1038
T_7_24_wire_logic_cluster/lc_5/cout
T_7_24_wire_logic_cluster/lc_6/in_3

Net : n1013
T_5_23_wire_logic_cluster/lc_5/cout
T_5_23_wire_logic_cluster/lc_6/in_3

Net : n21
T_5_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g1_5
T_5_21_wire_logic_cluster/lc_5/in_1

End 

Net : tli.delay_counter_22
T_7_24_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g3_6
T_6_23_wire_logic_cluster/lc_4/in_1

T_7_24_wire_logic_cluster/lc_6/out
T_7_24_lc_trk_g1_6
T_7_24_wire_logic_cluster/lc_6/in_1

End 

Net : n1012
T_5_23_wire_logic_cluster/lc_4/cout
T_5_23_wire_logic_cluster/lc_5/in_3

Net : tli.n1037
T_7_24_wire_logic_cluster/lc_4/cout
T_7_24_wire_logic_cluster/lc_5/in_3

Net : n20
T_5_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g1_6
T_5_21_wire_logic_cluster/lc_6/in_1

End 

Net : tli.n1036
T_7_24_wire_logic_cluster/lc_3/cout
T_7_24_wire_logic_cluster/lc_4/in_3

Net : n1011
T_5_23_wire_logic_cluster/lc_3/cout
T_5_23_wire_logic_cluster/lc_4/in_3

Net : n19
T_5_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_7/in_1

End 

Net : tli.n1035
T_7_24_wire_logic_cluster/lc_2/cout
T_7_24_wire_logic_cluster/lc_3/in_3

Net : n1010
T_5_23_wire_logic_cluster/lc_2/cout
T_5_23_wire_logic_cluster/lc_3/in_3

Net : n1009
T_5_23_wire_logic_cluster/lc_1/cout
T_5_23_wire_logic_cluster/lc_2/in_3

Net : tli.n1034
T_7_24_wire_logic_cluster/lc_1/cout
T_7_24_wire_logic_cluster/lc_2/in_3

Net : n1008
T_5_23_wire_logic_cluster/lc_0/cout
T_5_23_wire_logic_cluster/lc_1/in_3

Net : tli.n1033
T_7_24_wire_logic_cluster/lc_0/cout
T_7_24_wire_logic_cluster/lc_1/in_3

Net : n18
T_5_22_wire_logic_cluster/lc_0/out
T_5_22_lc_trk_g3_0
T_5_22_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_7_24_0_
T_7_24_wire_logic_cluster/carry_in_mux/cout
T_7_24_wire_logic_cluster/lc_0/in_3

Net : bfn_5_23_0_
T_5_23_wire_logic_cluster/carry_in_mux/cout
T_5_23_wire_logic_cluster/lc_0/in_3

Net : n17
T_5_22_wire_logic_cluster/lc_1/out
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_1/in_1

End 

Net : n16
T_5_22_wire_logic_cluster/lc_2/out
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_2/in_1

End 

Net : n15
T_5_22_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g1_3
T_5_22_wire_logic_cluster/lc_3/in_1

End 

Net : tli.n1031
T_7_23_wire_logic_cluster/lc_6/cout
T_7_23_wire_logic_cluster/lc_7/in_3

Net : n1006
T_5_22_wire_logic_cluster/lc_6/cout
T_5_22_wire_logic_cluster/lc_7/in_3

Net : n14
T_5_22_wire_logic_cluster/lc_4/out
T_5_22_lc_trk_g3_4
T_5_22_wire_logic_cluster/lc_4/in_1

End 

Net : tli.n1030
T_7_23_wire_logic_cluster/lc_5/cout
T_7_23_wire_logic_cluster/lc_6/in_3

Net : n1005
T_5_22_wire_logic_cluster/lc_5/cout
T_5_22_wire_logic_cluster/lc_6/in_3

Net : n13
T_5_22_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g1_5
T_5_22_wire_logic_cluster/lc_5/in_1

End 

Net : tli.n1029
T_7_23_wire_logic_cluster/lc_4/cout
T_7_23_wire_logic_cluster/lc_5/in_3

Net : n1004
T_5_22_wire_logic_cluster/lc_4/cout
T_5_22_wire_logic_cluster/lc_5/in_3

Net : n12
T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g1_6
T_5_22_wire_logic_cluster/lc_6/in_1

End 

Net : tli.n1028
T_7_23_wire_logic_cluster/lc_3/cout
T_7_23_wire_logic_cluster/lc_4/in_3

Net : n1003
T_5_22_wire_logic_cluster/lc_3/cout
T_5_22_wire_logic_cluster/lc_4/in_3

Net : n11
T_5_22_wire_logic_cluster/lc_7/out
T_5_22_lc_trk_g3_7
T_5_22_wire_logic_cluster/lc_7/in_1

End 

Net : tli.n1027
T_7_23_wire_logic_cluster/lc_2/cout
T_7_23_wire_logic_cluster/lc_3/in_3

Net : n1002
T_5_22_wire_logic_cluster/lc_2/cout
T_5_22_wire_logic_cluster/lc_3/in_3

Net : n1001
T_5_22_wire_logic_cluster/lc_1/cout
T_5_22_wire_logic_cluster/lc_2/in_3

Net : tli.n1026
T_7_23_wire_logic_cluster/lc_1/cout
T_7_23_wire_logic_cluster/lc_2/in_3

Net : n1000
T_5_22_wire_logic_cluster/lc_0/cout
T_5_22_wire_logic_cluster/lc_1/in_3

Net : tli.n1025
T_7_23_wire_logic_cluster/lc_0/cout
T_7_23_wire_logic_cluster/lc_1/in_3

Net : n10
T_5_23_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g3_0
T_5_23_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_5_22_0_
T_5_22_wire_logic_cluster/carry_in_mux/cout
T_5_22_wire_logic_cluster/lc_0/in_3

Net : bfn_7_23_0_
T_7_23_wire_logic_cluster/carry_in_mux/cout
T_7_23_wire_logic_cluster/lc_0/in_3

Net : n9
T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g3_1
T_5_23_wire_logic_cluster/lc_1/in_1

End 

Net : n8
T_5_23_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g1_2
T_5_23_wire_logic_cluster/lc_2/in_1

End 

Net : n7
T_5_23_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_3/in_1

End 

Net : tli.n1023
T_7_22_wire_logic_cluster/lc_6/cout
T_7_22_wire_logic_cluster/lc_7/in_3

Net : n998
T_5_21_wire_logic_cluster/lc_6/cout
T_5_21_wire_logic_cluster/lc_7/in_3

Net : n6
T_5_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g3_4
T_5_23_wire_logic_cluster/lc_4/in_1

End 

Net : n997
T_5_21_wire_logic_cluster/lc_5/cout
T_5_21_wire_logic_cluster/lc_6/in_3

Net : tli.n1022
T_7_22_wire_logic_cluster/lc_5/cout
T_7_22_wire_logic_cluster/lc_6/in_3

Net : blink_counter_21
T_5_23_wire_logic_cluster/lc_5/out
T_5_23_lc_trk_g1_5
T_5_23_wire_logic_cluster/lc_5/in_1

T_5_23_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g1_5
T_5_24_wire_logic_cluster/lc_4/in_0

T_5_23_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g1_5
T_5_24_wire_logic_cluster/lc_5/in_3

End 

Net : n996
T_5_21_wire_logic_cluster/lc_4/cout
T_5_21_wire_logic_cluster/lc_5/in_3

Net : tli.n1021
T_7_22_wire_logic_cluster/lc_4/cout
T_7_22_wire_logic_cluster/lc_5/in_3

Net : blink_counter_22
T_5_23_wire_logic_cluster/lc_6/out
T_5_23_lc_trk_g1_6
T_5_23_wire_logic_cluster/lc_6/in_1

T_5_23_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_41
T_5_24_lc_trk_g1_1
T_5_24_input_2_4
T_5_24_wire_logic_cluster/lc_4/in_2

T_5_23_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_41
T_5_24_lc_trk_g1_1
T_5_24_wire_logic_cluster/lc_5/in_1

End 

Net : n995
T_5_21_wire_logic_cluster/lc_3/cout
T_5_21_wire_logic_cluster/lc_4/in_3

Net : tli.n1020
T_7_22_wire_logic_cluster/lc_3/cout
T_7_22_wire_logic_cluster/lc_4/in_3

Net : blink_counter_23
T_5_23_wire_logic_cluster/lc_7/out
T_5_23_lc_trk_g3_7
T_5_23_wire_logic_cluster/lc_7/in_1

T_5_23_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g0_7
T_5_24_wire_logic_cluster/lc_4/in_3

T_5_23_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g0_7
T_5_24_wire_logic_cluster/lc_5/in_0

End 

Net : n994
T_5_21_wire_logic_cluster/lc_2/cout
T_5_21_wire_logic_cluster/lc_3/in_3

Net : tli.n1019
T_7_22_wire_logic_cluster/lc_2/cout
T_7_22_wire_logic_cluster/lc_3/in_3

Net : wren_N_keep
T_6_23_wire_logic_cluster/lc_7/out
T_4_23_sp12_h_l_1
T_9_23_lc_trk_g0_5
T_9_23_wire_logic_cluster/lc_3/in_0

End 

Net : tli.n1018
T_7_22_wire_logic_cluster/lc_1/cout
T_7_22_wire_logic_cluster/lc_2/in_3

Net : n993
T_5_21_wire_logic_cluster/lc_1/cout
T_5_21_wire_logic_cluster/lc_2/in_3

Net : n992
T_5_21_wire_logic_cluster/lc_0/cout
T_5_21_wire_logic_cluster/lc_1/in_3

Net : tli.n1017
T_7_22_wire_logic_cluster/lc_0/cout
T_7_22_wire_logic_cluster/lc_1/in_3

Net : blink_counter_24
T_5_24_wire_logic_cluster/lc_0/out
T_5_24_lc_trk_g3_0
T_5_24_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_0/out
T_5_24_lc_trk_g3_0
T_5_24_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_0/out
T_5_24_lc_trk_g3_0
T_5_24_input_2_5
T_5_24_wire_logic_cluster/lc_5/in_2

End 

Net : tli.spi.spi_2x_ce_gen_proc_clk_cnt_0
T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_2/in_0

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_6/in_0

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_5/in_3

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_7/in_3

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_3/in_3

End 

Net : tli.spi.spi_2x_ce_gen_proc_clk_cnt_1
T_4_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g3_2
T_4_21_wire_logic_cluster/lc_3/in_0

T_4_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g3_2
T_4_21_wire_logic_cluster/lc_5/in_0

T_4_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g3_2
T_4_21_wire_logic_cluster/lc_2/in_3

T_4_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g3_2
T_4_21_wire_logic_cluster/lc_6/in_3

End 

Net : spi_2x_ce
T_4_21_wire_logic_cluster/lc_5/out
T_4_21_lc_trk_g3_5
T_4_21_wire_logic_cluster/lc_4/in_0

T_4_21_wire_logic_cluster/lc_5/out
T_4_21_lc_trk_g2_5
T_4_21_wire_logic_cluster/lc_0/in_1

End 

Net : n368
T_4_21_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_4/in_1

End 

Net : tli.spi.spi_2x_ce_gen_proc_clk_cnt_2
T_4_21_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g1_3
T_4_21_wire_logic_cluster/lc_5/in_1

T_4_21_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g1_3
T_4_21_wire_logic_cluster/lc_3/in_1

T_4_21_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g1_3
T_4_21_input_2_6
T_4_21_wire_logic_cluster/lc_6/in_2

End 

Net : di_reg_15
T_9_23_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_3/in_1

End 

Net : tli.spi.spi_2x_ce_gen_proc_clk_cnt_3
T_4_21_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g1_6
T_4_21_wire_logic_cluster/lc_6/in_1

T_4_21_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g1_6
T_4_21_input_2_5
T_4_21_wire_logic_cluster/lc_5/in_2

End 

Net : blink_counter_25
T_5_24_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g3_1
T_5_24_wire_logic_cluster/lc_1/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g3_1
T_5_24_wire_logic_cluster/lc_2/in_0

End 

Net : n164
T_6_24_wire_logic_cluster/lc_1/out
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_1/in_1

End 

Net : n162
T_6_24_wire_logic_cluster/lc_7/out
T_6_24_lc_trk_g1_7
T_6_24_wire_logic_cluster/lc_7/in_1

End 

Net : n160
T_6_22_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_1/in_1

End 

Net : n158
T_6_22_wire_logic_cluster/lc_7/out
T_6_22_lc_trk_g1_7
T_6_22_wire_logic_cluster/lc_7/in_1

End 

Net : n152
T_6_22_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g1_3
T_6_22_wire_logic_cluster/lc_3/in_1

End 

Net : n150
T_6_24_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_3/in_1

End 

Net : n148
T_5_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g1_7
T_5_24_wire_logic_cluster/lc_7/in_1

End 

Net : n146
T_6_24_wire_logic_cluster/lc_0/out
T_6_24_lc_trk_g1_0
T_6_24_wire_logic_cluster/lc_0/in_3

End 

Net : n144
T_6_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g1_4
T_6_24_wire_logic_cluster/lc_4/in_3

End 

Net : n154
T_6_22_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g3_6
T_6_22_wire_logic_cluster/lc_6/in_3

End 

Net : n156
T_6_22_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g1_2
T_6_22_wire_logic_cluster/lc_2/in_3

End 

Net : n370
T_4_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g1_0
T_4_21_wire_logic_cluster/lc_0/in_3

T_4_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g1_0
T_4_21_wire_logic_cluster/lc_4/in_3

End 

Net : n166
T_6_24_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g1_2
T_6_24_wire_logic_cluster/lc_2/in_3

End 

Net : n168
T_5_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g3_6
T_5_24_wire_logic_cluster/lc_6/in_3

End 

Net : CONSTANT_ONE_NET
T_10_17_wire_logic_cluster/lc_6/out
T_10_11_sp12_v_t_23
T_0_23_span12_horz_4
T_6_23_lc_trk_g0_0
T_6_23_wire_logic_cluster/lc_6/in_0

T_10_17_wire_logic_cluster/lc_6/out
T_10_11_sp12_v_t_23
T_0_23_span12_horz_4
T_6_23_lc_trk_g0_0
T_6_23_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_11_sp12_v_t_23
T_0_23_span12_horz_4
T_6_23_lc_trk_g0_0
T_6_23_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp12_h_l_0
T_21_17_sp12_h_l_0
T_30_17_sp4_h_l_11
T_33_17_lc_trk_g0_6
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK_pad_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_vert_t_12
T_0_24_span4_vert_t_12
T_0_20_span4_vert_t_12
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : CLK_N
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_23_wire_logic_cluster/lc_3/clk

End 

Net : n1084
T_5_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g2_5
T_5_24_wire_logic_cluster/lc_2/in_3

End 

Net : n1083
T_5_24_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g1_4
T_5_24_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_7_22_0_
Net : bfn_5_21_0_
Net : LED_c
T_5_24_wire_logic_cluster/lc_2/out
T_5_22_sp12_v_t_23
T_5_33_lc_trk_g0_3
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

