Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/home/enstb1/Xilinx/Vivado2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 57e7e9100172462492847bfa9526c0db --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot tb_firUnit_behav xil_defaultlib.tb_firUnit -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture v1 of entity xil_defaultlib.top_level_FIR_FILTER [top_level_fir_filter_default]
Compiling architecture v1 of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture archi_tb_firunit of entity xil_defaultlib.tb_firunit
Built simulation snapshot tb_firUnit_behav
