<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMSWINC</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMSWINC, Performance Monitors Software Increment register</h1><p>The PMSWINC characteristics are:</p><h2>Purpose</h2>
          <p>Increments a counter that is configured to count the Software increment event, event <span class="hexnumber">0x00</span>. For more information, see  <span class="xref">'SW_INCR' in the ARMv8 ARM, section D5</span>.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>Config-WO</td><td>Config-WO</td><td>WO</td><td>WO</td><td>WO</td><td>WO</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>Config-WO</td><td>WO</td><td>WO</td></tr></table>
          <p>If EL2 is implemented, in Non-secure EL1 and EL0 modes, the value of <a href="AArch32-hdcr.html">HDCR</a>.HPMN or <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN can change the behavior of accesses to PMSWINC. See the description of the P&lt;n&gt; bit.</p>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hdcr.html">HDCR</a>.TPM==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TPM==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TPM==1, write accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p>
        
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T9==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T9==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN==0, and <a href="AArch32-pmuserenr.html">PMUSERENR</a>.SW==0, write accesses to this register from EL0 are trapped to Undefined mode.</p>
        
          <p>If <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN==0, and <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.SW==0, write accesses to this register from EL0 are trapped to EL1.</p>
        <h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register PMSWINC
                is architecturally mapped to
              AArch64 System register <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a>.
          </p><p>AArch32 System register PMSWINC
                is architecturally mapped to
              External register <a href="ext-pmswinc_el0.html">PMSWINC_EL0</a>.
          </p><h2>Attributes</h2>
          <p>PMSWINC is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMSWINC bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr" colspan="31"><a href="#P">P&lt;n&gt;, bit [n]
      </a></td></tr></tbody></table><h4 id="0">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="P">P&lt;n&gt;, bit [n], for n = 0 to 30</h4>
              <p>Event counter software increment bit for <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>.</p>
            
              <p>Bits [30:N] are RAZ/WI. When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN if EL2 is using AArch64 or in <a href="AArch32-hdcr.html">HDCR</a>.HPMN if EL2 is using AArch32. Otherwise, N is the value in <a href="AArch32-pmcr.html">PMCR</a>.N.</p>
            
              <p>The effects of writing to this bit are:</p>
            <table class="valuetable"><tr><th>P&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No action. The write to this bit is ignored.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>If <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a> is enabled and configured to count the software increment event, increments <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a> by 1. If <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a> is disabled, or not configured to count the software increment event, the write to this bit is ignored.</p>
                </td></tr></table><h2>Accessing the PMSWINC</h2><p>To access the PMSWINC:</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c9,c12,4 ; Write Rt to PMSWINC</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>1001</td><td>1100</td><td>100</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
