Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
