// Seed: 2424755714
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  wire id_4,
    input  wand id_5,
    output wand id_6
);
  wire id_8;
  tri1  id_9  ,  id_10  =  1  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  =  id_9  ,  id_22  ,  id_23  =  (  id_10  )  ,  id_24  =  1  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  assign id_30 = 1;
  assign id_17 = !1 * 1;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    output wire id_5,
    input wire id_6
);
  module_0(
      id_3, id_5, id_6, id_2, id_3, id_3, id_5
  );
endmodule
