0.6
2019.2
Nov  6 2019
21:57:16
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab10/Lab10.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab10/Lab10.srcs/sim_1/new/sim.v,1587073890,verilog,,,,sim,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab10/Lab10.srcs/sources_1/new/divider.v,1587073477,verilog,,D:/Users/Sander/Documents/GitHub/ECE3300L/Lab10/Lab10.srcs/sim_1/new/sim.v,,divider,,,,,,,,
