Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar  2 23:24:59 2020
| Host         : DESKTOP-K3B0LAI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.203        0.000                      0                15170        0.027        0.000                      0                15150        1.065        0.000                       0                  7928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
MMCM_GEN.U_MMCM/inst/CLK12MHZ          {0.000 41.666}       83.333          12.000          
  clk_108_MMCM                         {0.000 4.630}        9.259           108.000         
  clk_216_MMCM                         {0.000 2.315}        4.630           216.001         
  clkfbout_MMCM                        {0.000 41.666}       83.333          12.000          
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ  {0.000 41.666}       83.333          12.000          
  clk_112_MMCM_112                     {0.000 4.444}        8.889           112.500         
  clkfbout_MMCM_112                    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MMCM_GEN.U_MMCM/inst/CLK12MHZ                                                                                                                                                           16.667        0.000                       0                     1  
  clk_108_MMCM                               0.884        0.000                      0                  365        0.040        0.000                      0                  365        4.130        0.000                       0                   419  
  clk_216_MMCM                               0.203        0.000                      0                13499        0.027        0.000                      0                13499        1.065        0.000                       0                  7085  
  clkfbout_MMCM                                                                                                                                                                         16.667        0.000                       0                     3  
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ                                                                                                                                                   16.667        0.000                       0                     1  
  clk_112_MMCM_112                           3.076        0.000                      0                  878        0.084        0.000                      0                  878        3.194        0.000                       0                   417  
  clkfbout_MMCM_112                                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_216_MMCM      clk_108_MMCM            0.470        0.000                      0                  208        0.134        0.000                      0                  208  
clk_108_MMCM      clk_216_MMCM            0.565        0.000                      0                   56        0.208        0.000                      0                   56  
clk_112_MMCM_112  clk_216_MMCM            7.403        0.000                      0                   10                                                                        
clk_216_MMCM      clk_112_MMCM_112        3.115        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_216_MMCM       clk_216_MMCM             1.204        0.000                      0                  200        0.601        0.000                      0                  200  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ
  To Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN.U_MMCM/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.693ns (33.026%)  route 5.461ns (66.975%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 6.341 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.553    -2.402    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X37Y28         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.946 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          1.018    -0.928    U_Audio_channel_right/U_VGA_interface/VGA_v_add[0]
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124    -0.804 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_318/O
                         net (fo=2, routed)           0.542    -0.261    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_318_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.319 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     0.319    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_191_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.433 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     0.433    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_70_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.655 f  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_71/O[0]
                         net (fo=40, routed)          0.932     1.586    U_Audio_channel_right/U_VGA_interface/minusOp[9]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.299     1.885 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_82/O
                         net (fo=1, routed)           0.702     2.587    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_82_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.113 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_41/CO[3]
                         net (fo=1, routed)           1.064     4.178    U_Audio_channel_right/U_VGA_interface/draw_vol330_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.302 f  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_14/O
                         net (fo=1, routed)           0.581     4.883    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_14_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.007 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_3/O
                         net (fo=1, routed)           0.622     5.629    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.753 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     5.753    U_Audio_channel_right/U_VGA_interface/draw_vol
    SLICE_X39Y48         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.449     6.341    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X39Y48         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.507     6.848    
                         clock uncertainty           -0.240     6.608    
    SLICE_X39Y48         FDCE (Setup_fdce_C_D)        0.029     6.637    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 2.969ns (38.400%)  route 4.763ns (61.600%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.553    -2.402    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X37Y28         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.946 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          1.018    -0.928    U_Audio_channel_right/U_VGA_interface/VGA_v_add[0]
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124    -0.804 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_318/O
                         net (fo=2, routed)           0.542    -0.261    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_318_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.319 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     0.319    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_191_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.632 f  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_70/O[3]
                         net (fo=40, routed)          1.302     1.934    U_Audio_channel_right/U_VGA_interface/minusOp[8]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     2.240 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_80/O
                         net (fo=1, routed)           0.000     2.240    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_80_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.641 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.641    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_42_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.869 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_24/CO[2]
                         net (fo=1, routed)           0.683     3.552    U_Audio_channel_right/U_VGA_interface/VU_inbound266_in
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.313     3.865 f  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_10/O
                         net (fo=1, routed)           0.635     4.500    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_10_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_2/O
                         net (fo=1, routed)           0.582     5.206    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_2_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     5.330    U_Audio_channel_right/U_VGA_interface/VU_inbound
    SLICE_X46Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.451     6.343    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X46Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/C
                         clock pessimism              0.492     6.835    
                         clock uncertainty           -0.240     6.595    
    SLICE_X46Y46         FDCE (Setup_fdce_C_D)        0.081     6.676    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 2.695ns (35.518%)  route 4.893ns (64.482%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 6.323 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.553    -2.402    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X37Y28         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.946 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          0.664    -1.282    U_Audio_channel_left/U_VGA_interface/VGA_v_add[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    -1.158 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_318/O
                         net (fo=2, routed)           0.342    -0.816    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_318_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.221 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_191/CO[3]
                         net (fo=1, routed)           0.009    -0.212    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_191_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.103 f  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_70/O[3]
                         net (fo=40, routed)          1.331     1.434    U_Audio_channel_left/U_VGA_interface/minusOp[8]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.307     1.741 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_127/O
                         net (fo=1, routed)           0.550     2.291    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_127_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.817 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_50/CO[3]
                         net (fo=1, routed)           1.069     3.886    U_Audio_channel_left/U_VGA_interface/draw_vol321_in
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.010 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_20/O
                         net (fo=1, routed)           0.478     4.488    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_20_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.612 f  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_4/O
                         net (fo=1, routed)           0.450     5.062    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.186 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     5.186    U_Audio_channel_left/U_VGA_interface/draw_vol
    SLICE_X39Y24         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.431     6.323    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y24         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.492     6.815    
                         clock uncertainty           -0.240     6.575    
    SLICE_X39Y24         FDCE (Setup_fdce_C_D)        0.029     6.604    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 3.028ns (43.450%)  route 3.941ns (56.550%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.325 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.553    -2.402    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X37Y28         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.946 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          0.664    -1.282    U_Audio_channel_left/U_VGA_interface/VGA_v_add[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    -1.158 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_318/O
                         net (fo=2, routed)           0.342    -0.816    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_318_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.221 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_191/CO[3]
                         net (fo=1, routed)           0.009    -0.212    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_191_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.007 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_70/O[0]
                         net (fo=48, routed)          1.117     1.125    U_Audio_channel_left/U_VGA_interface/minusOp[5]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.295     1.420 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_75/O
                         net (fo=1, routed)           0.000     1.420    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_75_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.970 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.970    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.198 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_22/CO[2]
                         net (fo=1, routed)           0.563     2.761    U_Audio_channel_left/U_VGA_interface/VU_inbound264_in
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.313     3.074 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_9/O
                         net (fo=1, routed)           0.581     3.654    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_9_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.778 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_2/O
                         net (fo=1, routed)           0.665     4.443    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_2_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.567 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     4.567    U_Audio_channel_left/U_VGA_interface/VU_inbound
    SLICE_X39Y26         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.433     6.325    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y26         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/C
                         clock pessimism              0.507     6.832    
                         clock uncertainty           -0.240     6.592    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)        0.029     6.621    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 0.990ns (16.798%)  route 4.904ns (83.202%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 6.390 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.550    -2.405    U_VGA_controller/clk
    SLICE_X31Y27         FDCE                                         r  U_VGA_controller/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 f  U_VGA_controller/v_counter_reg[2]/Q
                         net (fo=5, routed)           1.038    -0.947    U_VGA_controller/v_counter_reg_n_0_[2]
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.297    -0.650 r  U_VGA_controller/VGA_read_INST_0_i_6/O
                         net (fo=1, routed)           0.664     0.014    U_VGA_controller/VGA_read_INST_0_i_6_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I3_O)        0.124     0.138 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          1.244     1.382    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.150     1.532 r  U_VGA_controller/VGA_read_INST_0/O
                         net (fo=2, routed)           1.957     3.489    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X2Y18         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.499     6.390    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y18         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.420     6.810    
                         clock uncertainty           -0.240     6.570    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.674     5.896    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.896    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.538ns (38.330%)  route 4.084ns (61.670%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 6.335 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.555    -2.399    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X37Y30         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/Q
                         net (fo=16, routed)          1.960     0.017    U_Audio_channel_right/U_VGA_interface/VGA_v_add[2]
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.124     0.141 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_89/O
                         net (fo=1, routed)           0.000     0.141    U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_89_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.691 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     0.691    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_82_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.930 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_69/O[2]
                         net (fo=2, routed)           0.947     1.877    U_Audio_channel_right/U_VGA_interface/display_nrm1__0[7]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.302     2.179 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_78/O
                         net (fo=1, routed)           0.000     2.179    U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_78_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.580 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     2.580    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_61_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.694 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.694    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_48_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.808 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.808    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_23_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.922 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_5/CO[3]
                         net (fo=1, routed)           1.176     4.098    U_Audio_channel_right/U_VGA_interface/display_nrm0
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     4.222 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_1/O
                         net (fo=1, routed)           0.000     4.222    U_Audio_channel_right/U_VGA_interface/display_nrm
    SLICE_X39Y36         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.443     6.335    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X39Y36         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/C
                         clock pessimism              0.507     6.842    
                         clock uncertainty           -0.240     6.602    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.029     6.631    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.351ns (24.234%)  route 4.224ns (75.766%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 6.390 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.554    -2.401    U_VGA_controller/clk
    SLICE_X36Y29         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  U_VGA_controller/h_addr_counter_reg[4]/Q
                         net (fo=79, routed)          3.288     1.343    U_Audio_channel_right/U_VGA_interface/VGA_h_add[4]
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.467 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_10/O
                         net (fo=1, routed)           0.000     1.467    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_10_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.999 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.999    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_2_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.238 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_1/O[2]
                         net (fo=1, routed)           0.936     3.174    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X2Y18         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.499     6.390    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y18         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492     6.882    
                         clock uncertainty           -0.240     6.642    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744     5.898    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.898    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.783ns (43.974%)  route 3.546ns (56.026%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 6.326 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.555    -2.399    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X37Y30         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/Q
                         net (fo=16, routed)          1.771    -0.173    U_Audio_channel_left/U_VGA_interface/VGA_v_add[2]
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124    -0.049 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_89/O
                         net (fo=1, routed)           0.000    -0.049    U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_89_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.501 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     0.501    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_82_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.615 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_69/CO[3]
                         net (fo=1, routed)           0.009     0.624    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_69_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.958 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_49/O[1]
                         net (fo=2, routed)           0.844     1.802    U_Audio_channel_left/U_VGA_interface/display_nrm1__0[10]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.303     2.105 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_67/O
                         net (fo=1, routed)           0.000     2.105    U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_67_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.655 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_48/CO[3]
                         net (fo=1, routed)           0.009     2.664    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.778 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.778    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.892 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_5/CO[3]
                         net (fo=1, routed)           0.913     3.805    U_Audio_channel_left/U_VGA_interface/display_nrm0
    SLICE_X38Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.929 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_1/O
                         net (fo=1, routed)           0.000     3.929    U_Audio_channel_left/U_VGA_interface/display_nrm
    SLICE_X38Y27         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.434     6.326    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X38Y27         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/C
                         clock pessimism              0.507     6.833    
                         clock uncertainty           -0.240     6.593    
    SLICE_X38Y27         FDCE (Setup_fdce_C_D)        0.077     6.670    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg
  -------------------------------------------------------------------
                         required time                          6.670    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.990ns (18.283%)  route 4.425ns (81.717%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 6.385 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.550    -2.405    U_VGA_controller/clk
    SLICE_X31Y27         FDCE                                         r  U_VGA_controller/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 f  U_VGA_controller/v_counter_reg[2]/Q
                         net (fo=5, routed)           1.038    -0.947    U_VGA_controller/v_counter_reg_n_0_[2]
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.297    -0.650 r  U_VGA_controller/VGA_read_INST_0_i_6/O
                         net (fo=1, routed)           0.664     0.014    U_VGA_controller/VGA_read_INST_0_i_6_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I3_O)        0.124     0.138 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          1.244     1.382    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.150     1.532 r  U_VGA_controller/VGA_read_INST_0/O
                         net (fo=2, routed)           1.479     3.010    U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X2Y14         RAMB18E1                                     r  U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.494     6.385    U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y14         RAMB18E1                                     r  U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.420     6.805    
                         clock uncertainty           -0.240     6.565    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.674     5.891    U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.891    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.351ns (25.280%)  route 3.993ns (74.720%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 6.385 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.553    -2.402    U_VGA_controller/clk
    SLICE_X36Y28         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  U_VGA_controller/h_addr_counter_reg[0]/Q
                         net (fo=36, routed)          3.024     1.078    U_Audio_channel_left/U_VGA_interface/VGA_h_add[0]
    SLICE_X57Y33         LUT2 (Prop_lut2_I1_O)        0.124     1.202 r  U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM_i_14/O
                         net (fo=1, routed)           0.000     1.202    U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.734 r  U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.734    U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM_i_3_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.973 r  U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM_i_2/O[2]
                         net (fo=1, routed)           0.969     2.943    U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X2Y14         RAMB18E1                                     r  U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.494     6.385    U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y14         RAMB18E1                                     r  U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492     6.877    
                         clock uncertainty           -0.240     6.637    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.744     5.893    U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.559    -0.845    U_VGA_controller/clk
    SLICE_X35Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  U_VGA_controller/v_addr_counter_reg[15]/Q
                         net (fo=3, routed)           0.234    -0.470    U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]_0[7]
    SLICE_X37Y35         FDRE                                         r  U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.829    -1.270    U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[8]_0
    SLICE_X37Y35         FDRE                                         r  U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.070    -0.510    U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.534%)  route 0.222ns (57.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.560    -0.844    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X38Y51         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.680 r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[14]/Q
                         net (fo=1, routed)           0.222    -0.458    U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1[14]
    SLICE_X35Y49         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.834    -1.265    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X35Y49         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d2_reg[14]/C
                         clock pessimism              0.695    -0.570    
    SLICE_X35Y49         FDCE (Hold_fdce_C_D)         0.072    -0.498    U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.287ns (65.859%)  route 0.149ns (34.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.559    -0.845    U_VGA_controller/clk
    SLICE_X35Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  U_VGA_controller/v_addr_counter_reg[13]/Q
                         net (fo=4, routed)           0.149    -0.555    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_0[13]
    SLICE_X36Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.409 r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.409    U_Audio_channel_left/minusOp[14]
    SLICE_X36Y33         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.827    -1.272    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y33         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[14]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.105    -0.477    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[14]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.287ns (65.851%)  route 0.149ns (34.149%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_VGA_controller/clk
    SLICE_X35Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_VGA_controller/v_addr_counter_reg[9]/Q
                         net (fo=4, routed)           0.149    -0.556    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_0[9]
    SLICE_X36Y32         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.410 r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.410    U_Audio_channel_left/minusOp[10]
    SLICE_X36Y32         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.273    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y32         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.105    -0.478    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.308ns (67.429%)  route 0.149ns (32.571%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.559    -0.845    U_VGA_controller/clk
    SLICE_X35Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  U_VGA_controller/v_addr_counter_reg[13]/Q
                         net (fo=4, routed)           0.149    -0.555    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_0[13]
    SLICE_X36Y33         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167    -0.388 r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.388    U_Audio_channel_left/minusOp[15]
    SLICE_X36Y33         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.827    -1.272    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y33         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.105    -0.477    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.308ns (67.421%)  route 0.149ns (32.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_VGA_controller/clk
    SLICE_X35Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_VGA_controller/v_addr_counter_reg[9]/Q
                         net (fo=4, routed)           0.149    -0.556    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_0[9]
    SLICE_X36Y32         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167    -0.389 r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.389    U_Audio_channel_left/minusOp[11]
    SLICE_X36Y32         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.273    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y32         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.105    -0.478    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.845%)  route 0.202ns (44.155%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_VGA_controller/clk
    SLICE_X35Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_VGA_controller/v_addr_counter_reg[8]/Q
                         net (fo=3, routed)           0.202    -0.502    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_0[8]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.387 r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.387    U_Audio_channel_left/minusOp[8]
    SLICE_X36Y32         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.273    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y32         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[8]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.105    -0.478    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.308ns (66.998%)  route 0.152ns (33.002%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_VGA_controller/clk
    SLICE_X35Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_VGA_controller/v_addr_counter_reg[11]/Q
                         net (fo=4, routed)           0.152    -0.553    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_0[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.440 r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.440    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.386 r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.386    U_Audio_channel_left/minusOp[12]
    SLICE_X36Y33         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.827    -1.272    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y33         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.105    -0.477    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.515%)  route 0.293ns (67.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_VGA_controller/clk
    SLICE_X35Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_VGA_controller/v_addr_counter_reg[11]/Q
                         net (fo=4, routed)           0.293    -0.412    U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]_0[3]
    SLICE_X37Y35         FDRE                                         r  U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.829    -1.270    U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[8]_0
    SLICE_X37Y35         FDRE                                         r  U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[11]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.070    -0.510    U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[11]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_VGA_controller/v_addr_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.292ns (59.060%)  route 0.202ns (40.940%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_VGA_controller/clk
    SLICE_X35Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_VGA_controller/v_addr_counter_reg[8]/Q
                         net (fo=3, routed)           0.202    -0.502    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]_0[8]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.351 r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.351    U_Audio_channel_left/minusOp[9]
    SLICE_X36Y32         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.273    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y32         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[9]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.105    -0.478    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_108_MMCM
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y14     U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y18     U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17   MMCM_GEN.U_MMCM/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y35     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y35     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y35     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y28     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y32     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y32     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y33     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y33     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y33     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y35     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y35     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y35     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y33     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y35     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y32     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y32     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.578ns (63.164%)  route 1.503ns (36.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.614    -2.341    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.113 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.503     1.616    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/douta[1]
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124     1.740 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/p_0_in[1]
    SLICE_X15Y7          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.452     1.714    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X15Y7          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[1]/C
                         clock pessimism              0.420     2.134    
                         clock uncertainty           -0.222     1.912    
    SLICE_X15Y7          FDRE (Setup_fdre_C_D)        0.031     1.943    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[1]
  -------------------------------------------------------------------
                         required time                          1.943    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 2.578ns (63.967%)  route 1.452ns (36.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 1.708 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.610    -2.345    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.109 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.452     1.561    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_FFTB_doutA[31]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.124     1.685 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.685    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/p_0_in[15]
    SLICE_X29Y12         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.446     1.708    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X29Y12         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[15]/C
                         clock pessimism              0.420     2.128    
                         clock uncertainty           -0.222     1.906    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)        0.029     1.935    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[15]
  -------------------------------------------------------------------
                         required time                          1.935    
                         arrival time                          -1.685    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 2.578ns (64.271%)  route 1.433ns (35.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 1.715 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.615    -2.340    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.114 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.433     1.547    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/doutb[0]
    SLICE_X15Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.671 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.671    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[0]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.453     1.715    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X15Y4          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[0]/C
                         clock pessimism              0.420     2.135    
                         clock uncertainty           -0.222     1.913    
    SLICE_X15Y4          FDRE (Setup_fdre_C_D)        0.029     1.942    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[0]
  -------------------------------------------------------------------
                         required time                          1.942    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 2.578ns (64.324%)  route 1.430ns (35.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1.707 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.612    -2.343    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     0.111 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=1, routed)           1.430     1.541    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_FFTB_doutB[31]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.124     1.665 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.665    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[15]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.445     1.707    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X31Y11         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[15]/C
                         clock pessimism              0.420     2.127    
                         clock uncertainty           -0.222     1.905    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.031     1.936    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[15]
  -------------------------------------------------------------------
                         required time                          1.936    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 2.578ns (64.621%)  route 1.411ns (35.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.615    -2.340    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     0.114 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.411     1.525    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/doutb[6]
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.649    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[6]_i_1_n_0
    SLICE_X28Y11         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.447     1.709    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X28Y11         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[6]/C
                         clock pessimism              0.420     2.129    
                         clock uncertainty           -0.222     1.907    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)        0.032     1.939    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[6]
  -------------------------------------------------------------------
                         required time                          1.939    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 2.578ns (63.586%)  route 1.476ns (36.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 1.705 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.611    -2.344    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     0.110 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.476     1.586    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_FFTA_doutB[30]
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     1.710 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.710    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[14]_i_1_n_0
    SLICE_X31Y13         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.443     1.705    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X31Y13         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[14]/C
                         clock pessimism              0.492     2.197    
                         clock uncertainty           -0.222     1.975    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.031     2.006    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[14]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.578ns (64.779%)  route 1.402ns (35.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 1.705 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.614    -2.341    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.113 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.402     1.515    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/douta[14]
    SLICE_X31Y14         LUT5 (Prop_lut5_I4_O)        0.124     1.639 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.639    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/p_0_in[14]
    SLICE_X31Y14         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.443     1.705    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X31Y14         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[14]/C
                         clock pessimism              0.420     2.125    
                         clock uncertainty           -0.222     1.903    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)        0.032     1.935    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[14]
  -------------------------------------------------------------------
                         required time                          1.935    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 2.578ns (64.792%)  route 1.401ns (35.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1.707 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.612    -2.343    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     0.111 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           1.401     1.512    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_FFTB_doutB[28]
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     1.636 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[12]_i_1/O
                         net (fo=1, routed)           0.000     1.636    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r[12]_i_1_n_0
    SLICE_X29Y14         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.445     1.707    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X29Y14         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[12]/C
                         clock pessimism              0.420     2.127    
                         clock uncertainty           -0.222     1.905    
    SLICE_X29Y14         FDRE (Setup_fdre_C_D)        0.031     1.936    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_r_reg[12]
  -------------------------------------------------------------------
                         required time                          1.936    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 2.578ns (64.983%)  route 1.389ns (35.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1.707 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.610    -2.345    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     0.109 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.389     1.498    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_FFTB_doutA[28]
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     1.622 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r[12]_i_1/O
                         net (fo=1, routed)           0.000     1.622    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/p_0_in[12]
    SLICE_X29Y14         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.445     1.707    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X29Y14         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[12]/C
                         clock pessimism              0.420     2.127    
                         clock uncertainty           -0.222     1.905    
    SLICE_X29Y14         FDRE (Setup_fdre_C_D)        0.029     1.934    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[12]
  -------------------------------------------------------------------
                         required time                          1.934    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 2.578ns (64.953%)  route 1.391ns (35.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1.707 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.610    -2.345    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.109 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.391     1.500    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_FFTB_doutA[26]
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.124     1.624 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r[10]_i_1/O
                         net (fo=1, routed)           0.000     1.624    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/p_0_in[10]
    SLICE_X28Y14         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.445     1.707    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X28Y14         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[10]/C
                         clock pessimism              0.420     2.127    
                         clock uncertainty           -0.222     1.905    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.031     1.936    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_r_reg[10]
  -------------------------------------------------------------------
                         required time                          1.936    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.986%)  route 0.221ns (61.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.565    -0.839    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X40Y4          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_i_reg[9]/Q
                         net (fo=1, routed)           0.221    -0.477    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][15]_0[9]
    SLICE_X35Y4          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.833    -1.266    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/clk
    SLICE_X35Y4          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][9]/C
                         clock pessimism              0.690    -0.576    
    SLICE_X35Y4          FDCE (Hold_fdce_C_D)         0.072    -0.504    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VU_metre/VU_din_d_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.568%)  route 0.484ns (77.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.555    -0.849    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X37Y65         FDCE                                         r  U_Audio_channel_right/U_VU_metre/VU_din_d_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  U_Audio_channel_right/U_VU_metre/VU_din_d_reg[110]/Q
                         net (fo=1, routed)           0.484    -0.224    U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y14         RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.859    -1.239    U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.690    -0.550    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.254    U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.565    -0.839    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X40Y3          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_r_reg[3]/Q
                         net (fo=1, routed)           0.204    -0.493    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[1][15]_0[3]
    SLICE_X34Y3          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.833    -1.266    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/clk
    SLICE_X34Y3          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[1][3]/C
                         clock pessimism              0.690    -0.576    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.052    -0.524    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.252ns (62.800%)  route 0.149ns (37.200%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.555    -0.849    U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/clk
    SLICE_X36Y64         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.559    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[18]_0[14]
    SLICE_X35Y64         LUT2 (Prop_lut2_I1_O)        0.045    -0.514 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__2_i_2__1/O
                         net (fo=1, routed)           0.000    -0.514    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__2_i_2__1_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.448 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.448    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__2_n_5
    SLICE_X35Y64         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.822    -1.277    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/clk
    SLICE_X35Y64         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[14]/C
                         clock pessimism              0.690    -0.587    
    SLICE_X35Y64         FDCE (Hold_fdce_C_D)         0.105    -0.482    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[14]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.986%)  route 0.230ns (62.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.565    -0.839    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X40Y3          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutC_i_reg[3]/Q
                         net (fo=1, routed)           0.230    -0.468    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][15]_0[3]
    SLICE_X35Y2          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.834    -1.265    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/clk
    SLICE_X35Y2          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][3]/C
                         clock pessimism              0.690    -0.575    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.072    -0.503    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VU_metre/VU_din_d_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.128ns (22.130%)  route 0.450ns (77.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.555    -0.849    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X37Y65         FDCE                                         r  U_Audio_channel_right/U_VU_metre/VU_din_d_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.128    -0.721 r  U_Audio_channel_right/U_VU_metre/VU_din_d_reg[111]/Q
                         net (fo=1, routed)           0.450    -0.270    U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y14         RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.859    -1.239    U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.690    -0.550    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242    -0.308    U_Audio_channel_right/U_VU_metre/GEN_RAM[6].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.256ns (63.054%)  route 0.150ns (36.946%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.557    -0.847    U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/clk
    SLICE_X36Y61         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[0]/Q
                         net (fo=1, routed)           0.150    -0.556    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[18]_0[0]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.045    -0.511 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    -0.511    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry_i_4__1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.441 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.441    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry_n_7
    SLICE_X35Y61         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.825    -1.274    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/clk
    SLICE_X35Y61         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[0]/C
                         clock pessimism              0.690    -0.584    
    SLICE_X35Y61         FDCE (Hold_fdce_C_D)         0.105    -0.479    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.256ns (63.054%)  route 0.150ns (36.946%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.556    -0.848    U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/clk
    SLICE_X36Y62         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[4]/Q
                         net (fo=1, routed)           0.150    -0.557    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[18]_0[4]
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.045    -0.512 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    -0.512    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__0_i_4__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.442 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.442    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__0_n_7
    SLICE_X35Y62         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.822    -1.276    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/clk
    SLICE_X35Y62         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[4]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X35Y62         FDCE (Hold_fdce_C_D)         0.105    -0.481    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.458%)  route 0.235ns (62.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.564    -0.840    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X39Y41         FDRE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=2, routed)           0.235    -0.463    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[15]
    SLICE_X35Y43         FDRE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.833    -1.266    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y43         FDRE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[16]/C
                         clock pessimism              0.690    -0.576    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.072    -0.504    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.256ns (62.410%)  route 0.154ns (37.590%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.555    -0.849    U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/clk
    SLICE_X36Y64         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[2].U_EQ_volume/accu_reg[12]/Q
                         net (fo=1, routed)           0.154    -0.554    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[18]_0[12]
    SLICE_X35Y64         LUT2 (Prop_lut2_I1_O)        0.045    -0.509 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__2_i_4__1/O
                         net (fo=1, routed)           0.000    -0.509    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__2_i_4__1_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.439 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.439    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu0_carry__2_n_7
    SLICE_X35Y64         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.822    -1.277    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/clk
    SLICE_X35Y64         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[12]/C
                         clock pessimism              0.690    -0.587    
    SLICE_X35Y64         FDCE (Hold_fdce_C_D)         0.105    -0.482    U_Audio_channel_right/U_EQ_stage/GEN_EQ[3].U_EQ_volume/accu_reg[12]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_216_MMCM
Waveform(ns):       { 0.000 2.315 }
Period(ns):         4.630
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y6      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y6      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y1      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y1      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB36_X2Y2      U_Audio_channel_left/U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB36_X2Y2      U_Audio_channel_left/U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y24     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y24     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y27     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y27     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.630       208.730    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y47     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y46     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y46     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y19   MMCM_GEN.U_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
  To Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.952ns (17.921%)  route 4.360ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.104     9.044    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X45Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.168 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.198    10.366    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X45Y42         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y42         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X45Y42         FDRE (Setup_fdre_C_CE)      -0.205    13.442    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.798    10.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.798    10.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.798    10.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.798    10.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.798    10.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.798    10.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.798    10.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X56Y38         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y38         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X56Y38         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.798    10.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X56Y38         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y38         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X56Y38         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.952ns (19.237%)  route 3.997ns (80.763%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.649 - 8.889 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.565     5.054    U_I2S_Wrapper/clk
    SLICE_X48Y34         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  U_I2S_Wrapper/counter_lrck_reg[0]/Q
                         net (fo=2, routed)           0.828     6.338    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[0]
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.462 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4/O
                         net (fo=1, routed)           0.797     7.259    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.434     7.816    U_I2S_Wrapper/lrck_toggle
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.940 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          1.148     9.089    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.213 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.790    10.002    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WE
    SLICE_X56Y36         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.451    13.649    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X56Y36         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism              0.258    13.908    
                         clock uncertainty           -0.259    13.648    
    SLICE_X56Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  3.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_left_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_I2S_Wrapper/clk
    SLICE_X59Y34         FDCE                                         r  U_I2S_Wrapper/MOSI_left_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141     1.937 r  U_I2S_Wrapper/MOSI_left_reg[12]/Q
                         net (fo=1, routed)           0.100     2.038    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIC0
    SLICE_X60Y33         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.859     2.167    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X60Y33         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.358     1.809    
    SLICE_X60Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.953    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.284     2.221    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD1
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.860     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.358     1.810    
    SLICE_X60Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.119    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.284     2.221    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD1
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.860     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.358     1.810    
    SLICE_X60Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.119    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.284     2.221    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD1
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.860     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.358     1.810    
    SLICE_X60Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.119    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.284     2.221    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD1
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.860     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.358     1.810    
    SLICE_X60Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.119    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.284     2.221    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD1
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.860     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.358     1.810    
    SLICE_X60Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.119    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.284     2.221    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD1
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.860     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y34         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.358     1.810    
    SLICE_X60Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.119    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.284     2.221    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD1
    SLICE_X60Y34         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.860     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y34         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.358     1.810    
    SLICE_X60Y34         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.119    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.284     2.221    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD1
    SLICE_X60Y34         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.860     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y34         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.358     1.810    
    SLICE_X60Y34         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.119    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_left_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592     1.796    U_I2S_Wrapper/clk
    SLICE_X59Y34         FDCE                                         r  U_I2S_Wrapper/MOSI_left_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141     1.937 r  U_I2S_Wrapper/MOSI_left_reg[11]/Q
                         net (fo=1, routed)           0.099     2.037    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIB1
    SLICE_X60Y33         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.859     2.167    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X60Y33         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.358     1.809    
    SLICE_X60Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.933    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_112_MMCM_112
Waveform(ns):       { 0.000 4.444 }
Period(ns):         8.889
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.889       6.734      BUFGCTRL_X0Y18   MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.889       7.640      MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X44Y29     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X39Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X40Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.889       204.471    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y38     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y38     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y38     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y38     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y38     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y38     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y38     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y38     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X60Y34     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X60Y34     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X56Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_112
  To Clock:  clkfbout_MMCM_112

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_112
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.450ns  (logic 2.454ns (71.125%)  route 0.996ns (28.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 6.346 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.339ns = ( 2.291 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.616     2.291    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.745 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.996     5.741    U_Audio_channel_right/U_VGA_interface/NRM_dout[4]
    SLICE_X48Y43         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.454     6.346    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X48Y43         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[4]/C
                         clock pessimism              0.329     6.674    
                         clock uncertainty           -0.360     6.314    
    SLICE_X48Y43         FDCE (Setup_fdce_C_D)       -0.103     6.211    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.211    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.435ns  (logic 2.454ns (71.437%)  route 0.981ns (28.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 6.329 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           0.981     5.710    U_Audio_channel_left/U_VGA_interface/NRM_dout[12]
    SLICE_X11Y25         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.437     6.329    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X11Y25         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[12]/C
                         clock pessimism              0.329     6.657    
                         clock uncertainty           -0.360     6.297    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)       -0.067     6.230    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.519ns  (logic 2.454ns (69.742%)  route 1.065ns (30.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 6.395 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.065     5.793    U_Audio_channel_left/U_VGA_interface/NRM_dout[14]
    SLICE_X6Y24          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.503     6.395    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X6Y24          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[14]/C
                         clock pessimism              0.329     6.723    
                         clock uncertainty           -0.360     6.363    
    SLICE_X6Y24          FDCE (Setup_fdce_C_D)       -0.031     6.332    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.332    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.403ns  (logic 2.454ns (72.111%)  route 0.949ns (27.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 6.330 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           0.949     5.678    U_Audio_channel_left/U_VGA_interface/NRM_dout[10]
    SLICE_X13Y23         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.438     6.330    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X13Y23         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[10]/C
                         clock pessimism              0.329     6.658    
                         clock uncertainty           -0.360     6.298    
    SLICE_X13Y23         FDCE (Setup_fdce_C_D)       -0.067     6.231    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.231    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.392ns  (logic 2.454ns (72.338%)  route 0.938ns (27.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 6.333 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=1, routed)           0.938     5.667    U_Audio_channel_left/U_VGA_interface/NRM_dout[11]
    SLICE_X9Y21          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.441     6.333    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y21          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[11]/C
                         clock pessimism              0.329     6.661    
                         clock uncertainty           -0.360     6.301    
    SLICE_X9Y21          FDCE (Setup_fdce_C_D)       -0.067     6.234    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.234    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.459ns  (logic 2.454ns (70.939%)  route 1.005ns (29.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.859ns = ( 6.400 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.005     5.734    U_Audio_channel_left/U_VGA_interface/NRM_dout[8]
    SLICE_X7Y21          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.508     6.400    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X7Y21          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[8]/C
                         clock pessimism              0.329     6.728    
                         clock uncertainty           -0.360     6.368    
    SLICE_X7Y21          FDCE (Setup_fdce_C_D)       -0.067     6.301    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.301    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.372ns  (logic 2.454ns (72.777%)  route 0.918ns (27.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 6.332 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.918     5.647    U_Audio_channel_left/U_VGA_interface/NRM_dout[3]
    SLICE_X11Y22         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.440     6.332    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X11Y22         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[3]/C
                         clock pessimism              0.329     6.660    
                         clock uncertainty           -0.360     6.300    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)       -0.081     6.219    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.382ns  (logic 2.454ns (72.553%)  route 0.928ns (27.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 6.332 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           0.928     5.657    U_Audio_channel_left/U_VGA_interface/NRM_dout[13]
    SLICE_X11Y22         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.440     6.332    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X11Y22         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[13]/C
                         clock pessimism              0.329     6.660    
                         clock uncertainty           -0.360     6.300    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)       -0.067     6.233    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.233    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.370ns  (logic 2.454ns (72.821%)  route 0.916ns (27.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 6.332 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.916     5.645    U_Audio_channel_left/U_VGA_interface/NRM_dout[5]
    SLICE_X11Y22         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.440     6.332    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X11Y22         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[5]/C
                         clock pessimism              0.329     6.660    
                         clock uncertainty           -0.360     6.300    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)       -0.061     6.239    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.239    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.368ns  (logic 2.454ns (72.864%)  route 0.914ns (27.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 6.332 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.600     2.275    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.914     5.643    U_Audio_channel_left/U_VGA_interface/NRM_dout[7]
    SLICE_X11Y22         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.440     6.332    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X11Y22         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[7]/C
                         clock pessimism              0.329     6.660    
                         clock uncertainty           -0.360     6.300    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)       -0.058     6.242    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.242    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  0.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_EQ_stage/EQ_level_dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.164ns (18.181%)  route 0.738ns (81.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.559    -0.845    U_Audio_channel_right/U_EQ_stage/clk
    SLICE_X42Y54         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/EQ_level_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.681 r  U_Audio_channel_right/U_EQ_stage/EQ_level_dout_reg[6]/Q
                         net (fo=1, routed)           0.738     0.057    U_Audio_channel_right/U_VGA_interface/EQ_level_dout[6]
    SLICE_X42Y52         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.830    -1.269    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X42Y52         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[6]/C
                         clock pessimism              0.743    -0.526    
                         clock uncertainty            0.360    -0.166    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.089    -0.077    U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VU_metre/VU_dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/VU_data_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.471%)  route 0.770ns (84.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.566    -0.838    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X43Y49         FDCE                                         r  U_Audio_channel_right/U_VU_metre/VU_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.697 r  U_Audio_channel_right/U_VU_metre/VU_dout_reg[4]/Q
                         net (fo=1, routed)           0.770     0.073    U_Audio_channel_right/U_VGA_interface/VU_dout[4]
    SLICE_X42Y49         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.836    -1.263    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X42Y49         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_data_reg[0][4]/C
                         clock pessimism              0.743    -0.520    
                         clock uncertainty            0.360    -0.160    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.086    -0.074    U_Audio_channel_right/U_VGA_interface/VU_data_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.141ns (15.881%)  route 0.747ns (84.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.560    -0.844    U_Audio_channel_left/U_EQ_stage/clk
    SLICE_X41Y16         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[24]/Q
                         net (fo=1, routed)           0.747     0.044    U_Audio_channel_left/U_VGA_interface/EQ_level_dout[24]
    SLICE_X45Y16         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.829    -1.270    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X45Y16         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[24]/C
                         clock pessimism              0.743    -0.527    
                         clock uncertainty            0.360    -0.167    
    SLICE_X45Y16         FDCE (Hold_fdce_C_D)         0.059    -0.108    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.585ns (68.241%)  route 0.272ns (31.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.611    -0.792    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585    -0.207 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           0.272     0.065    U_Audio_channel_right/U_VGA_interface/NRM_dout[10]
    SLICE_X47Y48         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.837    -1.262    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X47Y48         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/C
                         clock pessimism              0.743    -0.519    
                         clock uncertainty            0.360    -0.159    
    SLICE_X47Y48         FDCE (Hold_fdce_C_D)         0.070    -0.089    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.585ns (68.817%)  route 0.265ns (31.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.611    -0.792    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585    -0.207 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           0.265     0.058    U_Audio_channel_right/U_VGA_interface/NRM_dout[13]
    SLICE_X48Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.838    -1.261    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X48Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[13]/C
                         clock pessimism              0.743    -0.518    
                         clock uncertainty            0.360    -0.158    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.059    -0.099    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VU_metre/VU_dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/VU_data_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.141ns (15.396%)  route 0.775ns (84.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.552    -0.852    U_Audio_channel_left/U_VU_metre/clk
    SLICE_X41Y25         FDCE                                         r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[19]/Q
                         net (fo=1, routed)           0.775     0.064    U_Audio_channel_left/U_VGA_interface/VU_dout[19]
    SLICE_X42Y24         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.819    -1.280    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X42Y24         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[3][4]/C
                         clock pessimism              0.743    -0.537    
                         clock uncertainty            0.360    -0.177    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.084    -0.093    U_Audio_channel_left/U_VGA_interface/VU_data_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.585ns (67.922%)  route 0.276ns (32.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.611    -0.792    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    -0.207 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           0.276     0.069    U_Audio_channel_right/U_VGA_interface/NRM_dout[12]
    SLICE_X47Y49         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.837    -1.262    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X47Y49         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[12]/C
                         clock pessimism              0.743    -0.519    
                         clock uncertainty            0.360    -0.159    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.070    -0.089    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.164ns (18.341%)  route 0.730ns (81.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.558    -0.846    U_Audio_channel_left/U_EQ_stage/clk
    SLICE_X38Y18         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.682 r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[32]/Q
                         net (fo=1, routed)           0.730     0.048    U_Audio_channel_left/U_VGA_interface/EQ_level_dout[32]
    SLICE_X39Y18         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.825    -1.274    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y18         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[32]/C
                         clock pessimism              0.743    -0.531    
                         clock uncertainty            0.360    -0.171    
    SLICE_X39Y18         FDCE (Hold_fdce_C_D)         0.061    -0.110    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[32]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.585ns (67.922%)  route 0.276ns (32.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.611    -0.792    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    -0.207 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.276     0.069    U_Audio_channel_right/U_VGA_interface/NRM_dout[9]
    SLICE_X47Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.836    -1.263    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X47Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[9]/C
                         clock pessimism              0.743    -0.520    
                         clock uncertainty            0.360    -0.160    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)         0.070    -0.090    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VU_metre/VU_dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/VU_data_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.141ns (15.734%)  route 0.755ns (84.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.555    -0.849    U_Audio_channel_left/U_VU_metre/clk
    SLICE_X41Y27         FDCE                                         r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[6]/Q
                         net (fo=1, routed)           0.755     0.047    U_Audio_channel_left/U_VGA_interface/VU_dout[6]
    SLICE_X40Y27         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.822    -1.277    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X40Y27         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[1][1]/C
                         clock pessimism              0.743    -0.534    
                         clock uncertainty            0.360    -0.174    
    SLICE_X40Y27         FDCE (Hold_fdce_C_D)         0.060    -0.114    U_Audio_channel_left/U_VGA_interface/VU_data_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.718ns (19.943%)  route 2.882ns (80.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 1.716 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         2.882     0.898    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X10Y45         LUT4 (Prop_lut4_I2_O)        0.299     1.197 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.197    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1_n_0
    SLICE_X10Y45         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.454     1.716    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X10Y45         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/C
                         clock pessimism              0.329     2.045    
                         clock uncertainty           -0.360     1.685    
    SLICE_X10Y45         FDPE (Setup_fdpe_C_D)        0.077     1.762    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]
  -------------------------------------------------------------------
                         required time                          1.762    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.718ns (19.998%)  route 2.872ns (80.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 1.716 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         2.872     0.888    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X10Y45         LUT4 (Prop_lut4_I2_O)        0.299     1.187 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.187    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1_n_0
    SLICE_X10Y45         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.454     1.716    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X10Y45         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
                         clock pessimism              0.329     2.045    
                         clock uncertainty           -0.360     1.685    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.081     1.766    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]
  -------------------------------------------------------------------
                         required time                          1.766    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.718ns (22.495%)  route 2.474ns (77.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 1.702 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         2.474     0.489    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.299     0.788 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.788    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.440     1.702    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X32Y32         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.329     2.031    
                         clock uncertainty           -0.360     1.671    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.029     1.700    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          1.700    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.718ns (24.708%)  route 2.188ns (75.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 1.702 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         2.188     0.203    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.299     0.502 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.502    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.440     1.702    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X32Y32         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.329     2.031    
                         clock uncertainty           -0.360     1.671    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.031     1.702    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.702    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.842ns (29.960%)  route 1.968ns (70.040%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         1.535    -0.449    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.299    -0.150 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.433     0.283    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.407 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X39Y42         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.447     1.709    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X39Y42         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.329     2.038    
                         clock uncertainty           -0.360     1.678    
    SLICE_X39Y42         FDCE (Setup_fdce_C_D)        0.029     1.707    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.707    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.718ns (26.362%)  route 2.006ns (73.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 1.710 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         2.006     0.021    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X13Y13         LUT4 (Prop_lut4_I2_O)        0.299     0.320 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1_n_0
    SLICE_X13Y13         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.448     1.710    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X13Y13         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/C
                         clock pessimism              0.329     2.039    
                         clock uncertainty           -0.360     1.679    
    SLICE_X13Y13         FDPE (Setup_fdpe_C_D)        0.029     1.708    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]
  -------------------------------------------------------------------
                         required time                          1.708    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.842ns (31.285%)  route 1.849ns (68.715%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 1.701 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         1.222    -0.763    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.299    -0.464 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.627     0.164    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.124     0.288 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.288    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X9Y22          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.439     1.701    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X9Y22          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.329     2.030    
                         clock uncertainty           -0.360     1.670    
    SLICE_X9Y22          FDCE (Setup_fdce_C_D)        0.029     1.699    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.699    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.718ns (27.029%)  route 1.938ns (72.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         1.938    -0.046    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.299     0.253 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X37Y41         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.447     1.709    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X37Y41         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.329     2.038    
                         clock uncertainty           -0.360     1.678    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.029     1.707    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.707    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.718ns (27.304%)  route 1.912ns (72.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 1.710 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         1.912    -0.073    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X13Y13         LUT4 (Prop_lut4_I2_O)        0.299     0.226 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.226    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1_n_0
    SLICE_X13Y13         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.448     1.710    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X13Y13         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
                         clock pessimism              0.329     2.039    
                         clock uncertainty           -0.360     1.679    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.031     1.710    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.718ns (27.550%)  route 1.888ns (72.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 1.779 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    -2.404    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419    -1.985 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         1.888    -0.096    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.299     0.203 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.203    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X5Y11          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.517     1.779    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X5Y11          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.329     2.108    
                         clock uncertainty           -0.360     1.748    
    SLICE_X5Y11          FDCE (Setup_fdce_C_D)        0.029     1.777    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          1.777    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  1.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.227ns (22.534%)  route 0.780ns (77.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.780     0.059    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.099     0.158 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.158    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X8Y21          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.826    -1.273    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X8Y21          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.743    -0.530    
                         clock uncertainty            0.360    -0.170    
    SLICE_X8Y21          FDCE (Hold_fdce_C_D)         0.120    -0.050    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.713%)  route 0.772ns (77.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.772     0.052    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.099     0.151 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.151    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X37Y41         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.833    -1.266    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X37Y41         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.091    -0.072    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.272ns (26.144%)  route 0.768ns (73.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.633    -0.087    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.099     0.012 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.135     0.147    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.045     0.192 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.192    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X39Y42         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.833    -1.266    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X39Y42         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.091    -0.072    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.227ns (20.504%)  route 0.880ns (79.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.880     0.159    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.099     0.258 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.258    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X6Y11          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.864    -1.235    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X6Y11          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.743    -0.492    
                         clock uncertainty            0.360    -0.132    
    SLICE_X6Y11          FDCE (Hold_fdce_C_D)         0.121    -0.011    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.272ns (24.946%)  route 0.818ns (75.054%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.596    -0.125    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.099    -0.026 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.222     0.196    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.045     0.241 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.241    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X9Y22          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.825    -1.274    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X9Y22          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.743    -0.531    
                         clock uncertainty            0.360    -0.171    
    SLICE_X9Y22          FDCE (Hold_fdce_C_D)         0.091    -0.080    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.227ns (19.931%)  route 0.912ns (80.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.912     0.191    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.099     0.290 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.290    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.826    -1.273    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X32Y32         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.743    -0.530    
                         clock uncertainty            0.360    -0.170    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.092    -0.078    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.227ns (19.268%)  route 0.951ns (80.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.951     0.230    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.099     0.329 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X5Y11          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.864    -1.235    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X5Y11          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.743    -0.492    
                         clock uncertainty            0.360    -0.132    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.091    -0.041    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.227ns (19.659%)  route 0.928ns (80.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.928     0.207    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X13Y13         LUT4 (Prop_lut4_I2_O)        0.099     0.306 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1_n_0
    SLICE_X13Y13         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.833    -1.266    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X13Y13         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.092    -0.071    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.227ns (19.644%)  route 0.929ns (80.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         0.929     0.208    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X13Y13         LUT4 (Prop_lut4_I2_O)        0.099     0.307 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1_n_0
    SLICE_X13Y13         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.833    -1.266    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X13Y13         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X13Y13         FDPE (Hold_fdpe_C_D)         0.091    -0.072    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.227ns (18.504%)  route 1.000ns (81.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.555    -0.849    U_VGA_controller/clk
    SLICE_X28Y27         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.721 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=114, routed)         1.000     0.279    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.099     0.378 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.826    -1.273    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X32Y32         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.743    -0.530    
                         clock uncertainty            0.360    -0.170    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.091    -0.079    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        7.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.391ns  (logic 0.456ns (32.784%)  route 0.935ns (67.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.935     1.391    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X45Y31         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X45Y31         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.168ns  (logic 0.419ns (35.880%)  route 0.749ns (64.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.749     1.168    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y31         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)       -0.270     8.619    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.190ns  (logic 0.456ns (38.306%)  route 0.734ns (61.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.734     1.190    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X41Y32         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.449%)  route 0.730ns (61.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.730     1.186    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X44Y30         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X44Y30         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.255%)  route 0.622ns (59.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.622     1.041    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y35         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)       -0.222     8.667    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.756%)  route 0.609ns (59.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.609     1.028    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.222     8.667    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.194ns  (logic 0.456ns (38.202%)  route 0.738ns (61.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.738     1.194    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y35         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.032%)  route 0.602ns (58.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.602     1.021    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y31         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X46Y31         FDRE (Setup_fdre_C_D)       -0.219     8.670    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.277%)  route 0.735ns (61.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.735     1.191    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X54Y37         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X54Y37         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.705%)  route 0.587ns (56.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.587     1.043    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X53Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  7.751    





---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.420ns  (logic 0.518ns (36.466%)  route 0.902ns (63.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.902     1.420    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X59Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.420    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.200ns  (logic 0.478ns (39.831%)  route 0.722ns (60.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.722     1.200    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X61Y37         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)       -0.272     4.358    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.358    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.113ns  (logic 0.478ns (42.962%)  route 0.635ns (57.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.635     1.113    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y35         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)       -0.218     4.412    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.412    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.277ns  (logic 0.518ns (40.565%)  route 0.759ns (59.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.759     1.277    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X64Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X64Y36         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.260ns  (logic 0.518ns (41.100%)  route 0.742ns (58.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.742     1.260    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y37         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.708%)  route 0.641ns (55.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.641     1.159    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X38Y28         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.191%)  route 0.625ns (57.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.625     1.081    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y32         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.965%)  route 0.473ns (53.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.473     0.892    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y32         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.270     4.360    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.889%)  route 0.456ns (52.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.875    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X44Y32         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)       -0.267     4.363    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.129%)  route 0.626ns (57.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.626     1.082    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y32         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                  3.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.773ns (28.884%)  route 1.903ns (71.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 1.700 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.640    -2.314    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.478    -1.836 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.468    -1.369    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.295    -1.074 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.436     0.362    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y23          FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.438     1.700    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y23          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.492     2.192    
                         clock uncertainty           -0.222     1.970    
    SLICE_X9Y23          FDCE (Recov_fdce_C_CLR)     -0.405     1.565    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          1.565    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.773ns (28.884%)  route 1.903ns (71.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 1.700 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.640    -2.314    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.478    -1.836 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.468    -1.369    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.295    -1.074 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.436     0.362    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y23          FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.438     1.700    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y23          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.492     2.192    
                         clock uncertainty           -0.222     1.970    
    SLICE_X9Y23          FDCE (Recov_fdce_C_CLR)     -0.405     1.565    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          1.565    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.773ns (28.884%)  route 1.903ns (71.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 1.700 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.640    -2.314    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.478    -1.836 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.468    -1.369    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.295    -1.074 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.436     0.362    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y23          FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.438     1.700    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y23          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.492     2.192    
                         clock uncertainty           -0.222     1.970    
    SLICE_X9Y23          FDCE (Recov_fdce_C_CLR)     -0.405     1.565    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          1.565    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.642ns (25.821%)  route 1.844ns (74.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 1.710 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.558    -2.397    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y33         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518    -1.879 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661    -1.217    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.124    -1.093 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.183     0.090    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X40Y40         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.448     1.710    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X40Y40         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.420     2.130    
                         clock uncertainty           -0.222     1.908    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405     1.503    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          1.503    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.718ns (28.260%)  route 1.823ns (71.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 1.708 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.570    -2.385    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.419    -1.965 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.606    -1.360    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.299    -1.061 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.217     0.156    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X33Y40         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.446     1.708    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X33Y40         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.492     2.200    
                         clock uncertainty           -0.222     1.978    
    SLICE_X33Y40         FDCE (Recov_fdce_C_CLR)     -0.405     1.573    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                          1.573    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.718ns (28.463%)  route 1.805ns (71.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 1.704 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.570    -2.385    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.419    -1.965 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.606    -1.360    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.299    -1.061 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.199     0.138    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y36         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.442     1.704    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y36         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.492     2.196    
                         clock uncertainty           -0.222     1.974    
    SLICE_X35Y36         FDCE (Recov_fdce_C_CLR)     -0.405     1.569    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.569    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.404%)  route 1.789ns (73.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 1.708 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.558    -2.397    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y33         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518    -1.879 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661    -1.217    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.124    -1.093 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.128     0.035    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X40Y37         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.446     1.708    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X40Y37         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.420     2.128    
                         clock uncertainty           -0.222     1.906    
    SLICE_X40Y37         FDCE (Recov_fdce_C_CLR)     -0.405     1.501    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          1.501    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.404%)  route 1.789ns (73.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 1.708 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.558    -2.397    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y33         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518    -1.879 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661    -1.217    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.124    -1.093 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.128     0.035    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X40Y37         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.446     1.708    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X40Y37         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.420     2.128    
                         clock uncertainty           -0.222     1.906    
    SLICE_X40Y37         FDCE (Recov_fdce_C_CLR)     -0.405     1.501    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                          1.501    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.718ns (28.927%)  route 1.764ns (71.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.570    -2.385    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.419    -1.965 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.606    -1.360    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.299    -1.061 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.158     0.098    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y41         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.447     1.709    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y41         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.492     2.201    
                         clock uncertainty           -0.222     1.979    
    SLICE_X31Y41         FDCE (Recov_fdce_C_CLR)     -0.405     1.574    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.718ns (28.927%)  route 1.764ns (71.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.570    -2.385    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y42         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.419    -1.965 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.606    -1.360    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.299    -1.061 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.158     0.098    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y41         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        1.447     1.709    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y41         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.492     2.201    
                         clock uncertainty           -0.222     1.979    
    SLICE_X31Y41         FDCE (Recov_fdce_C_CLR)     -0.405     1.574    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  1.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.854%)  route 0.569ns (73.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.559    -0.845    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y33         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.681 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.506    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y33         LUT3 (Prop_lut3_I1_O)        0.045    -0.461 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.394    -0.067    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X40Y38         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.833    -1.266    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X40Y38         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.690    -0.576    
    SLICE_X40Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.247ns (44.550%)  route 0.307ns (55.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.597    -0.807    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.148    -0.659 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.552    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.099    -0.453 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.200    -0.252    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y5           FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.868    -1.231    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y5           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.440    -0.791    
    SLICE_X2Y5           FDPE (Remov_fdpe_C_PRE)     -0.071    -0.862    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.247ns (44.550%)  route 0.307ns (55.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.597    -0.807    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.148    -0.659 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.552    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.099    -0.453 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.200    -0.252    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y5           FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.868    -1.231    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y5           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.440    -0.791    
    SLICE_X2Y5           FDPE (Remov_fdpe_C_PRE)     -0.071    -0.862    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.247ns (44.550%)  route 0.307ns (55.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.597    -0.807    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.148    -0.659 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.552    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.099    -0.453 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.200    -0.252    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y5           FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.868    -1.231    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y5           FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.440    -0.791    
    SLICE_X3Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.883    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.883    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.247ns (44.550%)  route 0.307ns (55.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.597    -0.807    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.148    -0.659 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.552    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.099    -0.453 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.200    -0.252    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y5           FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.868    -1.231    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y5           FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.440    -0.791    
    SLICE_X3Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.883    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.883    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.247ns (44.550%)  route 0.307ns (55.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.597    -0.807    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.148    -0.659 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.552    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.099    -0.453 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.200    -0.252    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y5           FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.868    -1.231    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y5           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.440    -0.791    
    SLICE_X3Y5           FDPE (Remov_fdpe_C_PRE)     -0.095    -0.886    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.209ns (24.844%)  route 0.632ns (75.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.559    -0.845    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y33         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.681 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.506    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y33         LUT3 (Prop_lut3_I1_O)        0.045    -0.461 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.457    -0.004    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X38Y38         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.832    -1.267    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X38Y38         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.690    -0.577    
    SLICE_X38Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.644    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.209ns (24.844%)  route 0.632ns (75.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.559    -0.845    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y33         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.681 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.506    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y33         LUT3 (Prop_lut3_I1_O)        0.045    -0.461 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.457    -0.004    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X38Y38         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.832    -1.267    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X38Y38         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.690    -0.577    
    SLICE_X38Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.644    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.247ns (39.509%)  route 0.378ns (60.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.597    -0.807    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.148    -0.659 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.552    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.099    -0.453 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.271    -0.182    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X2Y6           FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.868    -1.231    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X2Y6           FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.858    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.247ns (39.509%)  route 0.378ns (60.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.597    -0.807    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y4           FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.148    -0.659 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.552    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.099    -0.453 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.271    -0.182    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X2Y6           FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=7083, routed)        0.868    -1.231    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X2Y6           FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.858    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.676    





