Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Divider.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Divider"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Adder1Bit.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Add> of entity <adder>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Adder8Bit.vhd" into library work
Parsing entity <Adder8Bit>.
Parsing architecture <Add> of entity <adder8bit>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Divider.vhd" into library work
Parsing entity <Divider>.
Parsing architecture <Divide> of entity <divider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Divider> (architecture <Divide>) from library <work>.

Elaborating entity <Adder8Bit> (architecture <Add>) from library <work>.

Elaborating entity <Adder> (architecture <Add>) from library <work>.
INFO:HDLCompiler:679 - "D:\Projects\Xilinx\fpgav1.1\Divider.vhd" Line 123. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Divider>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Divider.vhd".
INFO:Xst:3210 - "D:\Projects\Xilinx\fpgav1.1\Divider.vhd" line 35: Output port <COUT> of the instance <add0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Projects\Xilinx\fpgav1.1\Divider.vhd" line 36: Output port <COUT> of the instance <sub0> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <B>.
    Found 1-bit register for signal <sign>.
    Found 8-bit register for signal <C>.
    Found 3-bit register for signal <I>.
    Found 8-bit register for signal <Q>.
    Found 8-bit register for signal <REMAINDER>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <X[7]_GND_6_o_add_2_OUT> created at line 56.
    Found 8-bit adder for signal <Y[7]_GND_6_o_add_5_OUT> created at line 63.
    Found 3-bit adder for signal <I[2]_GND_6_o_add_9_OUT> created at line 99.
    Found 8-bit adder for signal <B[7]_GND_6_o_add_14_OUT> created at line 118.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Divider> synthesized.

Synthesizing Unit <Adder8Bit>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Adder8Bit.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Adder8Bit> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Adder1Bit.vhd".
    Summary:
Unit <Adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 8-bit adder                                           : 3
# Registers                                            : 7
 1-bit register                                        : 1
 3-bit register                                        : 1
 8-bit register                                        : 5
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 15
# FSMs                                                 : 1
# Xors                                                 : 34
 1-bit xor2                                            : 34

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 8-bit adder                                           : 3
# Registers                                            : 44
 Flip-Flops                                            : 44
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 15
# FSMs                                                 : 1
# Xors                                                 : 34
 1-bit xor2                                            : 34

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 0000
 s2    | 0001
 s3    | 0010
 s4    | 0011
 s5    | 0100
 s6    | 0101
 s7    | 0110
 s8    | 0111
 s9    | 1000
 s10   | 1001
 s11   | 1010
 s12   | 1011
 s13   | 1100
-------------------

Optimizing unit <Divider> ...

Optimizing unit <Adder8Bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Divider, actual ratio is 1.
FlipFlop state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Divider.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 99
#      LUT2                        : 4
#      LUT3                        : 6
#      LUT4                        : 16
#      LUT5                        : 23
#      LUT6                        : 50
# FlipFlops/Latches                : 53
#      FD                          : 9
#      FDE                         : 44
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  18224     0%  
 Number of Slice LUTs:                   99  out of   9112     1%  
    Number used as Logic:                99  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    113
   Number with an unused Flip Flop:      60  out of    113    53%  
   Number with an unused LUT:            14  out of    113    12%  
   Number of fully used LUT-FF pairs:    39  out of    113    34%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.024ns (Maximum Frequency: 248.506MHz)
   Minimum input arrival time before clock: 4.438ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.024ns (frequency: 248.506MHz)
  Total number of paths / destination ports: 689 / 89
-------------------------------------------------------------------------
Delay:               4.024ns (Levels of Logic = 3)
  Source:            A_5 (FF)
  Destination:       A_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: A_5 to A_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.201  A_5 (A_5)
     LUT6:I1->O            1   0.203   0.684  add0/a3/COUT1_SW0 (N13)
     LUT5:I3->O            2   0.203   0.981  add0/a5/COUT1 (add0/CARRY<5>)
     LUT6:I0->O            1   0.203   0.000  Mmux_state[3]_X_6_o_wide_mux_17_OUT74 (state[3]_X_6_o_wide_mux_17_OUT<6>)
     FDE:D                     0.102          A_6
    ----------------------------------------
    Total                      4.024ns (1.158ns logic, 2.866ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 87 / 18
-------------------------------------------------------------------------
Offset:              4.438ns (Levels of Logic = 4)
  Source:            X<2> (PAD)
  Destination:       B_6 (FF)
  Destination Clock: CLK rising

  Data Path: X<2> to B_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.059  X_2_IBUF (X_2_IBUF)
     LUT5:I0->O            2   0.203   0.864  Mmux_state[3]_X_6_o_wide_mux_18_OUT1111 (Mmux_state[3]_X_6_o_wide_mux_18_OUT111)
     LUT6:I2->O            1   0.203   0.580  Mmux_state[3]_X_6_o_wide_mux_18_OUT131 (Mmux_state[3]_X_6_o_wide_mux_18_OUT13)
     LUT6:I5->O            1   0.205   0.000  Mmux_state[3]_X_6_o_wide_mux_18_OUT132 (state[3]_X_6_o_wide_mux_18_OUT<6>)
     FDE:D                     0.102          B_6
    ----------------------------------------
    Total                      4.438ns (1.935ns logic, 2.503ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Q_7 (FF)
  Destination:       Q<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Q_7 to Q<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  Q_7 (Q_7)
     OBUF:I->O                 2.571          Q_7_OBUF (Q<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.024|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.19 secs
 
--> 

Total memory usage is 295208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

