6.012 - Microelectronic Devices and Circuits 
 
 
 
   
Lecture 19 - Differential Amplifier Stages - Outline
 
 
Announcements 
Design Problem - coming out tomorrow; PS #10 looks at pieces;

   
 
 
neglect the Early effect in large signal analyses
 
Review - Single-transistor building block stages 
 
 
 
 
 
Common source: general purpose gain stage, workhorse 
Common gate:  small Rin, large Rout, unity Ai, same A as CS
 
  
 
 
v 
Source follower:  large Rin, small Rout, unity Av, same Ai  as CS
 
 
  
 
 
 
Series and Shunt feedback:  we'll see in special situations
 
 
  
Differential Amplifier Stages - Large signal behavior 
 
 
General features:  symmetry, inputs, outputs, biasing 
 
  
  
(Symmetry is the key!) 
 
 
 
 
 
 
Large signal transfer characteristic 
Difference- and common-mode signals
 
 
 
 
Decomposing and reconstructing general signals 
Half-circuit incremental analysis techniques
 
 
Linear equivalent half-circuits 
Difference- and common-mode analysis
 
 
 
Example:  analysis of source-coupled pair 
  
Clif Fonstad, 11/17/09 

Lecture 19  - Slide 1 

Linear amplifier layouts:  The practical ways of putting
 
 
 
 
inputs to, and taking outputs from, transistors to form 
 
 
 
 
 
 
 
 
 
linear amplifiers 
There are 12 choices: three 
 
possible nodes to connect to 
the input, and for each one, 
two nodes from which to take 
an output, and two choices of 
what to do with the remaining 
node (ground it or connect it 
to something). 
Not all these choices work 
well, however.  In fact only 
three do: 

Name 
Common source/emitter 
Common gate/base 
Common drain/collector 
(Source/emitter follower) 
Source/emitter degeneration 
Clif Fonstad, 11/17/09 

Input 
1
3
1

Output 
2
2
3

Grounded 
3 
1 
2 

1 

2 

none 
Lecture 19  - Slide 2 

IBIAS-V+V123IBIAS-V+V123•  Three MOSFET single-transistor amplifiers 
V +
V +

V + 

+
vin
-

IBIAS

CO

+
vout
-

CE

IBIAS

CO

+
vout
-

CI
+
vIN
-

V -
COMMON SOURCE 
 
 
Input: gate

  
Output:  drain

 
Common:  source
 
  
 
Substrate:  to source
 
 
  
+ 
vout 

+ 
vin 
-

-

V -
COMMON GATE 
 
Input: source;  Output:  drain

 
  
   
  
Common:  gate
 
Substrate: to ground 
 
 
 

+ 
vin 

-

+ 
vout 

-

+ 
vin 
-

IBIAS 

CO
+ 
vout 
-

V -
     
 
SOURCE FOLLOWER 
Input: gate

 
Output:  source 
 
  
 
  
Common:  drain
 
Substrate:  to source 
 
 
 
  

+ 

vin 

-

+ 
vout 

-

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 3 

IBIASV-V+vin+-CECOvout+-IBIASV-V+vout+-vIN+-COCI•  Single-transistor amplifiers with feedback
V + 

V + 

+ 
vin 
-

RF 

IBIAS 

CO 
+ 
vout 
-

CE 

V -
PARALLEL FEEDBACK* 
 

RF 

+ 
vin 
-

IBIAS

CO 
+ 
vout
-

CE 

V -
     
SERIES FEEDBACK 
 

Clif Fonstad, 11/17/09 

 
 
* Also termed "source degeneracy" 
 
 
 

Lecture 19  - Slide 4 

vout+-vin+-RFvout+-vin+-RF•  Summary of the single transistor stages (MOSFET)
 

Clif Fonstad, 11/17/09 

Note:  When vbs  = 0 the gmb  factors should be deleted. 
  
 
 
 
 
 
 
 
 
 
 

Lecture 19  - Slide 5
 

! MOSFETVoltagegain, AvCurrentgain, AiInputresistance, RiOutputresistance, RoCommon source"gmgo+gl[]="gmrl'()##ro=1go$ % & ’ ( ) Common gate*gm+gmb[]rl'*1*1gm+gmb[]*ro1+gm+gmb+go[]gt+ , - . / 0 Source followergm[]gm+gmb+go+gl[]*1##1gm+go+gl[]*1gmSource degeneracy(series feedback)*"rlRF##*roShunt feedback"gm"GF[]go+GF[]*"gmRF"glGF1GF1"Av[]ro||RF=1go+GF[]$ % & ’ ( ) ! Power gain, Ap=Av"Ai•  Summary of the single transistor stages (bipolar)
 

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 6
 

! BIPOLARVoltagegain, AvCurrentgain, AiInputresistance, RiOutputresistance, RoCommon emitter"gmgo+gl[]="gmrl'()"#glgo+gl[]r$ro=1go% & ’ ( ) * Common basegmgo+gl[]=gmrl'()+1+r$#+1[]+#+1[]roEmitter followergm+g$[]gm+g$+go+gl[]+1#glgo+gl[]+#r$+#+1[]rl'rt+r$#+1[]Emitter degeneracy+"rlRF+#+r$+#+1[]RF+roShunt feedback"gm"GF[]go+GF[]+"gmRF"glGF1g$+GF1"Av[]ro||RF=1go+GF% & ’ ( ) * ! Power gain, Ap=Av"AiDifferential Amplifiers: emitter- and source-coupled pairs 
 
 
 
 
V + 
V + 

+ 
+
vOUT1  vOUT2 
-
-

+ 
vIN1 
-

+
vIN2 
-

+ 
vIN1 
-

+ 
vOUT1 
-

+ 
vOUT2 
-

+
vIN2
-

IBIAS 

IBIAS 

V -
V -
Emitter-coupled pair 
Source-coupled pair 
 
 
Why do we care? - They amplify only difference-mode signals

They are easy to interconnect and cascade

They help us eliminate coupling capacitors

They are optimally suited to integration
 

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 7 

Differential Amplifiers: large signal analysis of 
 
 
 
 
 
source coupled pairs 
Source-coupled pair 
 
Below:  Schematic with resistor loads
 
Right:  Large signal equiv. circuit in saturation 
 

Analysis: 
 
  
3 KVL loops: 

vI1  - vGS1  +vGS2  - vI2  = 0, vO1  = VDD  - RDiD1, vO2  = VDD  - RDiD2 
   
 
 
 
 
 
   
 
 
KCL at one node:   iD1  + iD2  = IBIAS
 
 
 
MOSFET relationships:  iD1  = K(vGS1-VT)2/2; iD2  = K(vGS2-VT)2/2
 
 
 
 
  
 
 
 
 
 
(see text for details of analysis) 
Clif Fonstad, 11/17/09 

Lecture 19  - Slide 8 

IBIASvI1vO1+-vO2+-+-vI2+-+-vO-VSS+VDDRDRDM1M2Diff. Amps:  large signal analysis of source coupled pairs, cont.
 
  
 
 
 
 
 
 
 
   
Results:  The outputs again only depend on the difference between
 
   
the two inputs, (vI1  - vI2): 

vo 

Symmetrical 

Slope around origin = -gmRD 

Clif Fonstad, 11/17/09 

Only the difference in the inputs matters!! 

Lecture 19  - Slide 9
 

! vO1=VDD"RD2KvIN1"vIN2[]2+IBIAS                                               +K2vIN1"vIN2[]4IBIASK"vIN1"vIN2[]2# $ % & % ’ ( % ) % vO2=VDD"RD2KvIN1"vIN2[]2+IBIAS                                               "K2vIN1"vIN2[]4IBIASK"vIN1"vIN2[]2# $ % & % ’ ( % ) %        vO="RDK2vIN1"vIN2[]4IBIASK"vIN1"vIN2[]2Differential Amplifiers: large signal analysis of
 
 
 
 
 
 
emitter coupled pairs 
Emitter-coupled pair 
 
Below:  Schematic with resistor loads
 
Right:  Large signal equivalent circuit in FAR
 

Analysis: 
3 KVL loops: vI1  - vBE1  +vBE2  - vI2  = 0, vO1  = VCC  - RCαFiF1, vO2  = VCC  - RCαFiF2 
 
 
 
 
 
 
   
 
 
KCL at one node:     iF1  + iF2  = IBIAS 
 
 
 
Ideal diode relationships:  iF1  ≈  IES  exp (qvBE1/kT), iF2  ≈  IES  exp (qvBE2/kT) 
 
 
   
 
 
 
  
 
 
 
 
 
(see text for details of analysis) 

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 10 

IBIAS+VCCvI1+-vO1+-vO2+-vI2+--VEE+-vORCRCQ2Q1Diff. Amps:  large signal analysis of emitter coupled pairs, cont.
 
  
 
 
 
 
 
 
 
   
Results:  The outputs only depend on the 
   
difference between the inputs, (vI1  - vI2): 

Symmetrical 

Slope around origin = -gmRC 
 
 
 
 

Clif Fonstad, 11/17/09 

Only the difference in the inputs matters!! 

Lecture 19  - Slide 11
 

! vO1=VCC"#FRCIBIAS1+e"qvI1"vI2()kT[]vO2=VCC"#FRCIBIAS1+eqvI1"vI2()kT[]vO="#FRCIBIAStanhqvI1"vI2()2kTDifferential Amplifier Analysis - difference-mode and 
 
 
 
common-mode signals 
 
 
Any pair of signals can be decomposed into a portion that 
 
 
 
 
 
 
 
 
 
 
is the identical in both, and a portion that is equal, but opposite 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
in both.  For example, if we have two voltages, v1  and v2, we can 
  
 
 
 
 
 
 
 
 
 
define a common-mode signal, vC, and a difference-mode signal, 
 
 
 
 
 
 
 
 
 
vD, as: 
      
vD = v1 - v2 
vC = (v1 + v2)/2 
      
 
 
 
 
 
 
   
 
 
In terms of these two voltages, we can write v1  and v2  as: 
 
 
 
 
 
 
 
 
 
 
    
 
 
 
   
v2 = vC - vD/2 
 
       
 
 
v1 = vC + vD/2 
_______________________________________ 
 
In incremental analysis of linear amplifiers we will decom-
 
 
 
 
 
 
 
 
pose our inputs into difference- and common-mode inputs: 
 
 
 
 
 
 
vic  = (vin1  + vin2)/2  and  vid  = vin1  - vin2. 
 
 
 
 
  
  
 
 
   
We will apply vid  to the circuit and get vod  (= Avdvid), and 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
then apply vic  to the circuit to get voc  (= Avcvic).  Then we will 
 
 
 
 
 
reconstruct our outputs: 
 
 
vout1  = voc  + vod/2 = Avcv ic  + Avdvid/2 
 
 
 
 
 
 
 
 
   
 
 
   
 
 
vout2  = voc  - vod/2 = Avcv ic  - Avdvid/2 

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 12 

 
Differential Amplifier Analysis -
incremental analysis exploiting symmetry and superposition 
 
 
 
 
 

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 13
 

vin1+-vin2+-vout1+-vout2+-Linear equivalentcircuit (symmetrical)vin2+-vout2+-vin1+-vout1+-a LEHC: one halfof sym. LEC a LEHC: one halfof sym. LEC Differential Amplifier Analysis -
 
incremental analysis exploiting symmetry and superposition 
 
 
 
 
 

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 14 

-vid+--vod+-a LEHC: one halfof sym. LEC vid+-vod+-a LEHC: one halfof sym. LEC No voltage on common links, so incrementally they are grounded.vid+-vod = Avdvid+-a LEHC: one halfof sym. LEC vic+-voc+-a LEHC: one halfof sym. LEC vic+-voc+-a LEHC: one halfof sym. LEC No current in common links, so incrementally they are open.vic+-voc = Avcvic+-a LEHC: one halfof sym. LEC Differential Amplifier Analysis - example of LEC analysis 
   
 
 
 
Consider a source-coupled pair: 
 
 
 

V + 

+ 
vo1 
-

+ 
vi1 
-

vo2 

vi2 

IBIAS 

V -
We begin by drawing the LEC for this differential amplifier....
 
 
 
 
 
 
 
 
 
 

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 15 

Differential Amplifier Analysis - example, cont. 
   
 
The LEC for our amplifier: 
 
 
 
 

g 
+ + 
v gs1 
-

v in1 

-

gmv gs1 
s,b 

gsl 
d 

go 

+ 
v o1  gel 
-

gsl 
d 

gel 

v o2

go 

gmv gs2
s,b 

g 

v gs2

v in2 

gcs /2 

gcs /2 

 
We decompose our inputs into common- and difference-mode
 
 
 
 
 
 
 
Also: 
inputs: 
    

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 16 

! vid"vin1#vin2vic"vin1+vin22! vod"vout1#vout2voc"vout1+vout22Differential Amplifier Analysis - example, cont.
 
   
 
With vid  and -vid  inputs: 
 
 
 
 

g 
+ 
v gs1 
-

+ 

v id 

-

gmv gs1 
s,b 

gsl 
d 

go 

+ 
v od  gel
-

gsl 
d 

gel 

-v od

go 

gmv gs2
s,b 

g 

v gs2 

-v id 

gcs /2 

gcs /2 

This LEC simplifies to: 
 
 
 
 

From which: 
 

Clif Fonstad, 11/17/09 

Note:  We want Avd  to be very large. 
 
 
 
 
 
 
  

Lecture 19  - Slide 17
 

gmvgsgodgslvid =vgss,bg -+-vodgel+s,b! vod="gmvidgo+gsl+gel()Avd="gmgo+gsl+gel()Differential Amplifier Analysis - example, cont.
 
   
 
With vic  inputs: 
 
 

g 
+ 
v gs1 
-

+ 

v ic 

-

gmv gs1 
s,b 

gsl 
d 

+ 
v oc 
-

go 

gsl 
d 

gel

gel 

v oc

go 

gmv gs2
s,b 

g 

v gs2 

v ic 

gcs /2 

gcs /2 

This LEC simplifies to: 
 
 
 

From which: 
 

Clif Fonstad, 11/17/09 

Note:  We want Avc  to be very small. 
 
 
 
 
 
 
  

Lecture 19  - Slide 18
 

! voc"#gcsvic2gsl+gel()Avc"#gcs2gsl+gel()gmvgsgodgslvics,bg -+-vodgel+gcs/2vgs -Differential Amplifier Analysis - example, cont.
 
   
 
Knowing Avd  and Avc, we can construct vo1  and vo2  : 
 
 
 
 
 
 
 
 
 
 

Remember:  In a good Diff Amp |Avd| is very large, and |Avc| is very small. 
Lecture 19  - Slide 19
 
Clif Fonstad, 11/17/09 

! vo1=voc+vod2=Avcvic+Avdvid2="gcs2gsl+gel()vic"gm2go+gsl+gel()vid="gcs2gsl+gel()vi1+vi2()2"gm2go+gsl+gel()vi1"vi2()! vo2=voc"vod2=Avcvic"Avdvid2="gcs2gsl+gel()vic+gm2go+gsl+gel()vid="gcs2gsl+gel()vi1+vi2()2+gm2go+gsl+gel()vi1"vi2()Looking at a complicated circuit: 
Lesson I - Find the biasing circuitry and represent it symbolically 
 
 
 
 
 
 
 
     
Consider the following example: 

7 of the 21 transistors are used for biasing the other 
14 transistors. 
If we get the biasing transistors out of the picture for 
awhile, the circuit looks simpler.  (next foil) 
 

Clif Fonstad, 11/17/09 

Lecture 19  - Slide 20 

Circuitry providing the VREFsIBIAS1IBIAS3IBIAS2Q1ABQ4Q16Q19Q18Q20Q21vOUT+-BvIN2+ 1.5 V- 1.5 VAQ7Q6BvIN1+-+-Q8Q9Q10Q3Q2Q17Q14Q15Q11Q12Q4Q5Q13Looking at a complicated circuit:
Lesson II - Identify the individual stages and their active
 
 
 
 
 
 
   
 
 
 
 
transistors and load elements. 
Continuing with our earlier example, consider the following:
 

Actives 
Loads
 

Push-
Pull 
Output
Stage
(bipolar) 

Source-coupled
pair 

Complementary emitter
 
 
 
Pair of common-
 
follower pair
 
 
(pnp and npn) 
 
source stages 
Note:  We can almost make sense of all of the stages, but  we still need to 
 
study active loads and output stages to fully understand them. 
Lecture 19  - Slide 21 
Clif Fonstad, 11/17/09 

IBIAS1Q18Q20Q21vOUT+-vIN2+ 1.5 V- 1.5 VQ7Q6vIN1+-+-Q8Q9Q17Q14Q15Q11Q12Q4Q5Q13IBIAS3IBIAS2Looking at a complicated circuit: 
Lesson III - Use half-circuit techinques to convert the 
 
 
 
 
 
   
 
 
 
 
 
 
 
differential stages to familiar single transistor stages. 
Continuing with the same example: 

Source coupled pair 
 
 

Complementary
Pair of common 
 
 
 
emitter followers 
 
source stages 
 
There are two symmetrical differential gain stages, 
followed by two complementary output stages 
(next foil) 
 
Lecture 19  - Slide 22 
Clif Fonstad, 11/17/09 

 
EF pair 
(Push-Pull or 
Totem Pole) 

IBIAS1Q18Q20Q21vOUT+-vIN2+ 1.5 V- 1.5 VvIN1+-+-Q8Q9Q17Q11Q12IBIAS3IBIAS2Lee LoadQ4, Q5, Q6, Q7(active load)Current Mirror Q14, Q15(active load)with level shiftQ13 Looking at a complicated circuit:
Lesson III, cont. - Draw the difference and common mode half circuits. 

Difference mode
 
half circuit: 
 

Common mode
 
half circuit:
 

   

Voila!!  We have reduced the transistor count from 21 to 4, and we see 
   
that our complex amplifier is just a cascade of 4 single-transistor stages.
Lecture 19  - Slide 23 
Clif Fonstad, 11/17/09 

vod+-vid+-Q8Q20Q17Q12roQ16roLLdmroCMdmRLOADvoc+-vic+-Q8Q20Q17Q12roQ16roCMcm2roQ10roLLcmRLOAD6.012 - Microelectronic Devices and Circuits 
 
 
 
   
 
Lecture 19 - Differential Amplifier Stages - Summary
 
• Differential Amplifier Stages - Large signal behavior 
 
 
General features:  two transistors 
 
 
 
(a source-coupled, or emitter-coupled, pair) 
 
 
 
highly symmetrical 
          
two inputs, two outputs 
 
(Note: one input can be zero) 
 
 
 
 
biased by single current source 
Large signal transfer characteristic:  only depends on vIN1  - vIN2 
  
 
 
 
 
• Difference- and common-mode signals
  
Difference-mode:  vID  = vIN1  - vIN2
 
 
 
Common-mode:  vIC  = (vIN1  + vIN2)/2
 
  
 
 
  
Reconstruction:  vIN1  = vID  + vIC/2, vIN2  = vID  - vIC/2
 
 
 
 
 
 
• Half-circuit incremental analysis techniques
 
Exploiting symmetry and superposition 
 
 
Difference-mode lin. equiv. half-circuit:  links are grounded 
  
 
 
 
 
Common-mode lin. equiv. half circuit:  links are cut, open circuited 
 
 
 
  
Approach: 1. identify common- and difference-mode half circuits 
2. calculate common- and difference-mode signals 
3. analyze difference-mode half-circuit	 
(each half-circuit is one of
 
 
 
 
 
 
our known building-blocks) 
4. analyze common-mode half-circuit 
5. reconstruct signals 

Lecture 19  - Slide 24 

Clif Fonstad, 11/17/09	 

MIT OpenCourseWare
http://ocw.mit.edu 

 
 
6.012 Microelectronic Devices and Circuits 
Fall 2009 

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 

