
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf6_19'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf6_readFilters47_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1463.13-1463.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1464.13-1464.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1465.16-1465.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1461.1-1467.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x3'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1583.13-1583.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1584.13-1584.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1585.16-1585.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1581.1-1587.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1708.13-1708.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1709.13-1709.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1710.13-1710.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1711.13-1711.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1712.13-1712.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1713.13-1713.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1714.13-1714.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1715.16-1715.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1706.1-1717.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1838.13-1838.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1839.13-1839.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1840.13-1840.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1841.13-1841.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1842.13-1842.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1843.13-1843.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1844.13-1844.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1845.16-1845.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1836.1-1847.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x1'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x1_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1963.13-1963.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1964.13-1964.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1965.16-1965.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1961.1-1967.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf6_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc528'.
Generating RTLIL representation for module `\td_fused_top_tdf6_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf6_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf6_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf6_readFilters47'.
Generating RTLIL representation for module `\td_fused_top_tdf6_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf6_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_6_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0
root of   0 design levels: td_fused_top_tdf6_get_next_ijk
root of   0 design levels: td_fused_top_tdf6_readInputs
root of   0 design levels: td_fused_top_tdf6_readFilters47
root of   4 design levels: td_fused_top_tdf6_dot_product
root of   4 design levels: td_fused_top_tdf6_accum_1
root of   4 design levels: td_fused_top_tdf6_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc528
root of   4 design levels: td_fused_top_tdf6_adjust
root of   0 design levels: td_fused_top_tdf6_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w5_d2_S_x1_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d2_S_x1
root of   0 design levels: td_fused_top_fifo_w5_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d7_S
root of   0 design levels: td_fused_top_fifo_w10_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w10_d7_S
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x3_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x3
root of   0 design levels: td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf6_readFilters47_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545
root of   6 design levels: td_fused_top_tdf6_19
Automatically selected td_fused_top_tdf6_19 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf6_19
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48545
Used module:         \td_fused_top_start_for_tdf6_readFilters47_U0
Used module:             \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x3
Used module:             \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:         \td_fused_top_fifo_w10_d7_S
Used module:             \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d7_S
Used module:             \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d2_S_x1
Used module:             \td_fused_top_fifo_w5_d2_S_x1_shiftReg
Used module:         \td_fused_top_tdf6_writeOutputs_unaligned
Used module:         \td_fused_top_tdf6_adjust
Used module:             \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             \td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc528
Used module:         \td_fused_top_tdf6_accum_2
Used module:         \td_fused_top_tdf6_accum_1
Used module:         \td_fused_top_tdf6_dot_product
Used module:         \td_fused_top_tdf6_readFilters47
Used module:         \td_fused_top_tdf6_readInputs
Used module:         \td_fused_top_tdf6_get_next_ijk
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.

2.10. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf6_19
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48545
Used module:         \td_fused_top_start_for_tdf6_readFilters47_U0
Used module:             \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x3
Used module:             \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:         \td_fused_top_fifo_w10_d7_S
Used module:             \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d7_S
Used module:             \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d2_S_x1
Used module:             \td_fused_top_fifo_w5_d2_S_x1_shiftReg
Used module:         \td_fused_top_tdf6_writeOutputs_unaligned
Used module:         \td_fused_top_tdf6_adjust
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc528
Used module:         \td_fused_top_tdf6_accum_2
Used module:         \td_fused_top_tdf6_accum_1
Used module:         \td_fused_top_tdf6_dot_product
Used module:         \td_fused_top_tdf6_readFilters47
Used module:         \td_fused_top_tdf6_readInputs
Used module:         \td_fused_top_tdf6_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf6_19
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48545
Used module:         \td_fused_top_start_for_tdf6_readFilters47_U0
Used module:             \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x3
Used module:             \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:         \td_fused_top_fifo_w10_d7_S
Used module:             \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d7_S
Used module:             \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d2_S_x1
Used module:             \td_fused_top_fifo_w5_d2_S_x1_shiftReg
Used module:         \td_fused_top_tdf6_writeOutputs_unaligned
Used module:         \td_fused_top_tdf6_adjust
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc528
Used module:         \td_fused_top_tdf6_accum_2
Used module:         \td_fused_top_tdf6_accum_1
Used module:         \td_fused_top_tdf6_dot_product
Used module:         \td_fused_top_tdf6_readFilters47
Used module:         \td_fused_top_tdf6_readInputs
Used module:         \td_fused_top_tdf6_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Removed 7 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4064$1032'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7546$2559 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7546$2559 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7501$2556 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7501$2556 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7372$2532 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7372$2532 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7353$2531 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7353$2531 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6783$2469 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6773$2458 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6695$3042 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6685$3034 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6675$3026 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6662$3019 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6653$3017 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6644$3015 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6632$3011 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6620$3007 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6473$2314 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6463$2303 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6381$2917 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6371$2909 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6361$2901 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6349$2897 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6337$2893 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6243$2243 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6169$2866 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6159$2858 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6149$2850 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6136$2843 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6123$2836 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6114$2834 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6105$2832 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6093$2828 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6081$2824 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5944$2105 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5934$2094 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5856$2739 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5846$2731 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5836$2723 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5823$2716 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5814$2714 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5805$2712 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5793$2708 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5781$2704 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5599$1936 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5591$1932 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5583$1928 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5575$1913 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5567$1898 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5559$1891 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5551$1876 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5543$1869 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5535$1854 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5527$1847 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5519$1832 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5511$1825 in module td_fused_top_tdf6_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5501$1810 in module td_fused_top_tdf6_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5487$1804 in module td_fused_top_tdf6_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5477$1789 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5469$1785 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5461$1770 in module td_fused_top_tdf6_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5431$1713 in module td_fused_top_tdf6_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5419$1696 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5411$1694 in module td_fused_top_tdf6_get_next_ijk.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5153$1606 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5145$1591 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5137$1576 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5129$1569 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5121$1562 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5113$1547 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5105$1532 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5097$1525 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5089$1518 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5081$1512 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5073$1496 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5065$1480 in module td_fused_top_tdf6_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5051$1472 in module td_fused_top_tdf6_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5037$1464 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5029$1452 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5021$1440 in module td_fused_top_tdf6_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5007$1432 in module td_fused_top_tdf6_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4993$1424 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4985$1422 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4977$1414 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4969$1410 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4961$1406 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4953$1404 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4945$1402 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4895$1365 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4883$1359 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4871$1351 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4859$1347 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4851$1345 in module td_fused_top_tdf6_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4598$1312 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4590$1304 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4582$1298 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4574$1289 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4566$1282 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4558$1276 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4550$1274 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4542$1266 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4534$1262 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4526$1258 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4518$1256 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4510$1254 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4484$1226 in module td_fused_top_tdf6_readFilters47.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4470$1211 in module td_fused_top_tdf6_readFilters47.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4458$1196 in module td_fused_top_tdf6_readFilters47.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4446$1192 in module td_fused_top_tdf6_readFilters47.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4438$1190 in module td_fused_top_tdf6_readFilters47.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4262$1145 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4254$1139 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4246$1133 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4238$1129 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4230$1123 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4222$1121 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4214$1105 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4206$1101 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4198$1099 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4190$1097 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4140$1061 in module td_fused_top_tdf6_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4128$1052 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4118$1049 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4108$1046 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4098$1043 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4088$1040 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4078$1037 in module td_fused_top_tdf6_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4064$1032 in module td_fused_top_tdf6_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4052$1019 in module td_fused_top_tdf6_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4040$1015 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4032$1013 in module td_fused_top_tdf6_dot_product.
Marked 12 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3640$927 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3622$913 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3604$899 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3586$885 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3568$871 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3560$869 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3552$861 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3534$853 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3526$849 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3518$845 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3510$843 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3502$841 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3494$837 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3486$833 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3478$831 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3470$829 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3462$805 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3454$781 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3436$767 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3418$753 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3335$657 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3327$652 in module td_fused_top_tdf6_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3315$635 in module td_fused_top_tdf6_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3303$622 in module td_fused_top_tdf6_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3291$618 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3283$616 in module td_fused_top_tdf6_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2981$598 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2973$594 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2965$590 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2957$586 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2949$584 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2941$580 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2933$576 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2913$564 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2905$556 in module td_fused_top_tdf6_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2893$550 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2885$548 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2875$543 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2768$537 in module td_fused_top_Block_entry_proc_proc528.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2760$530 in module td_fused_top_Block_entry_proc_proc528.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2752$523 in module td_fused_top_Block_entry_proc_proc528.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2744$519 in module td_fused_top_Block_entry_proc_proc528.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2736$512 in module td_fused_top_Block_entry_proc_proc528.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2726$504 in module td_fused_top_Block_entry_proc_proc528.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2714$495 in module td_fused_top_Block_entry_proc_proc528.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2706$493 in module td_fused_top_Block_entry_proc_proc528.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2540$475 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2532$466 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2524$459 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2516$457 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2508$453 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2500$451 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2492$442 in module td_fused_top_tdf6_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2454$430 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2446$428 in module td_fused_top_tdf6_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2224$396 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2216$392 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2208$390 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2200$379 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2192$372 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2184$361 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2176$354 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2168$352 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2160$348 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2152$344 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2144$342 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2093$266 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2081$262 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2073$260 in module td_fused_top_tdf6_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1961$259 in module td_fused_top_fifo_w5_d2_S_x1_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1961$259 in module td_fused_top_fifo_w5_d2_S_x1_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1890$227 in module td_fused_top_fifo_w5_d2_S_x1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1836$226 in module td_fused_top_fifo_w5_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1760$194 in module td_fused_top_fifo_w5_d7_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1706$193 in module td_fused_top_fifo_w10_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1630$161 in module td_fused_top_fifo_w10_d7_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1581$160 in module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1581$160 in module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1510$128 in module td_fused_top_fifo_w16_d2_S_x3.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1461$127 in module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1461$127 in module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1390$95 in module td_fused_top_start_for_tdf6_readFilters47_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1149$60 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1137$56 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:285$50 in module td_fused_top_tdf6_19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:277$44 in module td_fused_top_tdf6_19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:269$38 in module td_fused_top_tdf6_19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:261$34 in module td_fused_top_tdf6_19.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:249$20 in module td_fused_top_tdf6_19.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:237$6 in module td_fused_top_tdf6_19.
Removed a total of 7 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 286 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6535$3063'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6534$3062'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6533$3061'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6530$3058'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6529$3057'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6528$3056'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6527$3055'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6526$3054'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6525$3053'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6298$2932'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6297$2931'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6296$2930'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6295$2929'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6294$2928'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6003$2887'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6002$2886'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6001$2885'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6000$2884'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5999$2883'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5998$2882'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5997$2881'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5996$2880'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5995$2879'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5994$2878'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5993$2877'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5696$2760'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5695$2759'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5694$2758'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5691$2755'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5690$2754'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5689$2753'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5688$2752'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5687$2751'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5686$2750'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1960'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_1 = 16'0000000000000000
  Set init value: \j_1 = 16'0000000000000000
  Set init value: \k_1 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1693'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1344'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1189'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1012'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 11'00000000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$615'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 11'00000000001
  Set init value: \accum_in_20_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$542'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$492'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 23'00000000000000000000001
Found init rule in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$427'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount_1 = 16'0000000000000000
  Set init value: \outputChanIdx_1 = 16'0000000000000000
  Set init value: \outputRow_5_0 = 16'0000000000000000
  Set init value: \outputRow_5_1 = 16'0000000000000000
  Set init value: \outputRow_5_2 = 16'0000000000000000
  Set init value: \outputRow_5_3 = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1883$257'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1882$256'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1881$255'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1753$224'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1752$223'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1751$222'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1623$191'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1622$190'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1621$189'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1503$158'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1502$157'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1501$156'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1383$125'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1382$124'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1381$123'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$94'.
  Set init value: \ap_sync_reg_tdf6_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf6_readInputs_U0_ap_ready = 1'0
Found init rule in `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$55'.
  Set init value: \loop_dataflow_input_count = 15'000000000000000
  Set init value: \loop_dataflow_output_count = 15'000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8136$3074'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8132$3073'.
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8125$3072'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7748$2594'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6854$3070'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6850$3069'.
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6843$3068'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7546$2559'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7537$2557'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7501$2556'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7438$2546'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7372$2532'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7353$2531'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6876$2483'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7727$3066'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7723$3065'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7716$3064'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6783$2469'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_EN[15:0]$2478
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_DATA[15:0]$2477
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_ADDR[6:0]$2476
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_EN[15:0]$2475
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_DATA[15:0]$2474
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_ADDR[6:0]$2473
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6773$2458'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_EN[15:0]$2467
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_DATA[15:0]$2466
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_ADDR[6:0]$2465
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_EN[15:0]$2464
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_DATA[15:0]$2463
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_ADDR[6:0]$2462
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6535$3063'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6534$3062'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6533$3061'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6532$3060'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6531$3059'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6530$3058'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6529$3057'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6528$3056'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6527$3055'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6526$3054'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6525$3053'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6695$3042'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6685$3034'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6675$3026'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6662$3019'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6653$3017'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6644$3015'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6632$3011'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6620$3007'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6473$2314'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_EN[15:0]$2323
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_DATA[15:0]$2322
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_ADDR[7:0]$2321
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_EN[15:0]$2320
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_DATA[15:0]$2319
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_ADDR[7:0]$2318
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6463$2303'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_EN[15:0]$2312
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_DATA[15:0]$2311
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_ADDR[7:0]$2310
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_EN[15:0]$2309
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_DATA[15:0]$2308
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_ADDR[7:0]$2307
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6298$2932'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6297$2931'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6296$2930'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6295$2929'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6294$2928'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6381$2917'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6371$2909'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6361$2901'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6349$2897'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6337$2893'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6253$2254'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6243$2243'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_EN[15:0]$2252
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_DATA[15:0]$2251
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_ADDR[6:0]$2250
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_EN[15:0]$2249
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_DATA[15:0]$2248
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_ADDR[6:0]$2247
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6003$2887'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6002$2886'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6001$2885'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6000$2884'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5999$2883'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5998$2882'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5997$2881'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5996$2880'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5995$2879'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5994$2878'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5993$2877'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6169$2866'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6159$2858'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6149$2850'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6136$2843'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6123$2836'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6114$2834'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6105$2832'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6093$2828'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6081$2824'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5944$2105'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_EN[15:0]$2114
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_DATA[15:0]$2113
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_ADDR[2:0]$2112
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_EN[15:0]$2111
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_DATA[15:0]$2110
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_ADDR[2:0]$2109
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5934$2094'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_EN[15:0]$2103
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_DATA[15:0]$2102
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_ADDR[2:0]$2101
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_EN[15:0]$2100
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_DATA[15:0]$2099
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_ADDR[2:0]$2098
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5696$2760'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5695$2759'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5694$2758'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5693$2757'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5692$2756'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5691$2755'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5690$2754'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5689$2753'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5688$2752'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5687$2751'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5686$2750'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5856$2739'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5846$2731'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5836$2723'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5823$2716'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5814$2714'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5805$2712'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5793$2708'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5781$2704'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1960'.
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5618$1940'.
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5599$1936'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5591$1932'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5583$1928'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5575$1913'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5567$1898'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5559$1891'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5551$1876'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5543$1869'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5535$1854'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5527$1847'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5519$1832'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5511$1825'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5501$1810'.
     1/2: $2\ap_phi_mux_k_17_new_0_i_phi_fu_104_p6[15:0]
     2/2: $1\ap_phi_mux_k_17_new_0_i_phi_fu_104_p6[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5487$1804'.
     1/3: $3\ap_phi_mux_j_17_new_0_i_phi_fu_91_p6[15:0]
     2/3: $2\ap_phi_mux_j_17_new_0_i_phi_fu_91_p6[15:0]
     3/3: $1\ap_phi_mux_j_17_new_0_i_phi_fu_91_p6[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5477$1789'.
     1/2: $2\ap_phi_mux_j_17_flag_0_i_phi_fu_77_p6[0:0]
     2/2: $1\ap_phi_mux_j_17_flag_0_i_phi_fu_77_p6[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5469$1785'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5461$1770'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5455$1755'.
     1/1: $0\k_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5449$1738'.
     1/1: $0\j_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5443$1719'.
     1/1: $0\i_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5431$1713'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5419$1696'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5411$1694'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1693'.
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5218$1657'.
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5153$1606'.
     1/6: $6\ap_NS_fsm[4:0]
     2/6: $5\ap_NS_fsm[4:0]
     3/6: $4\ap_NS_fsm[4:0]
     4/6: $3\ap_NS_fsm[4:0]
     5/6: $2\ap_NS_fsm[4:0]
     6/6: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5145$1591'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5137$1576'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5129$1569'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5121$1562'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5113$1547'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5105$1532'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5097$1525'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5089$1518'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5081$1512'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5073$1496'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5065$1480'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5051$1472'.
     1/3: $3\ifmap_vec_0_0_d1[15:0]
     2/3: $2\ifmap_vec_0_0_d1[15:0]
     3/3: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5037$1464'.
     1/3: $3\ifmap_vec_0_0_d0[15:0]
     2/3: $2\ifmap_vec_0_0_d0[15:0]
     3/3: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5029$1452'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5021$1440'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5007$1432'.
     1/3: $3\ifmap_vec_0_0_address1[6:0]
     2/3: $2\ifmap_vec_0_0_address1[6:0]
     3/3: $1\ifmap_vec_0_0_address1[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4993$1424'.
     1/3: $3\ifmap_vec_0_0_address0[6:0]
     2/3: $2\ifmap_vec_0_0_address0[6:0]
     3/3: $1\ifmap_vec_0_0_address0[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4985$1422'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4977$1414'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_184_p4[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4969$1410'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4961$1406'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4953$1404'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4945$1402'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4936$1396'.
     1/4: $0\select_ln33_10_reg_486[15:0]
     2/4: $0\select_ln33_9_reg_481[15:0]
     3/4: $0\select_ln33_8_reg_476[15:0]
     4/4: $0\select_ln33_reg_471[15:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4929$1392'.
     1/2: $0\icmp_ln25_reg_457_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln25_reg_457[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4923$1386'.
     1/1: $0\empty_93_reg_491[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4915$1384'.
     1/3: $0\is_padding_reg_442[0:0]
     2/3: $0\col_coord_reg_437[15:0]
     3/3: $0\trunc_ln135_reg_432[4:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4909$1382'.
     1/1: $0\add_ln32_reg_452[11:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4903$1374'.
     1/1: $0\add_ln25_reg_466[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4895$1365'.
     1/1: $0\kk_0_i_i_reg_180[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4883$1359'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4871$1351'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4859$1347'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4851$1345'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1344'.
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4667$1343'.
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4641$1334'.
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4598$1312'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4590$1304'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4582$1298'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4574$1289'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4566$1282'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4558$1276'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4550$1274'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4542$1266'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[7:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4534$1262'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4526$1258'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4518$1256'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4510$1254'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4504$1252'.
     1/1: $0\tmp_reg_144[11:7]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4498$1248'.
     1/1: $0\icmp_ln49_reg_154[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4492$1242'.
     1/1: $0\add_ln49_reg_149[7:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4484$1226'.
     1/1: $0\kk_0_0_i_i_reg_93[7:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4470$1211'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4458$1196'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4446$1192'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4438$1190'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1189'.
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4303$1181'.
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4262$1145'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4254$1139'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4246$1133'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4238$1129'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4230$1123'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4222$1121'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4214$1105'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4206$1101'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4198$1099'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4190$1097'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4184$1093'.
     1/1: $0\mul_reg_136[15:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4177$1087'.
     1/2: $0\weight_vecs_0_0_0_load_reg_131[15:0]
     2/2: $0\ifmap_vec_0_0_load_reg_126[15:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4171$1081'.
     1/1: $0\idxprom17_0_0_reg_111[7:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
     1/10: $0\idxprom17_0_0_reg_111_pp0_iter6_reg[7:0]
     2/10: $0\idxprom17_0_0_reg_111_pp0_iter5_reg[7:0]
     3/10: $0\idxprom17_0_0_reg_111_pp0_iter4_reg[7:0]
     4/10: $0\idxprom17_0_0_reg_111_pp0_iter3_reg[7:0]
     5/10: $0\idxprom17_0_0_reg_111_pp0_iter2_reg[7:0]
     6/10: $0\icmp_ln149_reg_107_pp0_iter6_reg[0:0]
     7/10: $0\icmp_ln149_reg_107_pp0_iter5_reg[0:0]
     8/10: $0\icmp_ln149_reg_107_pp0_iter4_reg[0:0]
     9/10: $0\icmp_ln149_reg_107_pp0_iter3_reg[0:0]
    10/10: $0\icmp_ln149_reg_107_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4148$1075'.
     1/3: $0\idxprom17_0_0_reg_111_pp0_iter1_reg[7:0]
     2/3: $0\icmp_ln149_reg_107_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln149_reg_107[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4140$1061'.
     1/1: $0\ic_0_0_reg_69[7:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4128$1052'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4118$1049'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4108$1046'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4098$1043'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4088$1040'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4078$1037'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4064$1032'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4052$1019'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4040$1015'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4032$1013'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1012'.
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3827$984'.
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3797$980'.
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3640$927'.
     1/12: $12\ap_NS_fsm[10:0]
     2/12: $11\ap_NS_fsm[10:0]
     3/12: $10\ap_NS_fsm[10:0]
     4/12: $9\ap_NS_fsm[10:0]
     5/12: $8\ap_NS_fsm[10:0]
     6/12: $7\ap_NS_fsm[10:0]
     7/12: $6\ap_NS_fsm[10:0]
     8/12: $5\ap_NS_fsm[10:0]
     9/12: $4\ap_NS_fsm[10:0]
    10/12: $3\ap_NS_fsm[10:0]
    11/12: $2\ap_NS_fsm[10:0]
    12/12: $1\ap_NS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3622$913'.
     1/5: $5\grp_fu_312_p1[15:0]
     2/5: $4\grp_fu_312_p1[15:0]
     3/5: $3\grp_fu_312_p1[15:0]
     4/5: $2\grp_fu_312_p1[15:0]
     5/5: $1\grp_fu_312_p1[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3604$899'.
     1/5: $5\grp_fu_312_p0[15:0]
     2/5: $4\grp_fu_312_p0[15:0]
     3/5: $3\grp_fu_312_p0[15:0]
     4/5: $2\grp_fu_312_p0[15:0]
     5/5: $1\grp_fu_312_p0[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3586$885'.
     1/5: $5\grp_fu_307_p1[15:0]
     2/5: $4\grp_fu_307_p1[15:0]
     3/5: $3\grp_fu_307_p1[15:0]
     4/5: $2\grp_fu_307_p1[15:0]
     5/5: $1\grp_fu_307_p1[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3568$871'.
     1/5: $5\grp_fu_307_p0[15:0]
     2/5: $4\grp_fu_307_p0[15:0]
     3/5: $3\grp_fu_307_p0[15:0]
     4/5: $2\grp_fu_307_p0[15:0]
     5/5: $1\grp_fu_307_p0[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3560$869'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3552$861'.
     1/1: $1\ap_phi_mux_x_phi_fu_174_p4[7:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3534$853'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3526$849'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3518$845'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3510$843'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3502$841'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3494$837'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3486$833'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3478$831'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3470$829'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3462$805'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3454$781'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3436$767'.
     1/5: $5\accum_in_0_address1[6:0]
     2/5: $4\accum_in_0_address1[6:0]
     3/5: $3\accum_in_0_address1[6:0]
     4/5: $2\accum_in_0_address1[6:0]
     5/5: $1\accum_in_0_address1[6:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3418$753'.
     1/5: $5\accum_in_0_address0[6:0]
     2/5: $4\accum_in_0_address0[6:0]
     3/5: $3\accum_in_0_address0[6:0]
     4/5: $2\accum_in_0_address0[6:0]
     5/5: $1\accum_in_0_address0[6:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3412$747'.
     1/1: $0\trunc_ln25_reg_498[6:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3405$743'.
     1/2: $0\tmp_reg_494_pp0_iter1_reg[0:0]
     2/2: $0\tmp_reg_494[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3398$735'.
     1/2: $0\psum_6_07_reg_194[15:0]
     2/2: $0\psum_7_08_reg_182[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3391$727'.
     1/2: $0\psum_4_05_reg_218[15:0]
     2/2: $0\psum_5_06_reg_206[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3384$719'.
     1/2: $0\psum_2_03_reg_242[15:0]
     2/2: $0\psum_3_04_reg_230[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3377$711'.
     1/2: $0\psum_0_01_reg_266[15:0]
     2/2: $0\psum_1_02_reg_254[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3371$703'.
     1/1: $0\add_ln25_reg_588[7:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3364$695'.
     1/2: $0\accum_in_0_load_8_reg_523[15:0]
     2/2: $0\accum_in_0_load_reg_518[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3357$687'.
     1/2: $0\accum_in_0_load_14_reg_583[15:0]
     2/2: $0\accum_in_0_load_13_reg_578[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3350$679'.
     1/2: $0\accum_in_0_load_12_reg_563[15:0]
     2/2: $0\accum_in_0_load_11_reg_558[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3343$671'.
     1/2: $0\accum_in_0_load_10_reg_543[15:0]
     2/2: $0\accum_in_0_load_9_reg_538[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3335$657'.
     1/1: $0\x_reg_170[7:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3327$652'.
     1/1: $0\q_reg_278[3:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3315$635'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3303$622'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3291$618'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3283$616'.
     1/1: $0\ap_CS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$615'.
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3044$609'.
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2981$598'.
     1/3: $3\ap_NS_fsm[10:0]
     2/3: $2\ap_NS_fsm[10:0]
     3/3: $1\ap_NS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2973$594'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2965$590'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2957$586'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2949$584'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2941$580'.
     1/1: $1\accum_in_20_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2933$576'.
     1/1: $1\accum_in_20[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2927$574'.
     1/1: $0\add_ln57_reg_90[3:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2921$572'.
     1/1: $0\accum_in_load_reg_103[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2913$564'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2905$556'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2893$550'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2885$548'.
     1/1: $0\ap_CS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2875$543'.
     1/1: $0\accum_in_20_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$542'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2781$538'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2768$537'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2760$530'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2752$523'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2744$519'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2736$512'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2726$504'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2714$495'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2706$493'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$492'.
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2641$484'.
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2540$475'.
     1/2: $2\ap_NS_fsm[22:0]
     2/2: $1\ap_NS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2532$466'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2524$459'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2516$457'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2508$453'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2500$451'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2492$442'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2484$440'.
     1/3: $0\tmp_118_i_i_reg_164[15:0]
     2/3: $0\tmp_117_i_i_reg_159[15:0]
     3/3: $0\trunc_ln220_reg_154[15:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2478$438'.
     1/1: $0\sub_i_i_i_reg_179[15:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2472$436'.
     1/1: $0\mul_i_i_i_reg_189[15:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2466$434'.
     1/1: $0\add_i_i_i_reg_199[15:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2454$430'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2446$428'.
     1/1: $0\ap_CS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$427'.
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2294$426'.
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2254$411'.
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2224$396'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2216$392'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2208$390'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2200$379'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2192$372'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2184$361'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2176$354'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2168$352'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2160$348'.
     1/1: $1\ap_phi_mux_empty_phi_fu_114_p4[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2152$344'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2144$342'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2138$329'.
     1/1: $0\outputRow_5_3[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2132$316'.
     1/1: $0\outputRow_5_2[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2126$303'.
     1/1: $0\outputRow_5_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2120$290'.
     1/1: $0\outputRow_5_0[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2114$288'.
     1/1: $0\outputCount_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2108$284'.
     1/1: $0\outputChanIdx_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2101$282'.
     1/2: $0\icmp_ln88_reg_317[0:0]
     2/2: $0\tmp_62_cast_reg_304[12:3]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2093$266'.
     1/1: $0\empty_reg_111[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2081$262'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2073$260'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1961$259'.
     1/1: $1\q[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1950$258'.
     1/2: $0\sr_1[4:0]
     2/2: $0\sr_0[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1883$257'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1882$256'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1881$255'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1890$227'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1836$226'.
     1/1: $1\q[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
     1/7: $0\sr_6[4:0]
     2/7: $0\sr_5[4:0]
     3/7: $0\sr_4[4:0]
     4/7: $0\sr_3[4:0]
     5/7: $0\sr_2[4:0]
     6/7: $0\sr_1[4:0]
     7/7: $0\sr_0[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1753$224'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1752$223'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1751$222'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1760$194'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1706$193'.
     1/1: $1\q[9:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
     1/7: $0\sr_6[9:0]
     2/7: $0\sr_5[9:0]
     3/7: $0\sr_4[9:0]
     4/7: $0\sr_3[9:0]
     5/7: $0\sr_2[9:0]
     6/7: $0\sr_1[9:0]
     7/7: $0\sr_0[9:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1623$191'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1622$190'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1621$189'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1630$161'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1581$160'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1570$159'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1503$158'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1502$157'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1501$156'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1510$128'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1461$127'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1450$126'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1383$125'.
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1382$124'.
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1381$123'.
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1390$95'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$94'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1149$60'.
     1/1: $0\ap_sync_reg_tdf6_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1137$56'.
     1/1: $0\ap_sync_reg_tdf6_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$55'.
Creating decoders for process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:285$50'.
     1/1: $1\dataflow_in_loop_TOP_LOOP48545_U0_ap_continue[0:0]
Creating decoders for process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:277$44'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:269$38'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:261$34'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:249$20'.
     1/1: $0\loop_dataflow_output_count[14:0]
Creating decoders for process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:237$6'.
     1/1: $0\loop_dataflow_input_count[14:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7546$2559'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7546$2559': $auto$proc_dlatch.cc:427:proc_dlatch$5475
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7537$2557'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7501$2556'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7501$2556': $auto$proc_dlatch.cc:427:proc_dlatch$5484
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7438$2546'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7372$2532'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7353$2531'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
No latch inferred for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\reg_valid1' from process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6532$3060'.
No latch inferred for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\reg_q1' from process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6531$3059'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5693$2757'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5692$2756'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5618$1940'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5599$1936'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\start_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5591$1932'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\real_start' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5583$1928'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5575$1913'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5567$1898'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5559$1891'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5551$1876'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5543$1869'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5535$1854'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5527$1847'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5519$1832'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5511$1825'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_phi_mux_k_17_new_0_i_phi_fu_104_p6' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5501$1810'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_phi_mux_j_17_new_0_i_phi_fu_91_p6' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5487$1804'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_phi_mux_j_17_flag_0_i_phi_fu_77_p6' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5477$1789'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5469$1785'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_done' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5461$1770'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_block_state1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5218$1657'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5153$1606'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_read' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5145$1591'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5137$1576'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5129$1569'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5121$1562'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_read' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5113$1547'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5105$1532'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5097$1525'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5089$1518'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\in_data_ce0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5081$1512'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5073$1496'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5065$1480'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5051$1472'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5037$1464'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5029$1452'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5021$1440'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5007$1432'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4993$1424'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_ready' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4985$1422'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_184_p4' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4977$1414'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4969$1410'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_idle' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4961$1406'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_done' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4953$1404'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4945$1402'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\ap_block_state1' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4641$1334'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\ap_NS_fsm' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4598$1312'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4590$1304'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4582$1298'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\indices_23_read' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4574$1289'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\indices_23_blk_n' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4566$1282'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\filter_data_ce0' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4558$1276'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\ap_ready' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4550$1274'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4542$1266'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\ap_idle_pp0' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4534$1262'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\ap_idle' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4526$1258'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\ap_done' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4518$1256'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters47.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4510$1254'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_block_state1' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4303$1181'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4262$1145'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4254$1139'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\products_0_we0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4246$1133'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\products_0_ce0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4238$1129'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4230$1123'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_ready' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4222$1121'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4214$1105'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_idle' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4206$1101'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_done' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4198$1099'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4190$1097'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_condition_570' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3827$984'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_block_state1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3797$980'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3640$927'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\grp_fu_312_p1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3622$913'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\grp_fu_312_p0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3604$899'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\grp_fu_307_p1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3586$885'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\grp_fu_307_p0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3568$871'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_ready' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3560$869'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_phi_mux_x_phi_fu_174_p4' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3552$861'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_phi_mux_phi_ln45_phi_fu_292_p8' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3534$853'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3526$849'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_idle' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3518$845'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_done' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3510$843'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3502$841'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_out_we1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3494$837'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_out_we0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3486$833'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3478$831'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3470$829'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3462$805'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3454$781'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3436$767'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3418$753'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_block_state1' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3044$609'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2981$598'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_ready' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2973$594'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_idle' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2965$590'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_done' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2957$586'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2949$584'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\accum_in_20_ap_vld' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2941$580'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\accum_in_20' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2933$576'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc528.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2781$538'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc528.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2768$537'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc528.\ap_return' from process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2760$530'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc528.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2752$523'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc528.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2744$519'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc528.\ap_done' from process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2736$512'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_block_state1' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2641$484'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2540$475'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\indices_23_read' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2532$466'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\indices_23_blk_n' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2524$459'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_ready' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2516$457'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_idle' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2508$453'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_done' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2500$451'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\adjustments_ce0' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2492$442'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2254$411'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2224$396'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2216$392'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2208$390'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2200$379'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2192$372'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2184$361'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2176$354'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2168$352'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_114_p4' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2160$348'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2152$344'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2144$342'.
No latch inferred for signal `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.\q' from process `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1961$259'.
No latch inferred for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1836$226'.
No latch inferred for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1706$193'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1581$160'.
No latch inferred for signal `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1461$127'.
No latch inferred for signal `\td_fused_top_tdf6_19.\dataflow_in_loop_TOP_LOOP48545_U0_ap_continue' from process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:285$50'.
No latch inferred for signal `\td_fused_top_tdf6_19.\ap_ready' from process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:277$44'.
No latch inferred for signal `\td_fused_top_tdf6_19.\ap_idle' from process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:269$38'.
No latch inferred for signal `\td_fused_top_tdf6_19.\ap_done' from process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:261$34'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\dout_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8136$3074'.
  created $dff cell `$procdff$5485' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\ce_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8132$3073'.
  created $dff cell `$procdff$5486' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din0_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8125$3072'.
  created $dff cell `$procdff$5487' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din1_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8125$3072'.
  created $dff cell `$procdff$5488' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7748$2594'.
  created $dff cell `$procdff$5489' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7748$2594'.
  created $dff cell `$procdff$5490' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7748$2594'.
  created $dff cell `$procdff$5491' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\dout_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6854$3070'.
  created $dff cell `$procdff$5492' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\ce_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6850$3069'.
  created $dff cell `$procdff$5493' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din0_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6843$3068'.
  created $dff cell `$procdff$5494' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din1_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6843$3068'.
  created $dff cell `$procdff$5495' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6876$2483'.
  created $dff cell `$procdff$5496' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6876$2483'.
  created $dff cell `$procdff$5497' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6876$2483'.
  created $dff cell `$procdff$5498' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7727$3066'.
  created $dff cell `$procdff$5499' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7723$3065'.
  created $dff cell `$procdff$5500' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7716$3064'.
  created $dff cell `$procdff$5501' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7716$3064'.
  created $dff cell `$procdff$5502' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6783$2469'.
  created $dff cell `$procdff$5503' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6783$2469'.
  created $dff cell `$procdff$5504' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6787$2457_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6783$2469'.
  created $dff cell `$procdff$5505' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6773$2458'.
  created $dff cell `$procdff$5506' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6773$2458'.
  created $dff cell `$procdff$5507' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6773$2458'.
  created $dff cell `$procdff$5508' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6777$2456_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6773$2458'.
  created $dff cell `$procdff$5509' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6695$3042'.
  created $dff cell `$procdff$5510' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6685$3034'.
  created $dff cell `$procdff$5511' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6675$3026'.
  created $dff cell `$procdff$5512' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\reg_q0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6662$3019'.
  created $dff cell `$procdff$5513' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\reg_valid0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6662$3019'.
  created $dff cell `$procdff$5514' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\prev_tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6653$3017'.
  created $dff cell `$procdff$5515' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\prev_iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6644$3015'.
  created $dff cell `$procdff$5516' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6632$3011'.
  created $dff cell `$procdff$5517' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6620$3007'.
  created $dff cell `$procdff$5518' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6473$2314'.
  created $dff cell `$procdff$5519' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6473$2314'.
  created $dff cell `$procdff$5520' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6473$2314'.
  created $dff cell `$procdff$5521' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6477$2302_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6473$2314'.
  created $dff cell `$procdff$5522' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6463$2303'.
  created $dff cell `$procdff$5523' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6463$2303'.
  created $dff cell `$procdff$5524' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6463$2303'.
  created $dff cell `$procdff$5525' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6467$2301_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6463$2303'.
  created $dff cell `$procdff$5526' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6381$2917'.
  created $dff cell `$procdff$5527' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6371$2909'.
  created $dff cell `$procdff$5528' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6361$2901'.
  created $dff cell `$procdff$5529' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6349$2897'.
  created $dff cell `$procdff$5530' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6337$2893'.
  created $dff cell `$procdff$5531' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6253$2254'.
  created $dff cell `$procdff$5532' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6243$2243'.
  created $dff cell `$procdff$5533' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6243$2243'.
  created $dff cell `$procdff$5534' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6243$2243'.
  created $dff cell `$procdff$5535' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6247$2242_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6243$2243'.
  created $dff cell `$procdff$5536' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6169$2866'.
  created $dff cell `$procdff$5537' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6159$2858'.
  created $dff cell `$procdff$5538' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6149$2850'.
  created $dff cell `$procdff$5539' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\reg_q1' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6136$2843'.
  created $dff cell `$procdff$5540' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\reg_valid1' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6136$2843'.
  created $dff cell `$procdff$5541' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\reg_q0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6123$2836'.
  created $dff cell `$procdff$5542' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\reg_valid0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6123$2836'.
  created $dff cell `$procdff$5543' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\prev_tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6114$2834'.
  created $dff cell `$procdff$5544' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\prev_iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6105$2832'.
  created $dff cell `$procdff$5545' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6093$2828'.
  created $dff cell `$procdff$5546' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6081$2824'.
  created $dff cell `$procdff$5547' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5944$2105'.
  created $dff cell `$procdff$5548' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5944$2105'.
  created $dff cell `$procdff$5549' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5948$2093_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5944$2105'.
  created $dff cell `$procdff$5550' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5934$2094'.
  created $dff cell `$procdff$5551' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5934$2094'.
  created $dff cell `$procdff$5552' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5934$2094'.
  created $dff cell `$procdff$5553' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5938$2092_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5934$2094'.
  created $dff cell `$procdff$5554' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5856$2739'.
  created $dff cell `$procdff$5555' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5846$2731'.
  created $dff cell `$procdff$5556' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5836$2723'.
  created $dff cell `$procdff$5557' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5823$2716'.
  created $dff cell `$procdff$5558' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5823$2716'.
  created $dff cell `$procdff$5559' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5814$2714'.
  created $dff cell `$procdff$5560' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5805$2712'.
  created $dff cell `$procdff$5561' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5793$2708'.
  created $dff cell `$procdff$5562' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5781$2704'.
  created $dff cell `$procdff$5563' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\k_1' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5455$1755'.
  created $dff cell `$procdff$5564' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\j_1' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5449$1738'.
  created $dff cell `$procdff$5565' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\i_1' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5443$1719'.
  created $dff cell `$procdff$5566' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5431$1713'.
  created $dff cell `$procdff$5567' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5419$1696'.
  created $dff cell `$procdff$5568' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5411$1694'.
  created $dff cell `$procdff$5569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\select_ln33_reg_471' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4936$1396'.
  created $dff cell `$procdff$5570' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\select_ln33_8_reg_476' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4936$1396'.
  created $dff cell `$procdff$5571' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\select_ln33_9_reg_481' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4936$1396'.
  created $dff cell `$procdff$5572' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\select_ln33_10_reg_486' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4936$1396'.
  created $dff cell `$procdff$5573' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\icmp_ln25_reg_457' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4929$1392'.
  created $dff cell `$procdff$5574' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\icmp_ln25_reg_457_pp0_iter1_reg' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4929$1392'.
  created $dff cell `$procdff$5575' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\empty_93_reg_491' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4923$1386'.
  created $dff cell `$procdff$5576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\trunc_ln135_reg_432' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4915$1384'.
  created $dff cell `$procdff$5577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\col_coord_reg_437' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4915$1384'.
  created $dff cell `$procdff$5578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\is_padding_reg_442' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4915$1384'.
  created $dff cell `$procdff$5579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\add_ln32_reg_452' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4909$1382'.
  created $dff cell `$procdff$5580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\add_ln25_reg_466' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4903$1374'.
  created $dff cell `$procdff$5581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\kk_0_i_i_reg_180' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4895$1365'.
  created $dff cell `$procdff$5582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4883$1359'.
  created $dff cell `$procdff$5583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4871$1351'.
  created $dff cell `$procdff$5584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_done_reg' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4859$1347'.
  created $dff cell `$procdff$5585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4851$1345'.
  created $dff cell `$procdff$5586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\tmp_reg_144 [6:0]' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4667$1343'.
  created $dff cell `$procdff$5587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\tmp_reg_144 [11:7]' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4504$1252'.
  created $dff cell `$procdff$5588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\icmp_ln49_reg_154' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4498$1248'.
  created $dff cell `$procdff$5589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\add_ln49_reg_149' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4492$1242'.
  created $dff cell `$procdff$5590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4484$1226'.
  created $dff cell `$procdff$5591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4470$1211'.
  created $dff cell `$procdff$5592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4458$1196'.
  created $dff cell `$procdff$5593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\ap_done_reg' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4446$1192'.
  created $dff cell `$procdff$5594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters47.\ap_CS_fsm' using process `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4438$1190'.
  created $dff cell `$procdff$5595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111 [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
  created $dff cell `$procdff$5596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
  created $dff cell `$procdff$5597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
  created $dff cell `$procdff$5598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
  created $dff cell `$procdff$5599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
  created $dff cell `$procdff$5600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
  created $dff cell `$procdff$5601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter6_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
  created $dff cell `$procdff$5602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\mul_reg_136' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4184$1093'.
  created $dff cell `$procdff$5603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ifmap_vec_0_0_load_reg_126' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4177$1087'.
  created $dff cell `$procdff$5604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\weight_vecs_0_0_0_load_reg_131' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4177$1087'.
  created $dff cell `$procdff$5605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111 [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4171$1081'.
  created $dff cell `$procdff$5606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter2_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter3_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter4_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter5_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter6_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter6_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
  created $dff cell `$procdff$5616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4148$1075'.
  created $dff cell `$procdff$5617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter1_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4148$1075'.
  created $dff cell `$procdff$5618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4148$1075'.
  created $dff cell `$procdff$5619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4140$1061'.
  created $dff cell `$procdff$5620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4128$1052'.
  created $dff cell `$procdff$5621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4118$1049'.
  created $dff cell `$procdff$5622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4108$1046'.
  created $dff cell `$procdff$5623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4098$1043'.
  created $dff cell `$procdff$5624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4088$1040'.
  created $dff cell `$procdff$5625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4078$1037'.
  created $dff cell `$procdff$5626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4064$1032'.
  created $dff cell `$procdff$5627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4052$1019'.
  created $dff cell `$procdff$5628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_done_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4040$1015'.
  created $dff cell `$procdff$5629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4032$1013'.
  created $dff cell `$procdff$5630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\trunc_ln25_reg_498' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3412$747'.
  created $dff cell `$procdff$5631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\tmp_reg_494' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3405$743'.
  created $dff cell `$procdff$5632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\tmp_reg_494_pp0_iter1_reg' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3405$743'.
  created $dff cell `$procdff$5633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_7_08_reg_182' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3398$735'.
  created $dff cell `$procdff$5634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_6_07_reg_194' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3398$735'.
  created $dff cell `$procdff$5635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_5_06_reg_206' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3391$727'.
  created $dff cell `$procdff$5636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_4_05_reg_218' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3391$727'.
  created $dff cell `$procdff$5637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_3_04_reg_230' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3384$719'.
  created $dff cell `$procdff$5638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_2_03_reg_242' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3384$719'.
  created $dff cell `$procdff$5639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_1_02_reg_254' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3377$711'.
  created $dff cell `$procdff$5640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_0_01_reg_266' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3377$711'.
  created $dff cell `$procdff$5641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\add_ln25_reg_588' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3371$703'.
  created $dff cell `$procdff$5642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_reg_518' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3364$695'.
  created $dff cell `$procdff$5643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_8_reg_523' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3364$695'.
  created $dff cell `$procdff$5644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_13_reg_578' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3357$687'.
  created $dff cell `$procdff$5645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_14_reg_583' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3357$687'.
  created $dff cell `$procdff$5646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_11_reg_558' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3350$679'.
  created $dff cell `$procdff$5647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_12_reg_563' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3350$679'.
  created $dff cell `$procdff$5648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_9_reg_538' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3343$671'.
  created $dff cell `$procdff$5649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_10_reg_543' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3343$671'.
  created $dff cell `$procdff$5650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\x_reg_170' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3335$657'.
  created $dff cell `$procdff$5651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\q_reg_278' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3327$652'.
  created $dff cell `$procdff$5652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3315$635'.
  created $dff cell `$procdff$5653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3303$622'.
  created $dff cell `$procdff$5654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_done_reg' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3291$618'.
  created $dff cell `$procdff$5655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3283$616'.
  created $dff cell `$procdff$5656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\add_ln57_reg_90' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2927$574'.
  created $dff cell `$procdff$5657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\accum_in_load_reg_103' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2921$572'.
  created $dff cell `$procdff$5658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2913$564'.
  created $dff cell `$procdff$5659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2905$556'.
  created $dff cell `$procdff$5660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\ap_done_reg' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2893$550'.
  created $dff cell `$procdff$5661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2885$548'.
  created $dff cell `$procdff$5662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\accum_in_20_preg' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2875$543'.
  created $dff cell `$procdff$5663' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc528.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2726$504'.
  created $dff cell `$procdff$5664' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc528.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2714$495'.
  created $dff cell `$procdff$5665' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc528.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2706$493'.
  created $dff cell `$procdff$5666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\trunc_ln220_reg_154' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2484$440'.
  created $dff cell `$procdff$5667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\tmp_117_i_i_reg_159' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2484$440'.
  created $dff cell `$procdff$5668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\tmp_118_i_i_reg_164' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2484$440'.
  created $dff cell `$procdff$5669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\sub_i_i_i_reg_179' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2478$438'.
  created $dff cell `$procdff$5670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\mul_i_i_i_reg_189' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2472$436'.
  created $dff cell `$procdff$5671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\add_i_i_i_reg_199' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2466$434'.
  created $dff cell `$procdff$5672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\ap_done_reg' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2454$430'.
  created $dff cell `$procdff$5673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2446$428'.
  created $dff cell `$procdff$5674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\tmp_62_cast_reg_304 [2:0]' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2294$426'.
  created $dff cell `$procdff$5675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputRow_5_3' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2138$329'.
  created $dff cell `$procdff$5676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputRow_5_2' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2132$316'.
  created $dff cell `$procdff$5677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputRow_5_1' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2126$303'.
  created $dff cell `$procdff$5678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputRow_5_0' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2120$290'.
  created $dff cell `$procdff$5679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputCount_1' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2114$288'.
  created $dff cell `$procdff$5680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputChanIdx_1' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2108$284'.
  created $dff cell `$procdff$5681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\tmp_62_cast_reg_304 [12:3]' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2101$282'.
  created $dff cell `$procdff$5682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\icmp_ln88_reg_317' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2101$282'.
  created $dff cell `$procdff$5683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\empty_reg_111' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2093$266'.
  created $dff cell `$procdff$5684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2081$262'.
  created $dff cell `$procdff$5685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2073$260'.
  created $dff cell `$procdff$5686' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.\sr_0' using process `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1950$258'.
  created $dff cell `$procdff$5687' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.\sr_1' using process `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1950$258'.
  created $dff cell `$procdff$5688' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x1.\mOutPtr' using process `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1890$227'.
  created $dff cell `$procdff$5689' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x1.\internal_empty_n' using process `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1890$227'.
  created $dff cell `$procdff$5690' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x1.\internal_full_n' using process `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1890$227'.
  created $dff cell `$procdff$5691' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
  created $dff cell `$procdff$5692' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
  created $dff cell `$procdff$5693' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
  created $dff cell `$procdff$5694' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
  created $dff cell `$procdff$5695' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
  created $dff cell `$procdff$5696' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
  created $dff cell `$procdff$5697' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
  created $dff cell `$procdff$5698' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1760$194'.
  created $dff cell `$procdff$5699' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1760$194'.
  created $dff cell `$procdff$5700' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1760$194'.
  created $dff cell `$procdff$5701' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
  created $dff cell `$procdff$5702' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
  created $dff cell `$procdff$5703' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
  created $dff cell `$procdff$5704' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
  created $dff cell `$procdff$5705' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
  created $dff cell `$procdff$5706' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
  created $dff cell `$procdff$5707' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
  created $dff cell `$procdff$5708' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1630$161'.
  created $dff cell `$procdff$5709' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1630$161'.
  created $dff cell `$procdff$5710' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1630$161'.
  created $dff cell `$procdff$5711' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1570$159'.
  created $dff cell `$procdff$5712' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1570$159'.
  created $dff cell `$procdff$5713' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1510$128'.
  created $dff cell `$procdff$5714' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1510$128'.
  created $dff cell `$procdff$5715' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1510$128'.
  created $dff cell `$procdff$5716' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1450$126'.
  created $dff cell `$procdff$5717' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1450$126'.
  created $dff cell `$procdff$5718' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters47_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1390$95'.
  created $dff cell `$procdff$5719' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters47_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1390$95'.
  created $dff cell `$procdff$5720' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters47_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1390$95'.
  created $dff cell `$procdff$5721' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.\ap_sync_reg_tdf6_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1149$60'.
  created $dff cell `$procdff$5722' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.\ap_sync_reg_tdf6_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1137$56'.
  created $dff cell `$procdff$5723' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_19.\loop_dataflow_output_count' using process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:249$20'.
  created $dff cell `$procdff$5724' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_19.\loop_dataflow_input_count' using process `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:237$6'.
  created $dff cell `$procdff$5725' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8136$3074'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8136$3074'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8132$3073'.
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8125$3072'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:8125$3072'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7838$2595'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7748$2594'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7748$2594'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6854$3070'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6854$3070'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6850$3069'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6843$3068'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6843$3068'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7546$2559'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7546$2559'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7537$2557'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7501$2556'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7501$2556'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7438$2546'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7372$2532'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7372$2532'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7353$2531'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7353$2531'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7050$2484'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6876$2483'.
Removing empty process `td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6876$2483'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7727$3066'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7727$3066'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7723$3065'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7716$3064'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7716$3064'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6783$2469'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6783$2469'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6773$2458'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6773$2458'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6535$3063'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6534$3062'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6533$3061'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6532$3060'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6531$3059'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6530$3058'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6529$3057'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6528$3056'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6527$3055'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6526$3054'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6525$3053'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6695$3042'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6695$3042'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6685$3034'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6685$3034'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6675$3026'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6675$3026'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6662$3019'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6662$3019'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6653$3017'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6653$3017'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6644$3015'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6644$3015'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6632$3011'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6632$3011'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6620$3007'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6620$3007'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6473$2314'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6473$2314'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6463$2303'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6463$2303'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6298$2932'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6297$2931'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6296$2930'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6295$2929'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6294$2928'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6381$2917'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6381$2917'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6371$2909'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6371$2909'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6361$2901'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6361$2901'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6349$2897'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6349$2897'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6337$2893'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6337$2893'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6253$2254'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6253$2254'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6243$2243'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6243$2243'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6003$2887'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6002$2886'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6001$2885'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6000$2884'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5999$2883'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5998$2882'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5997$2881'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5996$2880'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5995$2879'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5994$2878'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5993$2877'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6169$2866'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6169$2866'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6159$2858'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6159$2858'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6149$2850'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6149$2850'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6136$2843'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6136$2843'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6123$2836'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6123$2836'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6114$2834'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6114$2834'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6105$2832'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6105$2832'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6093$2828'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6093$2828'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6081$2824'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6081$2824'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5944$2105'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5944$2105'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5934$2094'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5934$2094'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5696$2760'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5695$2759'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5694$2758'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5693$2757'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5692$2756'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5691$2755'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5690$2754'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5689$2753'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5688$2752'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5687$2751'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5686$2750'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5856$2739'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5856$2739'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5846$2731'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5846$2731'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5836$2723'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5836$2723'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5823$2716'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5823$2716'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5814$2714'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5814$2714'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5805$2712'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5805$2712'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5793$2708'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5793$2708'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5781$2704'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5781$2704'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1960'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5618$1940'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5599$1936'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5599$1936'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5591$1932'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5591$1932'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5583$1928'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5583$1928'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5575$1913'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5575$1913'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5567$1898'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5567$1898'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5559$1891'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5559$1891'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5551$1876'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5551$1876'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5543$1869'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5543$1869'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5535$1854'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5535$1854'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5527$1847'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5527$1847'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5519$1832'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5519$1832'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5511$1825'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5511$1825'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5501$1810'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5501$1810'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5487$1804'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5487$1804'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5477$1789'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5477$1789'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5469$1785'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5469$1785'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5461$1770'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5461$1770'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5455$1755'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5455$1755'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5449$1738'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5449$1738'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5443$1719'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5443$1719'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5431$1713'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5431$1713'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5419$1696'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5419$1696'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5411$1694'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5411$1694'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1693'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5218$1657'.
Found and cleaned up 6 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5153$1606'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5153$1606'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5145$1591'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5145$1591'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5137$1576'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5137$1576'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5129$1569'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5129$1569'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5121$1562'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5121$1562'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5113$1547'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5113$1547'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5105$1532'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5105$1532'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5097$1525'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5097$1525'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5089$1518'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5089$1518'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5081$1512'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5081$1512'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5073$1496'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5073$1496'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5065$1480'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5065$1480'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5051$1472'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5051$1472'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5037$1464'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5037$1464'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5029$1452'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5029$1452'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5021$1440'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5021$1440'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5007$1432'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5007$1432'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4993$1424'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4993$1424'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4985$1422'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4985$1422'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4977$1414'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4977$1414'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4969$1410'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4969$1410'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4961$1406'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4961$1406'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4953$1404'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4953$1404'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4945$1402'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4945$1402'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4936$1396'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4936$1396'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4929$1392'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4929$1392'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4923$1386'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4923$1386'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4915$1384'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4915$1384'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4909$1382'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4909$1382'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4903$1374'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4903$1374'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4895$1365'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4895$1365'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4883$1359'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4883$1359'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4871$1351'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4871$1351'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4859$1347'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4859$1347'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4851$1345'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4851$1345'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1344'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4667$1343'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4641$1334'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4598$1312'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4598$1312'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4590$1304'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4590$1304'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4582$1298'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4582$1298'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4574$1289'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4574$1289'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4566$1282'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4566$1282'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4558$1276'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4558$1276'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4550$1274'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4550$1274'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4542$1266'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4542$1266'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4534$1262'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4534$1262'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4526$1258'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4526$1258'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4518$1256'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4518$1256'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4510$1254'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4510$1254'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4504$1252'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4504$1252'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4498$1248'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4498$1248'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4492$1242'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4492$1242'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4484$1226'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4484$1226'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4470$1211'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4470$1211'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4458$1196'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4458$1196'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4446$1192'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4446$1192'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4438$1190'.
Removing empty process `td_fused_top_tdf6_readFilters47.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4438$1190'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1189'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4337$1188'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4303$1181'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4262$1145'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4262$1145'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4254$1139'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4254$1139'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4246$1133'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4246$1133'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4238$1129'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4238$1129'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4230$1123'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4230$1123'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4222$1121'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4222$1121'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4214$1105'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4214$1105'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4206$1101'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4206$1101'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4198$1099'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4198$1099'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4190$1097'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4190$1097'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4184$1093'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4184$1093'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4177$1087'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4177$1087'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4171$1081'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4171$1081'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4156$1079'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4148$1075'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4148$1075'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4140$1061'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4140$1061'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4128$1052'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4128$1052'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4118$1049'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4118$1049'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4108$1046'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4108$1046'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4098$1043'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4098$1043'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4088$1040'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4088$1040'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4078$1037'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4078$1037'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4064$1032'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4064$1032'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4052$1019'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4052$1019'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4040$1015'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4040$1015'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4032$1013'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4032$1013'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$1012'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3827$984'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3797$980'.
Found and cleaned up 12 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3640$927'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3640$927'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3622$913'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3622$913'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3604$899'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3604$899'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3586$885'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3586$885'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3568$871'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3568$871'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3560$869'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3560$869'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3552$861'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3552$861'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3534$853'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3534$853'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3526$849'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3526$849'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3518$845'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3518$845'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3510$843'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3510$843'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3502$841'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3502$841'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3494$837'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3494$837'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3486$833'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3486$833'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3478$831'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3478$831'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3470$829'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3470$829'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3462$805'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3462$805'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3454$781'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3454$781'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3436$767'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3436$767'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3418$753'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3418$753'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3412$747'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3412$747'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3405$743'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3405$743'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3398$735'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3398$735'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3391$727'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3391$727'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3384$719'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3384$719'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3377$711'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3377$711'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3371$703'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3371$703'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3364$695'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3364$695'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3357$687'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3357$687'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3350$679'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3350$679'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3343$671'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3343$671'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3335$657'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3335$657'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3327$652'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3327$652'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3315$635'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3315$635'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3303$622'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3303$622'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3291$618'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3291$618'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3283$616'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3283$616'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$615'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3044$609'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2981$598'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2981$598'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2973$594'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2973$594'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2965$590'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2965$590'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2957$586'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2957$586'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2949$584'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2949$584'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2941$580'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2941$580'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2933$576'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2933$576'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2927$574'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2927$574'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2921$572'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2921$572'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2913$564'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2913$564'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2905$556'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2905$556'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2893$550'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2893$550'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2885$548'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2885$548'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2875$543'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2875$543'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$542'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2781$538'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2768$537'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2768$537'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2760$530'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2760$530'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2752$523'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2752$523'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2744$519'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2744$519'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2736$512'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2736$512'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2726$504'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2726$504'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2714$495'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2714$495'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2706$493'.
Removing empty process `td_fused_top_Block_entry_proc_proc528.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2706$493'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$492'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2641$484'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2540$475'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2540$475'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2532$466'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2532$466'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2524$459'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2524$459'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2516$457'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2516$457'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2508$453'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2508$453'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2500$451'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2500$451'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2492$442'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2492$442'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2484$440'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2484$440'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2478$438'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2478$438'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2472$436'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2472$436'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2466$434'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2466$434'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2454$430'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2454$430'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2446$428'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2446$428'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$427'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2294$426'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2254$411'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2224$396'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2224$396'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2216$392'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2216$392'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2208$390'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2208$390'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2200$379'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2200$379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2192$372'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2192$372'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2184$361'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2184$361'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2176$354'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2176$354'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2168$352'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2168$352'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2160$348'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2160$348'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2152$344'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2152$344'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2144$342'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2144$342'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2138$329'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2138$329'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2132$316'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2132$316'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2126$303'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2126$303'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2120$290'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2120$290'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2114$288'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2114$288'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2108$284'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2108$284'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2101$282'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2101$282'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2093$266'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2093$266'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2081$262'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2081$262'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2073$260'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2073$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1961$259'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1961$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1950$258'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x1_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1950$258'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1883$257'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1882$256'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1881$255'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1890$227'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1890$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1836$226'.
Removing empty process `td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1836$226'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
Removing empty process `td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1820$225'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1753$224'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1752$223'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1751$222'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1760$194'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1760$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1706$193'.
Removing empty process `td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1706$193'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
Removing empty process `td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1690$192'.
Removing empty process `td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1623$191'.
Removing empty process `td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1622$190'.
Removing empty process `td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1621$189'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1630$161'.
Removing empty process `td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1630$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1581$160'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1581$160'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1570$159'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1570$159'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1503$158'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1502$157'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1501$156'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1510$128'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1510$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1461$127'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1461$127'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1450$126'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1450$126'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1383$125'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1382$124'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1381$123'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1390$95'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters47_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1390$95'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$94'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1149$60'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1149$60'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1137$56'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1137$56'.
Removing empty process `td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:0$55'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:285$50'.
Removing empty process `td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:285$50'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:277$44'.
Removing empty process `td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:277$44'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:269$38'.
Removing empty process `td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:269$38'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:261$34'.
Removing empty process `td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:261$34'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:249$20'.
Removing empty process `td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:249$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:237$6'.
Removing empty process `td_fused_top_tdf6_19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:237$6'.
Cleaned up 473 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf6_get_next_ijk.
<suppressed ~127 debug messages>
Optimizing module td_fused_top_tdf6_readInputs.
<suppressed ~238 debug messages>
Optimizing module td_fused_top_tdf6_readFilters47.
<suppressed ~103 debug messages>
Optimizing module td_fused_top_tdf6_dot_product.
<suppressed ~146 debug messages>
Optimizing module td_fused_top_tdf6_accum_1.
<suppressed ~327 debug messages>
Optimizing module td_fused_top_tdf6_accum_2.
<suppressed ~36 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc528.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf6_adjust.
<suppressed ~31 debug messages>
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.
<suppressed ~72 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_x1_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_x1.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545.
<suppressed ~13 debug messages>
Optimizing module td_fused_top_tdf6_19.
<suppressed ~17 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Optimizing module td_fused_top_tdf6_get_next_ijk.
Optimizing module td_fused_top_tdf6_readInputs.
Optimizing module td_fused_top_tdf6_readFilters47.
Optimizing module td_fused_top_tdf6_dot_product.
Optimizing module td_fused_top_tdf6_accum_1.
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc528.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w5_d2_S_x1_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x1.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w10_d7_S.
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545.
Optimizing module td_fused_top_tdf6_19.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
<suppressed ~420 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
<suppressed ~321 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_readFilters47'.
<suppressed ~123 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
<suppressed ~99 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc528'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_19'.
<suppressed ~27 debug messages>
Removed a total of 751 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7923$2597: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:7923$2597: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3351.
    dead port 2/2 on $mux $procmux$3345.
    dead port 2/2 on $mux $procmux$3339.
    dead port 2/2 on $mux $procmux$3324.
    dead port 2/2 on $mux $procmux$3318.
    dead port 2/2 on $mux $procmux$3312.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3471.
    dead port 2/2 on $mux $procmux$3465.
    dead port 2/2 on $mux $procmux$3459.
    dead port 2/2 on $mux $procmux$3441.
    dead port 2/2 on $mux $procmux$3435.
    dead port 2/2 on $mux $procmux$3429.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3543.
    dead port 2/2 on $mux $procmux$3537.
    dead port 2/2 on $mux $procmux$3531.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3674.
    dead port 2/2 on $mux $procmux$3668.
    dead port 2/2 on $mux $procmux$3662.
    dead port 2/2 on $mux $procmux$3647.
    dead port 2/2 on $mux $procmux$3641.
    dead port 2/2 on $mux $procmux$3635.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3795.
    dead port 1/2 on $mux $procmux$3788.
    dead port 1/2 on $mux $procmux$3776.
    dead port 2/2 on $mux $procmux$3776.
    dead port 2/2 on $mux $procmux$3798.
    dead port 2/2 on $mux $procmux$3800.
    dead port 2/2 on $mux $procmux$3806.
    dead port 1/2 on $mux $procmux$3764.
    dead port 2/2 on $mux $procmux$3764.
    dead port 1/2 on $mux $procmux$3782.
    dead port 2/2 on $mux $procmux$3782.
    dead port 1/2 on $mux $procmux$3770.
    dead port 2/2 on $mux $procmux$3770.
    dead port 1/2 on $mux $procmux$3815.
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3944.
    dead port 1/2 on $mux $procmux$3984.
    dead port 2/2 on $mux $procmux$3986.
    dead port 2/2 on $mux $procmux$3992.
    dead port 1/2 on $mux $procmux$4002.
    dead port 2/2 on $mux $procmux$4004.
    dead port 2/2 on $mux $procmux$3950.
    dead port 2/2 on $mux $procmux$4010.
    dead port 1/2 on $mux $procmux$3960.
    dead port 1/2 on $mux $procmux$3926.
    dead port 2/2 on $mux $procmux$3926.
    dead port 2/2 on $mux $procmux$3854.
    dead port 2/2 on $mux $procmux$3962.
    dead port 2/2 on $mux $procmux$3885.
    dead port 1/2 on $mux $procmux$3914.
    dead port 2/2 on $mux $procmux$3914.
    dead port 2/2 on $mux $procmux$3857.
    dead port 2/2 on $mux $procmux$3968.
    dead port 2/2 on $mux $procmux$3859.
    dead port 2/2 on $mux $procmux$3866.
    dead port 2/2 on $mux $procmux$3872.
    dead port 1/2 on $mux $procmux$3942.
    dead port 2/2 on $mux $procmux$3875.
    dead port 1/2 on $mux $procmux$3923.
    dead port 2/2 on $mux $procmux$3923.
    dead port 2/2 on $mux $procmux$3877.
    dead port 1/2 on $mux $procmux$3911.
    dead port 2/2 on $mux $procmux$3911.
    dead port 2/2 on $mux $procmux$3895.
Running muxtree optimizer on module \td_fused_top_tdf6_readFilters47..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4097.
    dead port 2/2 on $mux $procmux$4104.
    dead port 1/2 on $mux $procmux$4163.
    dead port 2/2 on $mux $procmux$4163.
    dead port 2/2 on $mux $procmux$4112.
    dead port 1/2 on $mux $procmux$4129.
    dead port 2/2 on $mux $procmux$4129.
    dead port 2/2 on $mux $procmux$4092.
    dead port 2/2 on $mux $procmux$4095.
Running muxtree optimizer on module \td_fused_top_tdf6_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4216.
    dead port 1/2 on $mux $procmux$4289.
    dead port 2/2 on $mux $procmux$4289.
    dead port 1/2 on $mux $procmux$4199.
    dead port 2/2 on $mux $procmux$4208.
    dead port 2/2 on $mux $procmux$4201.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4697.
    dead port 2/2 on $mux $procmux$4397.
    dead port 2/2 on $mux $procmux$4409.
    dead port 2/2 on $mux $procmux$4420.
    dead port 2/2 on $mux $procmux$4423.
    dead port 2/2 on $mux $procmux$4425.
    dead port 2/2 on $mux $procmux$4438.
    dead port 2/2 on $mux $procmux$4452.
    dead port 1/2 on $mux $procmux$4764.
    dead port 2/2 on $mux $procmux$4467.
    dead port 1/2 on $mux $procmux$4767.
    dead port 1/2 on $mux $procmux$4770.
    dead port 2/2 on $mux $procmux$4483.
    dead port 2/2 on $mux $procmux$4772.
    dead port 1/2 on $mux $procmux$4779.
    dead port 1/2 on $mux $procmux$4782.
    dead port 2/2 on $mux $procmux$4784.
    dead port 1/2 on $mux $procmux$4791.
    dead port 2/2 on $mux $procmux$4793.
    dead port 1/2 on $mux $procmux$4599.
    dead port 2/2 on $mux $procmux$4601.
    dead port 2/2 on $mux $procmux$4799.
    dead port 1/2 on $mux $procmux$4809.
    dead port 1/2 on $mux $procmux$4812.
    dead port 1/2 on $mux $procmux$4692.
    dead port 1/2 on $mux $procmux$4815.
    dead port 2/2 on $mux $procmux$4817.
    dead port 1/2 on $mux $procmux$4824.
    dead port 1/2 on $mux $procmux$4827.
    dead port 1/2 on $mux $procmux$4503.
    dead port 2/2 on $mux $procmux$4829.
    dead port 1/2 on $mux $procmux$4506.
    dead port 1/2 on $mux $procmux$4509.
    dead port 1/2 on $mux $procmux$4836.
    dead port 2/2 on $mux $procmux$4511.
    dead port 2/2 on $mux $procmux$4838.
    dead port 1/2 on $mux $procmux$4518.
    dead port 2/2 on $mux $procmux$4844.
    dead port 1/2 on $mux $procmux$4521.
    dead port 2/2 on $mux $procmux$4523.
    dead port 2/2 on $mux $procmux$4376.
    dead port 1/2 on $mux $procmux$4530.
    dead port 2/2 on $mux $procmux$4532.
    dead port 1/2 on $mux $procmux$4716.
    dead port 2/2 on $mux $procmux$4538.
    dead port 1/2 on $mux $procmux$4548.
    dead port 1/2 on $mux $procmux$4551.
    dead port 1/2 on $mux $procmux$4554.
    dead port 2/2 on $mux $procmux$4556.
    dead port 1/2 on $mux $procmux$4563.
    dead port 1/2 on $mux $procmux$4566.
    dead port 2/2 on $mux $procmux$4568.
    dead port 1/2 on $mux $procmux$4575.
    dead port 2/2 on $mux $procmux$4577.
    dead port 2/2 on $mux $procmux$4583.
    dead port 1/2 on $mux $procmux$4593.
    dead port 1/2 on $mux $procmux$4596.
    dead port 1/2 on $mux $procmux$4608.
    dead port 1/2 on $mux $procmux$4611.
    dead port 2/2 on $mux $procmux$4613.
    dead port 2/2 on $mux $procmux$4363.
    dead port 1/2 on $mux $procmux$4620.
    dead port 2/2 on $mux $procmux$4622.
    dead port 1/2 on $mux $procmux$4704.
    dead port 2/2 on $mux $procmux$4371.
    dead port 2/2 on $mux $procmux$4628.
    dead port 1/2 on $mux $procmux$4695.
    dead port 1/2 on $mux $procmux$4638.
    dead port 1/2 on $mux $procmux$4641.
    dead port 1/2 on $mux $procmux$4644.
    dead port 2/2 on $mux $procmux$4646.
    dead port 1/2 on $mux $procmux$4653.
    dead port 1/2 on $mux $procmux$4656.
    dead port 1/2 on $mux $procmux$4707.
    dead port 2/2 on $mux $procmux$4658.
    dead port 1/2 on $mux $procmux$4665.
    dead port 2/2 on $mux $procmux$4718.
    dead port 2/2 on $mux $procmux$4709.
    dead port 2/2 on $mux $procmux$4667.
    dead port 2/2 on $mux $procmux$4724.
    dead port 2/2 on $mux $procmux$4374.
    dead port 2/2 on $mux $procmux$4354.
    dead port 2/2 on $mux $procmux$4673.
    dead port 2/2 on $mux $procmux$4386.
    dead port 1/2 on $mux $procmux$4689.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4955.
    dead port 2/2 on $mux $procmux$4939.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc528..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2645$491: \add_i_i_i_reg_199 -> { 1'0 \add_i_i_i_reg_199 [14:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5075.
    dead port 1/2 on $mux $procmux$5106.
    dead port 2/2 on $mux $procmux$5106.
Running muxtree optimizer on module \td_fused_top_tdf6_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5164.
    dead port 2/2 on $mux $procmux$5164.
    dead port 2/2 on $mux $procmux$5148.
    dead port 1/2 on $mux $procmux$5170.
    dead port 2/2 on $mux $procmux$5170.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x1_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters47_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 174 multiplexer ports.
<suppressed ~457 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3124: { $procmux$3168_CMP $procmux$3167_CMP $auto$opt_reduce.cc:134:opt_mux$5764 }
    New ctrl vector for $pmux cell $procmux$3139: { $procmux$3168_CMP $procmux$3167_CMP $auto$opt_reduce.cc:134:opt_mux$5766 }
    New ctrl vector for $pmux cell $procmux$3119: { $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$5768 }
    New ctrl vector for $pmux cell $procmux$3159: { $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$5770 }
    New ctrl vector for $pmux cell $procmux$3134: { $procmux$3168_CMP $procmux$3167_CMP $auto$opt_reduce.cc:134:opt_mux$5772 }
    New ctrl vector for $pmux cell $procmux$3114: { $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$5774 }
    New ctrl vector for $pmux cell $procmux$3129: { $procmux$3168_CMP $procmux$3167_CMP $auto$opt_reduce.cc:134:opt_mux$5776 }
    New ctrl vector for $pmux cell $procmux$3164: { }
    New ctrl vector for $pmux cell $procmux$3109: { $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$5778 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3224: { }
    New ctrl vector for $pmux cell $procmux$3174: { $procmux$3228_CMP $procmux$3227_CMP $auto$opt_reduce.cc:134:opt_mux$5780 }
    New ctrl vector for $pmux cell $procmux$3169: { $procmux$3228_CMP $auto$opt_reduce.cc:134:opt_mux$5782 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$3259: { $procmux$3268_CMP $procmux$3266_CMP $auto$opt_reduce.cc:134:opt_mux$5784 }
    New ctrl vector for $pmux cell $procmux$3264: { $procmux$3268_CMP $auto$opt_reduce.cc:134:opt_mux$5786 $procmux$3265_CMP }
    New ctrl vector for $pmux cell $procmux$3249: { $procmux$3268_CMP $procmux$3267_CMP $auto$opt_reduce.cc:134:opt_mux$5788 }
    New ctrl vector for $pmux cell $procmux$3244: { $procmux$3248_CMP $auto$opt_reduce.cc:134:opt_mux$5790 $procmux$3245_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3337:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3337_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3337_Y [0]
      New connections: $procmux$3337_Y [15:1] = { $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3310:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3310_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3310_Y [0]
      New connections: $procmux$3310_Y [15:1] = { $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3354:
      Old ports: A=16'0000000000000000, B=$procmux$3337_Y, Y=$procmux$3354_Y
      New ports: A=1'0, B=$procmux$3337_Y [0], Y=$procmux$3354_Y [0]
      New connections: $procmux$3354_Y [15:1] = { $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] $procmux$3354_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3327:
      Old ports: A=16'0000000000000000, B=$procmux$3310_Y, Y=$procmux$3327_Y
      New ports: A=1'0, B=$procmux$3310_Y [0], Y=$procmux$3327_Y [0]
      New connections: $procmux$3327_Y [15:1] = { $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] $procmux$3327_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3457:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3457_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3457_Y [0]
      New connections: $procmux$3457_Y [15:1] = { $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3427:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3427_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3427_Y [0]
      New connections: $procmux$3427_Y [15:1] = { $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3474:
      Old ports: A=16'0000000000000000, B=$procmux$3457_Y, Y=$procmux$3474_Y
      New ports: A=1'0, B=$procmux$3457_Y [0], Y=$procmux$3474_Y [0]
      New connections: $procmux$3474_Y [15:1] = { $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] $procmux$3474_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3444:
      Old ports: A=16'0000000000000000, B=$procmux$3427_Y, Y=$procmux$3444_Y
      New ports: A=1'0, B=$procmux$3427_Y [0], Y=$procmux$3444_Y [0]
      New connections: $procmux$3444_Y [15:1] = { $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] $procmux$3444_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3529:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3529_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3529_Y [0]
      New connections: $procmux$3529_Y [15:1] = { $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3546:
      Old ports: A=16'0000000000000000, B=$procmux$3529_Y, Y=$procmux$3546_Y
      New ports: A=1'0, B=$procmux$3529_Y [0], Y=$procmux$3546_Y [0]
      New connections: $procmux$3546_Y [15:1] = { $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] $procmux$3546_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3660:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3660_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3660_Y [0]
      New connections: $procmux$3660_Y [15:1] = { $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3633:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3633_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3633_Y [0]
      New connections: $procmux$3633_Y [15:1] = { $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3677:
      Old ports: A=16'0000000000000000, B=$procmux$3660_Y, Y=$procmux$3677_Y
      New ports: A=1'0, B=$procmux$3660_Y [0], Y=$procmux$3677_Y [0]
      New connections: $procmux$3677_Y [15:1] = { $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] $procmux$3677_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3650:
      Old ports: A=16'0000000000000000, B=$procmux$3633_Y, Y=$procmux$3650_Y
      New ports: A=1'0, B=$procmux$3633_Y [0], Y=$procmux$3650_Y [0]
      New connections: $procmux$3650_Y [15:1] = { $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] $procmux$3650_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf6_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
  Optimizing cells in module \td_fused_top_tdf6_readFilters47.
  Optimizing cells in module \td_fused_top_tdf6_dot_product.
  Optimizing cells in module \td_fused_top_tdf6_accum_1.
  Optimizing cells in module \td_fused_top_tdf6_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc528.
  Optimizing cells in module \td_fused_top_tdf6_adjust.
  Optimizing cells in module \td_fused_top_tdf6_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x1_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x1.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters47_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545.
  Optimizing cells in module \td_fused_top_tdf6_19.
Performed a total of 30 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
<suppressed ~15 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_readFilters47'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc528'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545'.
Finding identical cells in module `\td_fused_top_tdf6_19'.
Removed a total of 41 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$5488 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5487 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5489 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5490 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5491 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5495 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5494 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5496 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5497 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5498 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5502 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5501 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5506 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6778$2468_DATA, Q = \q0).
Adding SRST signal on $procdff$5510 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3365_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5804 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5518 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3420_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5808 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3418_Y, Q = \iptr).
Adding SRST signal on $procdff$5516 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5517 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3412_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5811 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3410_Y, Q = \tptr).
Adding SRST signal on $procdff$5515 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5513 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3398_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5814 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6667$3025_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5514 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3392_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5816 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3392_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5512 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3384_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5820 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3384_Y, Q = \count).
Adding SRST signal on $procdff$5511 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3376_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5824 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$3376_Y, Q = \full_n).
Adding EN signal on $procdff$5523 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6468$2313_DATA, Q = \q0).
Adding EN signal on $procdff$5519 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6478$2324_DATA, Q = \q1).
Adding SRST signal on $procdff$5530 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3512_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5830 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3510_Y, Q = \tptr).
Adding SRST signal on $procdff$5531 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3520_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5832 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3518_Y, Q = \iptr).
Adding SRST signal on $procdff$5528 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3496_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5834 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3496_Y, Q = \full_n).
Adding SRST signal on $procdff$5529 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3504_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5838 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3504_Y, Q = \count).
Adding SRST signal on $procdff$5527 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = $procmux$3485_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5842 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$5532 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6256$2255_DATA, Q = \q1).
Adding EN signal on $procdff$5533 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6248$2253_DATA, Q = \q0).
Adding SRST signal on $procdff$5547 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3626_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5848 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3624_Y, Q = \iptr).
Adding SRST signal on $procdff$5545 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5546 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3618_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5851 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3616_Y, Q = \tptr).
Adding SRST signal on $procdff$5543 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3598_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5853 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3598_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5544 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5542 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3604_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5858 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6128$2842_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5541 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3584_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5860 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3584_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$5539 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3576_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5864 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3576_Y, Q = \count).
Adding SRST signal on $procdff$5540 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3590_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5868 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:6141$2849_Y, Q = \reg_q1).
Adding SRST signal on $procdff$5537 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3557_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5870 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5538 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3568_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5874 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 (D = $procmux$3568_Y, Q = \full_n).
Adding EN signal on $procdff$5551 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5939$2104_DATA, Q = \q0).
Adding SRST signal on $procdff$5561 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5563 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3743_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5880 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3741_Y, Q = \iptr).
Adding SRST signal on $procdff$5562 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3735_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5882 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3733_Y, Q = \tptr).
Adding SRST signal on $procdff$5560 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5559 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3715_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5885 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3715_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5558 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3721_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5889 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5828$2722_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5557 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3707_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5891 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3707_Y, Q = \count).
Adding SRST signal on $procdff$5556 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3699_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5895 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3699_Y, Q = \full_n).
Adding SRST signal on $procdff$5555 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = $procmux$3688_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5899 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5569 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5568 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3840_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5567 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3835_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5907 ($sdff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3835_Y, Q = \start_once_reg).
Adding EN signal on $procdff$5566 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5638$1959_Y, Q = \i_1).
Adding SRST signal on $auto$ff.cc:262:slice$5911 ($dffe) from module td_fused_top_tdf6_get_next_ijk (D = \add_ln83_fu_160_p2, Q = \i_1, rval = 16'0000000000000000).
Adding EN signal on $procdff$5565 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3809_Y, Q = \j_1).
Adding EN signal on $procdff$5564 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3791_Y, Q = \k_1).
Adding SRST signal on $procdff$5586 ($dff) from module td_fused_top_tdf6_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$5585 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4078_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5584 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4070_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5919 ($sdff) from module td_fused_top_tdf6_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5583 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4065_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5923 ($sdff) from module td_fused_top_tdf6_readInputs (D = $procmux$4065_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$5582 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4060_Y, Q = \kk_0_i_i_reg_180).
Adding EN signal on $procdff$5581 ($dff) from module td_fused_top_tdf6_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5192$1655_Y, Q = \add_ln25_reg_466).
Adding EN signal on $procdff$5577 ($dff) from module td_fused_top_tdf6_readInputs (D = \indices_01_dout [4:0], Q = \trunc_ln135_reg_432).
Adding EN signal on $procdff$5576 ($dff) from module td_fused_top_tdf6_readInputs (D = \kk_0_i_i_reg_180 [6:0], Q = \empty_93_reg_491).
Adding EN signal on $procdff$5575 ($dff) from module td_fused_top_tdf6_readInputs (D = \icmp_ln25_reg_457, Q = \icmp_ln25_reg_457_pp0_iter1_reg).
Adding EN signal on $procdff$5574 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5250$1677_Y, Q = \icmp_ln25_reg_457).
Adding EN signal on $procdff$5573 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5270$1685_Y, Q = \select_ln33_10_reg_486).
Adding SRST signal on $auto$ff.cc:262:slice$5935 ($dffe) from module td_fused_top_tdf6_readInputs (D = \bitcast_ln32_6_fu_381_p1, Q = \select_ln33_10_reg_486, rval = 16'0000000000000000).
Adding EN signal on $procdff$5572 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5274$1689_Y, Q = \select_ln33_9_reg_481).
Adding SRST signal on $auto$ff.cc:262:slice$5937 ($dffe) from module td_fused_top_tdf6_readInputs (D = \bitcast_ln32_5_fu_360_p1, Q = \select_ln33_9_reg_481, rval = 16'0000000000000000).
Adding EN signal on $procdff$5571 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5272$1687_Y, Q = \select_ln33_8_reg_476).
Adding SRST signal on $auto$ff.cc:262:slice$5939 ($dffe) from module td_fused_top_tdf6_readInputs (D = \bitcast_ln32_4_fu_339_p1, Q = \select_ln33_8_reg_476, rval = 16'0000000000000000).
Adding EN signal on $procdff$5570 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5276$1691_Y, Q = \select_ln33_reg_471).
Adding SRST signal on $auto$ff.cc:262:slice$5941 ($dffe) from module td_fused_top_tdf6_readInputs (D = \bitcast_ln32_fu_318_p1, Q = \select_ln33_reg_471, rval = 16'0000000000000000).
Adding EN signal on $procdff$5578 ($dff) from module td_fused_top_tdf6_readInputs (D = \indices_12_dout, Q = \col_coord_reg_437).
Adding EN signal on $procdff$5580 ($dff) from module td_fused_top_tdf6_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5194$1656_Y, Q = \add_ln32_reg_452).
Adding EN signal on $procdff$5579 ($dff) from module td_fused_top_tdf6_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:5258$1678_Y, Q = \is_padding_reg_442).
Adding SRST signal on $procdff$5595 ($dff) from module td_fused_top_tdf6_readFilters47 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5594 ($dff) from module td_fused_top_tdf6_readFilters47 (D = $procmux$4182_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5593 ($dff) from module td_fused_top_tdf6_readFilters47 (D = $procmux$4174_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5950 ($sdff) from module td_fused_top_tdf6_readFilters47 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5592 ($dff) from module td_fused_top_tdf6_readFilters47 (D = $procmux$4169_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$5591 ($dff) from module td_fused_top_tdf6_readFilters47 (D = $procmux$4161_Y, Q = \kk_0_0_i_i_reg_93).
Setting constant 0-bit at position 0 on $procdff$5587 ($dff) from module td_fused_top_tdf6_readFilters47.
Setting constant 0-bit at position 1 on $procdff$5587 ($dff) from module td_fused_top_tdf6_readFilters47.
Setting constant 0-bit at position 2 on $procdff$5587 ($dff) from module td_fused_top_tdf6_readFilters47.
Setting constant 0-bit at position 3 on $procdff$5587 ($dff) from module td_fused_top_tdf6_readFilters47.
Setting constant 0-bit at position 4 on $procdff$5587 ($dff) from module td_fused_top_tdf6_readFilters47.
Setting constant 0-bit at position 5 on $procdff$5587 ($dff) from module td_fused_top_tdf6_readFilters47.
Setting constant 0-bit at position 6 on $procdff$5587 ($dff) from module td_fused_top_tdf6_readFilters47.
Adding EN signal on $procdff$5589 ($dff) from module td_fused_top_tdf6_readFilters47 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4653$1342_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$5588 ($dff) from module td_fused_top_tdf6_readFilters47 (D = \indices_23_dout, Q = \tmp_reg_144 [11:7]).
Adding EN signal on $procdff$5590 ($dff) from module td_fused_top_tdf6_readFilters47 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4625$1332_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$5630 ($dff) from module td_fused_top_tdf6_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5629 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4338_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5628 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4330_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5965 ($sdff) from module td_fused_top_tdf6_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5627 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4325_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5626 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4317_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$5625 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4312_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$5623 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4302_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$5622 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4297_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$5621 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4292_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$5620 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4287_Y, Q = \ic_0_0_reg_69).
Adding EN signal on $procdff$5619 ($dff) from module td_fused_top_tdf6_dot_product (D = \idxprom17_0_0_reg_111 [7:0], Q = \idxprom17_0_0_reg_111_pp0_iter1_reg [7:0]).
Adding EN signal on $procdff$5618 ($dff) from module td_fused_top_tdf6_dot_product (D = \icmp_ln149_reg_107, Q = \icmp_ln149_reg_107_pp0_iter1_reg).
Adding EN signal on $procdff$5617 ($dff) from module td_fused_top_tdf6_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:4325$1187_Y, Q = \icmp_ln149_reg_107).
Adding EN signal on $procdff$5606 ($dff) from module td_fused_top_tdf6_dot_product (D = \ic_0_0_reg_69, Q = \idxprom17_0_0_reg_111 [7:0]).
Adding EN signal on $procdff$5605 ($dff) from module td_fused_top_tdf6_dot_product (D = \weight_vecs_0_0_0_q0, Q = \weight_vecs_0_0_0_load_reg_131).
Adding EN signal on $procdff$5604 ($dff) from module td_fused_top_tdf6_dot_product (D = \ifmap_vec_0_0_q0, Q = \ifmap_vec_0_0_load_reg_126).
Adding SRST signal on $procdff$5624 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4307_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$5603 ($dff) from module td_fused_top_tdf6_dot_product (D = \grp_fu_80_p2, Q = \mul_reg_136).
Setting constant 0-bit at position 0 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 1 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 2 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 3 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 4 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 5 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 6 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 7 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 8 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 9 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 10 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 11 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 12 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 13 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 14 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 15 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 16 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 17 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 18 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 19 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 20 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 21 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 22 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 23 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 24 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 25 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 26 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 27 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 28 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 29 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 30 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 31 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 32 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 33 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 34 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 35 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 36 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 37 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 38 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 39 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 40 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 41 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 42 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 43 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 44 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 45 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 46 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 47 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 48 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 49 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 50 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 51 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 52 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 53 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 54 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 55 on $procdff$5596 ($dff) from module td_fused_top_tdf6_dot_product.
Adding SRST signal on $procdff$5656 ($dff) from module td_fused_top_tdf6_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 11'00000000001).
Adding SRST signal on $procdff$5655 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4915_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5654 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4907_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5990 ($sdff) from module td_fused_top_tdf6_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5653 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4902_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5994 ($sdff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4902_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5652 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4894_Y, Q = \q_reg_278, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5998 ($sdff) from module td_fused_top_tdf6_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3731$979_Y, Q = \q_reg_278).
Adding EN signal on $procdff$5650 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_10_reg_543).
Adding EN signal on $procdff$5649 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_9_reg_538).
Adding EN signal on $procdff$5648 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_12_reg_563).
Adding EN signal on $procdff$5647 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_11_reg_558).
Adding EN signal on $procdff$5646 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_14_reg_583).
Adding EN signal on $procdff$5645 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_13_reg_578).
Adding EN signal on $procdff$5644 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_8_reg_523).
Adding EN signal on $procdff$5651 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4892_Y, Q = \x_reg_170).
Adding EN signal on $procdff$5643 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_518).
Adding EN signal on $procdff$5642 ($dff) from module td_fused_top_tdf6_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3729$978_Y, Q = \add_ln25_reg_588).
Adding EN signal on $procdff$5641 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_307_p2, Q = \psum_0_01_reg_266).
Adding EN signal on $procdff$5640 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_312_p2, Q = \psum_1_02_reg_254).
Adding EN signal on $procdff$5639 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_307_p2, Q = \psum_2_03_reg_242).
Adding EN signal on $procdff$5638 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_312_p2, Q = \psum_3_04_reg_230).
Adding EN signal on $procdff$5637 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_307_p2, Q = \psum_4_05_reg_218).
Adding EN signal on $procdff$5636 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_312_p2, Q = \psum_5_06_reg_206).
Adding EN signal on $procdff$5635 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_307_p2, Q = \psum_6_07_reg_194).
Adding EN signal on $procdff$5634 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_312_p2, Q = \psum_7_08_reg_182).
Adding EN signal on $procdff$5633 ($dff) from module td_fused_top_tdf6_accum_1 (D = \tmp_reg_494, Q = \tmp_reg_494_pp0_iter1_reg).
Adding EN signal on $procdff$5632 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4682_Y [7], Q = \tmp_reg_494).
Adding EN signal on $procdff$5631 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4682_Y [6:0], Q = \trunc_ln25_reg_498).
Adding SRST signal on $procdff$5663 ($dff) from module td_fused_top_tdf6_accum_2 (D = $procmux$5013_Y, Q = \accum_in_20_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5662 ($dff) from module td_fused_top_tdf6_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 11'00000000001).
Adding SRST signal on $procdff$5661 ($dff) from module td_fused_top_tdf6_accum_2 (D = $procmux$5002_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5660 ($dff) from module td_fused_top_tdf6_accum_2 (D = $procmux$4997_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6028 ($sdff) from module td_fused_top_tdf6_accum_2 (D = \add_ln57_reg_90, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$5659 ($dff) from module td_fused_top_tdf6_accum_2 (D = $procmux$4992_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6030 ($sdff) from module td_fused_top_tdf6_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$5658 ($dff) from module td_fused_top_tdf6_accum_2 (D = \accum_in_q0, Q = \accum_in_load_reg_103).
Adding EN signal on $procdff$5657 ($dff) from module td_fused_top_tdf6_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:3032$608_Y, Q = \add_ln57_reg_90).
Adding SRST signal on $procdff$5666 ($dff) from module td_fused_top_Block_entry_proc_proc528 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5665 ($dff) from module td_fused_top_Block_entry_proc_proc528 (D = $procmux$5038_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5664 ($dff) from module td_fused_top_Block_entry_proc_proc528 (D = $procmux$5033_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5674 ($dff) from module td_fused_top_tdf6_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 23'00000000000000000000001).
Adding SRST signal on $procdff$5673 ($dff) from module td_fused_top_tdf6_adjust (D = $procmux$5132_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$5672 ($dff) from module td_fused_top_tdf6_adjust (D = \grp_fu_77_p2, Q = \add_i_i_i_reg_199).
Adding EN signal on $procdff$5671 ($dff) from module td_fused_top_tdf6_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_189).
Adding EN signal on $procdff$5670 ($dff) from module td_fused_top_tdf6_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_179).
Adding EN signal on $procdff$5669 ($dff) from module td_fused_top_tdf6_adjust (D = \adjustments_q0 [47:32], Q = \tmp_118_i_i_reg_164).
Adding EN signal on $procdff$5668 ($dff) from module td_fused_top_tdf6_adjust (D = \adjustments_q0 [31:16], Q = \tmp_117_i_i_reg_159).
Adding EN signal on $procdff$5667 ($dff) from module td_fused_top_tdf6_adjust (D = \adjustments_q0 [15:0], Q = \trunc_ln220_reg_154).
Adding SRST signal on $procdff$5686 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$5685 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $procmux$5205_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5684 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $procmux$5200_Y, Q = \empty_reg_111, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6053 ($sdff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2242$407_Y, Q = \empty_reg_111).
Adding EN signal on $procdff$5683 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2266$420_Y, Q = \icmp_ln88_reg_317).
Adding EN signal on $procdff$5682 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2246$409_Y, Q = \tmp_62_cast_reg_304 [12:3]).
Adding EN signal on $procdff$5681 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:2274$424_Y, Q = \outputChanIdx_1).
Adding SRST signal on $auto$ff.cc:262:slice$6057 ($dffe) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \add_ln96_fu_272_p2, Q = \outputChanIdx_1, rval = 16'0000000000000000).
Adding EN signal on $procdff$5680 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $procmux$5176_Y, Q = \outputCount_1).
Adding SRST signal on $auto$ff.cc:262:slice$6059 ($dffe) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \empty_reg_111, Q = \outputCount_1, rval = 16'0000000000000000).
Adding EN signal on $procdff$5679 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \p_read, Q = \outputRow_5_0).
Adding EN signal on $procdff$5678 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \p_read, Q = \outputRow_5_1).
Adding EN signal on $procdff$5677 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \p_read, Q = \outputRow_5_2).
Adding EN signal on $procdff$5676 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \p_read, Q = \outputRow_5_3).
Setting constant 0-bit at position 0 on $procdff$5675 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned.
Setting constant 0-bit at position 1 on $procdff$5675 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned.
Setting constant 0-bit at position 2 on $procdff$5675 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned.
Adding EN signal on $procdff$5687 ($dff) from module td_fused_top_fifo_w5_d2_S_x1_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5688 ($dff) from module td_fused_top_fifo_w5_d2_S_x1_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5691 ($dff) from module td_fused_top_fifo_w5_d2_S_x1 (D = $procmux$5225_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6067 ($sdff) from module td_fused_top_fifo_w5_d2_S_x1 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5690 ($dff) from module td_fused_top_fifo_w5_d2_S_x1 (D = $procmux$5238_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6073 ($sdff) from module td_fused_top_fifo_w5_d2_S_x1 (D = $procmux$5238_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5689 ($dff) from module td_fused_top_fifo_w5_d2_S_x1 (D = $procmux$5246_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6081 ($sdff) from module td_fused_top_fifo_w5_d2_S_x1 (D = $procmux$5246_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5692 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5693 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5694 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5695 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5696 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5697 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5698 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5701 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$5276_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6092 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5700 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$5289_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6098 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$5289_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5699 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$5297_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6106 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$5297_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5702 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5703 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5704 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5705 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5706 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5707 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5708 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5711 ($dff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5327_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6117 ($sdff) from module td_fused_top_fifo_w10_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5710 ($dff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5340_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6123 ($sdff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5340_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5709 ($dff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5348_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6131 ($sdff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5348_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5712 ($dff) from module td_fused_top_fifo_w16_d2_S_x3_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5713 ($dff) from module td_fused_top_fifo_w16_d2_S_x3_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5716 ($dff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5362_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6137 ($sdff) from module td_fused_top_fifo_w16_d2_S_x3 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5715 ($dff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5375_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6143 ($sdff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5375_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5714 ($dff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5383_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6151 ($sdff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5383_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5717 ($dff) from module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5718 ($dff) from module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5721 ($dff) from module td_fused_top_start_for_tdf6_readFilters47_U0 (D = $procmux$5397_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6157 ($sdff) from module td_fused_top_start_for_tdf6_readFilters47_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5720 ($dff) from module td_fused_top_start_for_tdf6_readFilters47_U0 (D = $procmux$5410_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6163 ($sdff) from module td_fused_top_start_for_tdf6_readFilters47_U0 (D = $procmux$5410_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5719 ($dff) from module td_fused_top_start_for_tdf6_readFilters47_U0 (D = $procmux$5418_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6171 ($sdff) from module td_fused_top_start_for_tdf6_readFilters47_U0 (D = $procmux$5418_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$5723 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1211$87_Y, Q = \ap_sync_reg_tdf6_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5722 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v:1213$88_Y, Q = \ap_sync_reg_tdf6_readInputs_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5725 ($dff) from module td_fused_top_tdf6_19 (D = $procmux$5458_Y, Q = \loop_dataflow_input_count, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6181 ($sdff) from module td_fused_top_tdf6_19 (D = $procmux$5458_Y, Q = \loop_dataflow_input_count).
Adding SRST signal on $procdff$5724 ($dff) from module td_fused_top_tdf6_19 (D = $procmux$5450_Y, Q = \loop_dataflow_output_count, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6185 ($sdff) from module td_fused_top_tdf6_19 (D = $procmux$5450_Y, Q = \loop_dataflow_output_count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf6_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf6_readFilters47..
Finding unused cells or wires in module \td_fused_top_tdf6_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc528..
Finding unused cells or wires in module \td_fused_top_tdf6_adjust..
Finding unused cells or wires in module \td_fused_top_tdf6_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x1_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x1..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters47_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545..
Finding unused cells or wires in module \td_fused_top_tdf6_19..
Removed 337 unused cells and 3960 unused wires.
<suppressed ~437 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc528.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_x1_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
Optimizing module td_fused_top_tdf6_19.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf6_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_dot_product.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf6_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf6_readFilters47.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf6_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc528..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x1_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters47_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readFilters47..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~292 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc528.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x1.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x1_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters47_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf6_19.
  Optimizing cells in module \td_fused_top_tdf6_accum_1.
  Optimizing cells in module \td_fused_top_tdf6_accum_2.
  Optimizing cells in module \td_fused_top_tdf6_adjust.
  Optimizing cells in module \td_fused_top_tdf6_dot_product.
  Optimizing cells in module \td_fused_top_tdf6_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf6_readFilters47.
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
  Optimizing cells in module \td_fused_top_tdf6_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc528'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf6_19'.
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf6_readFilters47'.
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$6034 ($sdff) from module td_fused_top_Block_entry_proc_proc528 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6189 ($sdff) from module td_fused_top_Block_entry_proc_proc528.
Adding SRST signal on $auto$ff.cc:262:slice$5903 ($sdff) from module td_fused_top_tdf6_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6192 ($sdff) from module td_fused_top_tdf6_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc528..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x1..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x1_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters47_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf6_19..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf6_adjust..
Finding unused cells or wires in module \td_fused_top_tdf6_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf6_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf6_readFilters47..
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf6_writeOutputs_unaligned..
Removed 4 unused cells and 10 unused wires.
<suppressed ~14 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc528.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d7_S.
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x1.
Optimizing module td_fused_top_fifo_w5_d2_S_x1_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
Optimizing module td_fused_top_tdf6_19.
Optimizing module td_fused_top_tdf6_accum_1.
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_dot_product.
Optimizing module td_fused_top_tdf6_get_next_ijk.
<suppressed ~16 debug messages>
Optimizing module td_fused_top_tdf6_readFilters47.
Optimizing module td_fused_top_tdf6_readInputs.
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc528..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x1_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters47_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readFilters47..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~290 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc528.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x1.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x1_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters47_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf6_19.
  Optimizing cells in module \td_fused_top_tdf6_accum_1.
  Optimizing cells in module \td_fused_top_tdf6_accum_2.
  Optimizing cells in module \td_fused_top_tdf6_adjust.
  Optimizing cells in module \td_fused_top_tdf6_dot_product.
  Optimizing cells in module \td_fused_top_tdf6_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf6_readFilters47.
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
  Optimizing cells in module \td_fused_top_tdf6_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc528'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf6_19'.
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf6_readFilters47'.
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc528..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x1..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x1_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters47_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf6_19..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf6_adjust..
Finding unused cells or wires in module \td_fused_top_tdf6_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf6_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf6_readFilters47..
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf6_writeOutputs_unaligned..
Removed 2 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc528.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d7_S.
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x1.
Optimizing module td_fused_top_fifo_w5_d2_S_x1_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
Optimizing module td_fused_top_tdf6_19.
Optimizing module td_fused_top_tdf6_accum_1.
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_dot_product.
Optimizing module td_fused_top_tdf6_get_next_ijk.
Optimizing module td_fused_top_tdf6_readFilters47.
Optimizing module td_fused_top_tdf6_readInputs.
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc528..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x1_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters47_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readFilters47..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~290 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc528.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x1.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x1_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters47_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf6_19.
  Optimizing cells in module \td_fused_top_tdf6_accum_1.
  Optimizing cells in module \td_fused_top_tdf6_accum_2.
  Optimizing cells in module \td_fused_top_tdf6_adjust.
  Optimizing cells in module \td_fused_top_tdf6_dot_product.
  Optimizing cells in module \td_fused_top_tdf6_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf6_readFilters47.
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
  Optimizing cells in module \td_fused_top_tdf6_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc528'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x1_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf6_19'.
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf6_readFilters47'.
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc528..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x1..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x1_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters47_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf6_19..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf6_adjust..
Finding unused cells or wires in module \td_fused_top_tdf6_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf6_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf6_readFilters47..
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf6_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc528.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d7_S.
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x1.
Optimizing module td_fused_top_fifo_w5_d2_S_x1_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0.
Optimizing module td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.
Optimizing module td_fused_top_tdf6_19.
Optimizing module td_fused_top_tdf6_accum_1.
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_dot_product.
Optimizing module td_fused_top_tdf6_get_next_ijk.
Optimizing module td_fused_top_tdf6_readFilters47.
Optimizing module td_fused_top_tdf6_readInputs.
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            381
   Number of public wires:          54
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          166
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0 ===

   Number of wires:                101
   Number of wire bits:            397
   Number of public wires:          51
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          180
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            146
   Number of public wires:          28
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc528 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545 ===

   Number of wires:                278
   Number of wire bits:           1717
   Number of public wires:         253
   Number of public wire bits:    1692
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             68
   Number of public wires:          11
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            239
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           96

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             67
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            176
   Number of public wires:           9
   Number of public wire bits:      66
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           48

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             86
   Number of public wires:          12
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            277
   Number of public wires:          11
   Number of public wire bits:      85
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          100

=== td_fused_top_fifo_w10_d7_S ===

   Number of wires:                 46
   Number of wire bits:            161
   Number of public wires:          17
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w10_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:            101
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          70
     $eq                            15
     $logic_not                      3
     $pmux                          10

=== td_fused_top_fifo_w16_d2_S_x3 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x3_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w5_d2_S_x1 ===

   Number of wires:                 45
   Number of wire bits:            128
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w5_d2_S_x1_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          10
     $not                            1
     $pmux                           5

=== td_fused_top_fifo_w5_d7_S ===

   Number of wires:                 46
   Number of wire bits:            141
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w5_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             56
   Number of public wires:          12
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          35
     $eq                            15
     $logic_not                      3
     $pmux                           5

=== td_fused_top_start_for_tdf6_readFilters47_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf6_19 ===

   Number of wires:                125
   Number of wire bits:           1543
   Number of public wires:         100
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           30
     $and                           10
     $eq                            30
     $logic_not                     15
     $mux                           64
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         30

=== td_fused_top_tdf6_accum_1 ===

   Number of wires:                243
   Number of wire bits:           1928
   Number of public wires:         139
   Number of public wire bits:    1422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add                           12
     $and                           33
     $dffe                         281
     $eq                           136
     $logic_not                      3
     $mux                          598
     $not                           11
     $or                            57
     $pmux                          11
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          6

=== td_fused_top_tdf6_accum_2 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            4
     $and                            3
     $dffe                          20
     $eq                           125
     $mux                           43
     $not                            2
     $or                             1
     $pmux                          11
     $reduce_or                      2
     $sdff                          28
     $sdffe                         20

=== td_fused_top_tdf6_adjust ===

   Number of wires:                 75
   Number of wire bits:            499
   Number of public wires:          44
   Number of public wire bits:     446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            2
     $dffe                          96
     $eq                           529
     $mux                           43
     $not                            3
     $or                             2
     $pmux                          23
     $reduce_or                      2
     $sdff                          24

=== td_fused_top_tdf6_dot_product ===

   Number of wires:                103
   Number of wire bits:            768
   Number of public wires:          66
   Number of public wire bits:     711
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            8
     $and                           13
     $dff                           45
     $dffe                          74
     $eq                            17
     $mux                           34
     $not                           10
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1

=== td_fused_top_tdf6_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            266
   Number of public wires:          42
   Number of public wire bits:     204
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            48
     $mux                           76
     $not                            9
     $or                             6
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf6_readFilters47 ===

   Number of wires:                 70
   Number of wire bits:            341
   Number of public wires:          44
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                           20
     $and                            8
     $dffe                          22
     $eq                            17
     $mux                           40
     $not                            5
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf6_readInputs ===

   Number of wires:                160
   Number of wire bits:           1137
   Number of public wires:         102
   Number of public wire bits:     969
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $add                           20
     $and                           15
     $dffe                          59
     $eq                            33
     $gt                            32
     $mux                          200
     $not                           10
     $or                            29
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           6
     $sdffce                        64
     $sdffe                          2
     $sub                           11

=== td_fused_top_tdf6_writeOutputs_unaligned ===

   Number of wires:                 82
   Number of wire bits:            541
   Number of public wires:          52
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $add                           55
     $and                           13
     $dffe                          75
     $eq                            42
     $logic_not                      2
     $mux                            9
     $not                            5
     $or                             3
     $pmux                           2
     $reduce_or                      2
     $sdff                           3
     $sdffce                        32
     $sdffe                         16
     $sub                           10

=== design hierarchy ===

   td_fused_top_tdf6_19              1
     td_fused_top_dataflow_in_loop_TOP_LOOP48545      0
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram      0
       $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram      0
       $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram      0
       $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram      0
       td_fused_top_Block_entry_proc_proc528      0
       td_fused_top_fifo_w10_d7_S      0
         td_fused_top_fifo_w10_d7_S_shiftReg      0
       td_fused_top_fifo_w16_d2_S_x3      0
         td_fused_top_fifo_w16_d2_S_x3_shiftReg      0
       td_fused_top_fifo_w5_d2_S_x1      0
         td_fused_top_fifo_w5_d2_S_x1_shiftReg      0
       td_fused_top_fifo_w5_d7_S      0
         td_fused_top_fifo_w5_d7_S_shiftReg      0
       td_fused_top_start_for_tdf6_readFilters47_U0      0
         td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg      0
       td_fused_top_tdf6_accum_1      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf6_accum_2      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf6_adjust      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
           td_fused_top_ap_hmul_3_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf6_dot_product      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
           td_fused_top_ap_hmul_3_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf6_get_next_ijk      0
       td_fused_top_tdf6_readFilters47      0
       td_fused_top_tdf6_readInputs      0
       td_fused_top_tdf6_writeOutputs_unaligned      0

   Number of wires:                125
   Number of wire bits:           1543
   Number of public wires:         100
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           30
     $and                           10
     $eq                            30
     $logic_not                     15
     $mux                           64
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         30

Warnings: 25 unique messages, 25 total
End of script. Logfile hash: 64314adde1, CPU: user 2.03s system 0.02s, MEM: 50.84 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
