# Lab 4

**[/root/Documents/Group-9-RISC-V/images/lab4.jpg](https://github.com/arlo-wang/Group-9-RISC-V/blob/main/images/lab4.jpg)**

### Team Members and Contributions

#### Arlo: Block 1 & Repo
- `adder.sv`
- `pc_reg.sv`
- `top.sv`

#### Zitong: Block 2
- `alu.sv`
- `alu_decoder.sv`
- `register_file.sv`

#### Zecheng: Block 3
- `control_unit.sv`
- `instruction_memory.sv`
- `sign_exten.sv`
- `top_control.sv`

#### Enxing: Testing & Verification
- `sign_exten_tb.cpp`
- `control_unit.sv`, `main_decoder.sv`, `alu_decoder.sv`

### Additional Notes
- Contributions and changes are tracked in individual logbooks.
