
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v
# synth_design -part xc7z020clg484-3 -top f3m_add4 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_add4 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 198753 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 254043 ; free virtual = 315248
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_add4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v:20]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v:30]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v:30]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v:20]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add4' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 254037 ; free virtual = 315242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 254037 ; free virtual = 315242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 254037 ; free virtual = 315242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.293 ; gain = 88.656 ; free physical = 253988 ; free virtual = 315193
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.035 ; gain = 227.398 ; free physical = 253267 ; free virtual = 314474
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.039 ; gain = 227.402 ; free physical = 253238 ; free virtual = 314445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1754.043 ; gain = 280.406 ; free physical = 253109 ; free virtual = 314316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.047 ; gain = 280.410 ; free physical = 252973 ; free virtual = 314183
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.047 ; gain = 280.410 ; free physical = 252971 ; free virtual = 314181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.047 ; gain = 280.410 ; free physical = 252968 ; free virtual = 314179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.047 ; gain = 280.410 ; free physical = 252967 ; free virtual = 314178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.047 ; gain = 280.410 ; free physical = 252965 ; free virtual = 314177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.047 ; gain = 280.410 ; free physical = 252965 ; free virtual = 314176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   194|
|2     |LUT6 |   194|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   388|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.047 ; gain = 280.410 ; free physical = 252964 ; free virtual = 314176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.047 ; gain = 280.410 ; free physical = 252957 ; free virtual = 314171
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.051 ; gain = 280.410 ; free physical = 252957 ; free virtual = 314172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.227 ; gain = 0.000 ; free physical = 252575 ; free virtual = 313787
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1848.227 ; gain = 374.688 ; free physical = 252640 ; free virtual = 313851
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.879 ; gain = 563.652 ; free physical = 252817 ; free virtual = 314029
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.879 ; gain = 0.000 ; free physical = 252805 ; free virtual = 314017
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.891 ; gain = 0.000 ; free physical = 252694 ; free virtual = 313906
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252782 ; free virtual = 313994

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f2503e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252780 ; free virtual = 313992

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f2503e15

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252564 ; free virtual = 313776
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f2503e15

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252563 ; free virtual = 313775
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f2503e15

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252562 ; free virtual = 313774
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f2503e15

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252560 ; free virtual = 313772
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f2503e15

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252555 ; free virtual = 313767
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f2503e15

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252554 ; free virtual = 313766
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252554 ; free virtual = 313766
Ending Logic Optimization Task | Checksum: f2503e15

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252554 ; free virtual = 313766

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f2503e15

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252544 ; free virtual = 313756

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f2503e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252544 ; free virtual = 313756

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252544 ; free virtual = 313756
Ending Netlist Obfuscation Task | Checksum: f2503e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.953 ; gain = 0.000 ; free physical = 252543 ; free virtual = 313755
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f2503e15
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_add4 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.934 ; gain = 0.000 ; free physical = 252512 ; free virtual = 313725
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.934 ; gain = 0.000 ; free physical = 252511 ; free virtual = 313723
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.934 ; gain = 0.000 ; free physical = 252509 ; free virtual = 313721
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.934 ; gain = 0.000 ; free physical = 252508 ; free virtual = 313720
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2520.934 ; gain = 0.000 ; free physical = 252512 ; free virtual = 313723
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252593 ; free virtual = 313803


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_add4 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f2503e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252596 ; free virtual = 313806
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f2503e15
Power optimization: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2640.992 ; gain = 136.039 ; free physical = 252608 ; free virtual = 313817
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27532704 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f2503e15

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252653 ; free virtual = 313863
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: f2503e15

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252654 ; free virtual = 313864
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: f2503e15

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252663 ; free virtual = 313872
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f2503e15

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252666 ; free virtual = 313875
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f2503e15

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252668 ; free virtual = 313877

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252667 ; free virtual = 313877
Ending Netlist Obfuscation Task | Checksum: f2503e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 252667 ; free virtual = 313877
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253616 ; free virtual = 314825
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1fc89b54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253616 ; free virtual = 314825
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253615 ; free virtual = 314825

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fc89b54

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253533 ; free virtual = 314745

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 876cd5cd

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253529 ; free virtual = 314740

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 876cd5cd

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253528 ; free virtual = 314740
Phase 1 Placer Initialization | Checksum: 876cd5cd

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253528 ; free virtual = 314740

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 876cd5cd

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253524 ; free virtual = 314736
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: f54e0c96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253426 ; free virtual = 314637

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f54e0c96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253424 ; free virtual = 314636

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bccf2adf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253421 ; free virtual = 314633

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2fb6283a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253429 ; free virtual = 314641

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2fb6283a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253428 ; free virtual = 314640

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253363 ; free virtual = 314574

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253344 ; free virtual = 314555

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253339 ; free virtual = 314551
Phase 3 Detail Placement | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253336 ; free virtual = 314548

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253331 ; free virtual = 314543

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253325 ; free virtual = 314537

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253324 ; free virtual = 314535

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253321 ; free virtual = 314533
Phase 4.4 Final Placement Cleanup | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253320 ; free virtual = 314532
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9b547215

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253318 ; free virtual = 314529
Ending Placer Task | Checksum: 76a7884d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253324 ; free virtual = 314535
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253323 ; free virtual = 314535
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253223 ; free virtual = 314435
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253117 ; free virtual = 314328
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 253081 ; free virtual = 314294
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 56deecf9 ConstDB: 0 ShapeSum: 1fc89b54 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a1[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 35d7d26a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250792 ; free virtual = 312026
Post Restoration Checksum: NetGraph: ef959e6 NumContArr: 26de7884 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 35d7d26a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250790 ; free virtual = 312025

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 35d7d26a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250755 ; free virtual = 311991

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 35d7d26a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250755 ; free virtual = 311991
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10fca0838

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250733 ; free virtual = 311973
Phase 2 Router Initialization | Checksum: 10fca0838

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250732 ; free virtual = 311973

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b1be10d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250714 ; free virtual = 311954

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b1be10d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250715 ; free virtual = 311955
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1b1be10d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250715 ; free virtual = 311955

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250716 ; free virtual = 311956
Phase 4 Rip-up And Reroute | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250716 ; free virtual = 311956

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250715 ; free virtual = 311956

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250716 ; free virtual = 311956
Phase 5 Delay and Skew Optimization | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250715 ; free virtual = 311956

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250714 ; free virtual = 311954
Phase 6.1 Hold Fix Iter | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250714 ; free virtual = 311954
Phase 6 Post Hold Fix | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250714 ; free virtual = 311954

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00269235 %
  Global Horizontal Routing Utilization  = 0.00439486 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250710 ; free virtual = 311951

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250708 ; free virtual = 311949

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250706 ; free virtual = 311946

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 18d3fab34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250705 ; free virtual = 311945
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250735 ; free virtual = 311976

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250734 ; free virtual = 311975
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250735 ; free virtual = 311975
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250739 ; free virtual = 311981
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.992 ; gain = 0.000 ; free physical = 250729 ; free virtual = 311971
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2781.133 ; gain = 0.000 ; free physical = 251381 ; free virtual = 312604
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:52:17 2022...
