Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_onchip_memory2_0.ip --block-symbol-file --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_onchip_memory2_0 --family="Arria 10" --part=10AX115N2F40E2LG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_onchip_memory2_0.ip --synthesis=VERILOG --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_onchip_memory2_0 --family="Arria 10" --part=10AX115N2F40E2LG
Info: bram_onchip_memory2_0: "Transforming system: bram_onchip_memory2_0"
Info: bram_onchip_memory2_0: "Naming system components in system: bram_onchip_memory2_0"
Info: bram_onchip_memory2_0: "Processing generation queue"
Info: bram_onchip_memory2_0: "Generating: bram_onchip_memory2_0"
Info: bram_onchip_memory2_0: "Generating: bram_onchip_memory2_0_altera_avalon_onchip_memory2_191_u453qvq"
Info: onchip_memory2_0: Starting RTL generation for module 'bram_onchip_memory2_0_altera_avalon_onchip_memory2_191_u453qvq'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA_pro/quartus_19.2.0b57/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_pro/quartus_19.2.0b57/quartus/linux64/perl/lib -I /opt/intelFPGA_pro/quartus_19.2.0b57/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_pro/quartus_19.2.0b57/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_pro/quartus_19.2.0b57/quartus/sopc_builder/bin -I /opt/intelFPGA_pro/quartus_19.2.0b57/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_pro/quartus_19.2.0b57/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_pro/quartus_19.2.0b57/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=bram_onchip_memory2_0_altera_avalon_onchip_memory2_191_u453qvq --dir=/tmp/alt8849_4905048487228672200.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_pro/quartus_19.2.0b57/quartus --verilog --config=/tmp/alt8849_4905048487228672200.dir/0002_onchip_memory2_0_gen//bram_onchip_memory2_0_altera_avalon_onchip_memory2_191_u453qvq_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'bram_onchip_memory2_0_altera_avalon_onchip_memory2_191_u453qvq'
Info: bram_onchip_memory2_0: Done "bram_onchip_memory2_0" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
