verilog xil_defaultlib -i "../../../../example_tb/core/include" \
"../../../../cv32e40p.gen/sources_1/ip/dp_ipgen_ram/sim/dp_ipgen_ram.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
