//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Apr  5 15:30:35 2012 (1333611035)
// Cuda compilation tools, release 4.2, V0.2.1221
//

.version 3.0
.target sm_20
.address_size 64

	.file	1 "streamcluster_cuda.cpp3.i"
	.file	2 "streamcluster_cuda.cu"
.extern .shared .align 4 .b8 coord_s[];

.entry _Z12pgain_kerneliilP5PointiPfS1_PiPb(
	.param .u32 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_0,
	.param .u32 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_1,
	.param .u64 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_2,
	.param .u64 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_3,
	.param .u32 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_4,
	.param .u64 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_5,
	.param .u64 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_6,
	.param .u64 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_7,
	.param .u64 _Z12pgain_kerneliilP5PointiPfS1_PiPb_param_8
)
{
	.reg .f32 	%f<20>;
	.reg .pred 	%p<8>;
	.reg .s32 	%r<50>;
	.reg .s64 	%rl<52>;
	.reg .s16 	%rc<2>;


	ld.param.u32 	%r2, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_1];
	ld.param.u64 	%rl22, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_3];
	ld.param.u64 	%rl23, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_6];
	ld.param.u64 	%rl24, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_7];
	ld.param.u64 	%rl25, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_8];
	cvta.to.global.u64 	%rl3, %rl24;
	cvta.to.global.u64 	%rl4, %rl22;
	cvta.to.global.u64 	%rl5, %rl23;
	cvta.to.global.u64 	%rl6, %rl25;
	.loc 2 67 1
	mov.u32 	%r13, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r14, %r13, %r4, %r5;
	.loc 2 68 1
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r14, %r6, %r7;
	.loc 2 73 1
	setp.eq.s32 	%p1, %r7, 0;
	.loc 2 74 1
	setp.gt.s32 	%p2, %r2, 0;
	and.pred  	%p3, %p1, %p2;
	.loc 2 73 1
	@!%p3 bra 	BB0_3;

	ld.param.u64 	%rl47, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_5];
	cvta.to.global.u64 	%rl27, %rl47;
	ld.param.u64 	%rl45, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_2];
	shl.b64 	%rl28, %rl45, 2;
	add.s64 	%rl48, %rl27, %rl28;
	ld.param.u32 	%r36, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_0];
	mul.wide.s32 	%rl8, %r36, 4;
	mov.u32 	%r48, 0;
	mov.u64 	%rl49, coord_s;

BB0_2:
	.loc 2 74 1
	ld.global.f32 	%f6, [%rl48];
	st.shared.f32 	[%rl49], %f6;
	add.s64 	%rl49, %rl49, 4;
	add.s64 	%rl48, %rl48, %rl8;
	.loc 2 74 19
	add.s32 	%r48, %r48, 1;
	ld.param.u32 	%r39, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_1];
	.loc 2 74 1
	setp.lt.s32 	%p4, %r48, %r39;
	@%p4 bra 	BB0_2;

BB0_3:
	.loc 2 75 1
	bar.sync 	0;
	ld.param.u32 	%r38, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_1];
	.loc 2 79 1
	setp.gt.s32 	%p5, %r38, 0;
	@%p5 bra 	BB0_5;

	mov.f32 	%f19, 0f00000000;
	bra.uni 	BB0_7;

BB0_5:
	.loc 2 68 1
	mov.u32 	%r46, %ntid.x;
	mov.u32 	%r47, %tid.x;
	mad.lo.s32 	%r21, %r46, %r14, %r47;
	ld.param.u64 	%rl46, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_5];
	cvta.to.global.u64 	%rl30, %rl46;
	mul.wide.s32 	%rl31, %r21, 4;
	add.s64 	%rl50, %rl30, %rl31;
	ld.param.u32 	%r35, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_0];
	mul.wide.s32 	%rl14, %r35, 4;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r49, 0;
	mov.u64 	%rl51, coord_s;

BB0_6:
	.loc 2 80 1
	ld.shared.f32 	%f9, [%rl51];
	ld.global.f32 	%f10, [%rl50];
	sub.f32 	%f11, %f10, %f9;
	fma.rn.f32 	%f19, %f11, %f11, %f19;
	add.s64 	%rl51, %rl51, 4;
	add.s64 	%rl50, %rl50, %rl14;
	.loc 2 79 19
	add.s32 	%r49, %r49, 1;
	ld.param.u32 	%r37, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_1];
	.loc 2 79 1
	setp.lt.s32 	%p6, %r49, %r37;
	@%p6 bra 	BB0_6;

BB0_7:
	.loc 2 81 1
	cvt.s64.s32 	%rl19, %r8;
	mul.wide.s32 	%rl32, %r8, 32;
	add.s64 	%rl20, %rl4, %rl32;
	ld.global.f32 	%f12, [%rl20];
	mul.f32 	%f4, %f19, %f12;
	ld.param.u32 	%r41, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_4];
	.loc 2 86 1
	add.s32 	%r25, %r41, 1;
	mul.lo.s32 	%r26, %r8, %r25;
	cvt.s64.s32 	%rl21, %r26;
	.loc 2 83 1
	ld.global.f32 	%f5, [%rl20+24];
	.loc 2 87 1
	setp.lt.f32 	%p7, %f4, %f5;
	@%p7 bra 	BB0_9;

	.loc 2 93 1
	ld.global.s32 	%rl33, [%rl20+16];
	.loc 2 94 1
	shl.b64 	%rl34, %rl33, 2;
	add.s64 	%rl35, %rl3, %rl34;
	ld.global.s32 	%rl36, [%rl35];
	add.s64 	%rl37, %rl36, %rl21;
	.loc 2 94 1
	shl.b64 	%rl38, %rl37, 2;
	add.s64 	%rl39, %rl5, %rl38;
	ld.global.f32 	%f13, [%rl39];
	sub.f32 	%f14, %f5, %f4;
	add.f32 	%f15, %f13, %f14;
	st.global.f32 	[%rl39], %f15;
	.loc 2 96 2
	ret;

BB0_9:
	.loc 2 88 1
	add.s64 	%rl40, %rl6, %rl19;
	mov.u16 	%rc1, 1;
	.loc 2 88 1
	st.global.u8 	[%rl40], %rc1;
	ld.param.u32 	%r40, [_Z12pgain_kerneliilP5PointiPfS1_PiPb_param_4];
	.loc 2 89 1
	cvt.s64.s32 	%rl41, %r40;
	add.s64 	%rl42, %rl21, %rl41;
	.loc 2 89 1
	shl.b64 	%rl43, %rl42, 2;
	add.s64 	%rl44, %rl5, %rl43;
	ld.global.f32 	%f16, [%rl44];
	sub.f32 	%f17, %f4, %f5;
	add.f32 	%f18, %f16, %f17;
	st.global.f32 	[%rl44], %f18;
	.loc 2 96 2
	ret;
}


