vendor_name = ModelSim
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/RAMSYS.qsys
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/vga.vhd
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/sdram.vhd
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/RAM.vhd
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/output_files/Chain1.cdf
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/my.vhd
source_file = 1, c:/users/antonio/desktop/fpga-soc/sdram/db/ip/ramsys/ramsys.v
source_file = 1, c:/users/antonio/desktop/fpga-soc/sdram/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v
source_file = 1, c:/users/antonio/desktop/fpga-soc/sdram/db/ip/ramsys/submodules/ramsys_pll_0.v
source_file = 1, c:/users/antonio/desktop/fpga-soc/sdram/db/ip/ramsys/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/antonio/desktop/fpga-soc/sdram/db/ip/ramsys/submodules/altera_reset_controller.v
source_file = 1, c:/users/antonio/desktop/fpga-soc/sdram/db/ip/ramsys/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/db/SDRAM.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/db/altsyncram_4gi1.tdf
design_name = sdram
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, sdram, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, sdram, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, sdram, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, sdram, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, sdram, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, sdram, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, sdram, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, sdram, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, sdram, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, sdram, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, sdram, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, sdram, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, sdram, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, sdram, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, sdram, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, sdram, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, sdram, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, sdram, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, sdram, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, sdram, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, sdram, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, sdram, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, sdram, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, sdram, 1
instance = comp, \VGA_CLK~output\, VGA_CLK~output, sdram, 1
instance = comp, \VGA_BLANK_N~output\, VGA_BLANK_N~output, sdram, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, sdram, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, sdram, 1
instance = comp, \VGA_SYNC_N~output\, VGA_SYNC_N~output, sdram, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, sdram, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, sdram, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, sdram, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, sdram, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, sdram, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, sdram, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, sdram, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, sdram, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, sdram, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, sdram, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, sdram, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, sdram, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, sdram, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, sdram, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, sdram, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, sdram, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, sdram, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, sdram, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, sdram, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, sdram, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, sdram, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, sdram, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, sdram, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, sdram, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, sdram, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, sdram, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, sdram, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, sdram, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, sdram, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, sdram, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, sdram, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, sdram, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, sdram, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, sdram, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, sdram, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, sdram, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, sdram, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, sdram, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, sdram, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, sdram, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, sdram, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, sdram, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, sdram, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, sdram, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, sdram, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, sdram, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, sdram, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, sdram, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, sdram, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, sdram, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, sdram, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, sdram, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], sdram, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], sdram, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\, u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG, sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0, sdram, 1
instance = comp, \Add6~61\, Add6~61, sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0, sdram, 1
instance = comp, \u1|Add1~41\, u1|Add1~41, sdram, 1
instance = comp, \u1|Add1~33\, u1|Add1~33, sdram, 1
instance = comp, \u1|Add1~37\, u1|Add1~37, sdram, 1
instance = comp, \u1|Add0~29\, u1|Add0~29, sdram, 1
instance = comp, \u1|Add0~25\, u1|Add0~25, sdram, 1
instance = comp, \u1|Xpos[1]\, u1|Xpos[1], sdram, 1
instance = comp, \u1|Add0~21\, u1|Add0~21, sdram, 1
instance = comp, \u1|Xpos[2]\, u1|Xpos[2], sdram, 1
instance = comp, \u1|Add0~17\, u1|Add0~17, sdram, 1
instance = comp, \u1|Xpos[3]\, u1|Xpos[3], sdram, 1
instance = comp, \u1|Add0~13\, u1|Add0~13, sdram, 1
instance = comp, \u1|Xpos[4]\, u1|Xpos[4], sdram, 1
instance = comp, \u1|Add0~41\, u1|Add0~41, sdram, 1
instance = comp, \u1|Xpos[5]\, u1|Xpos[5], sdram, 1
instance = comp, \u1|Add0~37\, u1|Add0~37, sdram, 1
instance = comp, \u1|Xpos[6]\, u1|Xpos[6], sdram, 1
instance = comp, \u1|Add0~33\, u1|Add0~33, sdram, 1
instance = comp, \u1|Xpos[7]\, u1|Xpos[7], sdram, 1
instance = comp, \u1|Add0~9\, u1|Add0~9, sdram, 1
instance = comp, \u1|Xpos[8]\, u1|Xpos[8], sdram, 1
instance = comp, \u1|Add0~5\, u1|Add0~5, sdram, 1
instance = comp, \u1|Xpos[9]\, u1|Xpos[9], sdram, 1
instance = comp, \u1|Add0~1\, u1|Add0~1, sdram, 1
instance = comp, \u1|Xpos[10]\, u1|Xpos[10], sdram, 1
instance = comp, \u1|LessThan0~2\, u1|LessThan0~2, sdram, 1
instance = comp, \u1|Xpos[6]~0\, u1|Xpos[6]~0, sdram, 1
instance = comp, \u1|Xpos[0]\, u1|Xpos[0], sdram, 1
instance = comp, \u1|Equal3~0\, u1|Equal3~0, sdram, 1
instance = comp, \u1|LessThan0~0\, u1|LessThan0~0, sdram, 1
instance = comp, \u1|LessThan0~3\, u1|LessThan0~3, sdram, 1
instance = comp, \u1|Equal3~2\, u1|Equal3~2, sdram, 1
instance = comp, \u1|Equal2~0\, u1|Equal2~0, sdram, 1
instance = comp, \u1|Ypos[4]~0\, u1|Ypos[4]~0, sdram, 1
instance = comp, \u1|Ypos[2]\, u1|Ypos[2], sdram, 1
instance = comp, \u1|Add1~21\, u1|Add1~21, sdram, 1
instance = comp, \u1|Ypos[3]\, u1|Ypos[3], sdram, 1
instance = comp, \u1|Add1~17\, u1|Add1~17, sdram, 1
instance = comp, \u1|Ypos[4]\, u1|Ypos[4], sdram, 1
instance = comp, \u1|Add1~13\, u1|Add1~13, sdram, 1
instance = comp, \u1|Ypos[5]\, u1|Ypos[5], sdram, 1
instance = comp, \u1|Add1~9\, u1|Add1~9, sdram, 1
instance = comp, \u1|Ypos[6]\, u1|Ypos[6], sdram, 1
instance = comp, \u1|Add1~25\, u1|Add1~25, sdram, 1
instance = comp, \u1|Ypos[7]\, u1|Ypos[7], sdram, 1
instance = comp, \u1|Add1~29\, u1|Add1~29, sdram, 1
instance = comp, \u1|Ypos[8]\, u1|Ypos[8], sdram, 1
instance = comp, \u1|Add1~5\, u1|Add1~5, sdram, 1
instance = comp, \u1|Ypos[9]\, u1|Ypos[9], sdram, 1
instance = comp, \u1|Add1~1\, u1|Add1~1, sdram, 1
instance = comp, \u1|Ypos[10]\, u1|Ypos[10], sdram, 1
instance = comp, \u1|Equal0~0\, u1|Equal0~0, sdram, 1
instance = comp, \u1|Equal0~1\, u1|Equal0~1, sdram, 1
instance = comp, \u1|Ypos[0]\, u1|Ypos[0], sdram, 1
instance = comp, \u1|Ypos[1]\, u1|Ypos[1], sdram, 1
instance = comp, \u1|Ypos[3]~DUPLICATE\, u1|Ypos[3]~DUPLICATE, sdram, 1
instance = comp, \u1|Equal1~0\, u1|Equal1~0, sdram, 1
instance = comp, \u1|VGA_FRAMEEND\, u1|VGA_FRAMEEND, sdram, 1
instance = comp, \u1|VGA_FRAMESTART\, u1|VGA_FRAMESTART, sdram, 1
instance = comp, \Add11~1\, Add11~1, sdram, 1
instance = comp, \Add10~1\, Add10~1, sdram, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, sdram, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], sdram, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, sdram, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], sdram, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, sdram, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.111~DUPLICATE\, u0|new_sdram_controller_0|i_state.111~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector14~0\, u0|new_sdram_controller_0|Selector14~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector14~1\, u0|new_sdram_controller_0|Selector14~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_count[2]\, u0|new_sdram_controller_0|i_count[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.011\, u0|new_sdram_controller_0|i_state.011, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add2~0\, u0|new_sdram_controller_0|Add2~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_count[3]~2\, u0|new_sdram_controller_0|i_count[3]~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_count[3]\, u0|new_sdram_controller_0|i_count[3], sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]~0\, u0|new_sdram_controller_0|i_count[0]~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]~1\, u0|new_sdram_controller_0|i_count[0]~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]~3\, u0|new_sdram_controller_0|i_count[0]~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]\, u0|new_sdram_controller_0|i_count[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector15~0\, u0|new_sdram_controller_0|Selector15~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_count[1]\, u0|new_sdram_controller_0|i_count[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector10~0\, u0|new_sdram_controller_0|Selector10~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector10~1\, u0|new_sdram_controller_0|Selector10~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.011~DUPLICATE\, u0|new_sdram_controller_0|i_state.011~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|WideOr6\, u0|new_sdram_controller_0|WideOr6, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_next.000~0\, u0|new_sdram_controller_0|i_next.000~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_next.000\, u0|new_sdram_controller_0|i_next.000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~13\, u0|new_sdram_controller_0|Add0~13, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[0]~11\, u0|new_sdram_controller_0|refresh_counter[0]~11, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[0]\, u0|new_sdram_controller_0|refresh_counter[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~9\, u0|new_sdram_controller_0|Add0~9, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[1]~10\, u0|new_sdram_controller_0|refresh_counter[1]~10, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[1]\, u0|new_sdram_controller_0|refresh_counter[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~5\, u0|new_sdram_controller_0|Add0~5, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[2]~9\, u0|new_sdram_controller_0|refresh_counter[2]~9, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[2]\, u0|new_sdram_controller_0|refresh_counter[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~53\, u0|new_sdram_controller_0|Add0~53, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[3]~18\, u0|new_sdram_controller_0|refresh_counter[3]~18, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[3]\, u0|new_sdram_controller_0|refresh_counter[3], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~49\, u0|new_sdram_controller_0|Add0~49, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~7\, u0|new_sdram_controller_0|refresh_counter~7, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[4]\, u0|new_sdram_controller_0|refresh_counter[4], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~45\, u0|new_sdram_controller_0|Add0~45, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~6\, u0|new_sdram_controller_0|refresh_counter~6, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[5]\, u0|new_sdram_controller_0|refresh_counter[5], sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[7]~DUPLICATE\, u0|new_sdram_controller_0|refresh_counter[7]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~41\, u0|new_sdram_controller_0|Add0~41, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[6]\, u0|new_sdram_controller_0|refresh_counter[6], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~37\, u0|new_sdram_controller_0|Add0~37, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~5\, u0|new_sdram_controller_0|refresh_counter~5, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[7]\, u0|new_sdram_controller_0|refresh_counter[7], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~1\, u0|new_sdram_controller_0|Equal0~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~1\, u0|new_sdram_controller_0|Add0~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~0\, u0|new_sdram_controller_0|refresh_counter~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[8]\, u0|new_sdram_controller_0|refresh_counter[8], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~33\, u0|new_sdram_controller_0|Add0~33, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~4\, u0|new_sdram_controller_0|refresh_counter~4, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[9]\, u0|new_sdram_controller_0|refresh_counter[9], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~29\, u0|new_sdram_controller_0|Add0~29, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[10]~14\, u0|new_sdram_controller_0|refresh_counter[10]~14, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[10]\, u0|new_sdram_controller_0|refresh_counter[10], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~25\, u0|new_sdram_controller_0|Add0~25, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~3\, u0|new_sdram_controller_0|refresh_counter~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[11]\, u0|new_sdram_controller_0|refresh_counter[11], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~21\, u0|new_sdram_controller_0|Add0~21, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~2\, u0|new_sdram_controller_0|refresh_counter~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[12]\, u0|new_sdram_controller_0|refresh_counter[12], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add0~17\, u0|new_sdram_controller_0|Add0~17, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~1\, u0|new_sdram_controller_0|refresh_counter~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[13]\, u0|new_sdram_controller_0|refresh_counter[13], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~0\, u0|new_sdram_controller_0|Equal0~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~2\, u0|new_sdram_controller_0|Equal0~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector7~0\, u0|new_sdram_controller_0|Selector7~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.000\, u0|new_sdram_controller_0|i_state.000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector8~0\, u0|new_sdram_controller_0|Selector8~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.001\, u0|new_sdram_controller_0|i_state.001, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector17~0\, u0|new_sdram_controller_0|Selector17~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_next.010\, u0|new_sdram_controller_0|i_next.010, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector9~0\, u0|new_sdram_controller_0|Selector9~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.010\, u0|new_sdram_controller_0|i_state.010, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.000~DUPLICATE\, u0|new_sdram_controller_0|i_state.000~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector6~0\, u0|new_sdram_controller_0|Selector6~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[0]\, u0|new_sdram_controller_0|i_refs[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector5~0\, u0|new_sdram_controller_0|Selector5~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[1]\, u0|new_sdram_controller_0|i_refs[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector4~0\, u0|new_sdram_controller_0|Selector4~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[2]\, u0|new_sdram_controller_0|i_refs[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector19~0\, u0|new_sdram_controller_0|Selector19~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector19~1\, u0|new_sdram_controller_0|Selector19~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_next.111\, u0|new_sdram_controller_0|i_next.111, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector12~0\, u0|new_sdram_controller_0|Selector12~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.111\, u0|new_sdram_controller_0|i_state.111, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector18~0\, u0|new_sdram_controller_0|Selector18~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_next.101\, u0|new_sdram_controller_0|i_next.101, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.101~0\, u0|new_sdram_controller_0|i_state.101~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_state.101\, u0|new_sdram_controller_0|i_state.101, sdram, 1
instance = comp, \u0|new_sdram_controller_0|init_done~0\, u0|new_sdram_controller_0|init_done~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|init_done\, u0|new_sdram_controller_0|init_done, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector1~0\, u0|new_sdram_controller_0|Selector1~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[2]\, u0|new_sdram_controller_0|i_cmd[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|init_done~DUPLICATE\, u0|new_sdram_controller_0|init_done~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_request\, u0|new_sdram_controller_0|refresh_request, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0], sdram, 1
instance = comp, \SDRAM_WE_N~0\, SDRAM_WE_N~0, sdram, 1
instance = comp, \SDRAM_WE_N~DUPLICATE\, SDRAM_WE_N~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000010000\, u0|new_sdram_controller_0|m_state.000010000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr~0\, u0|new_sdram_controller_0|m_addr~0, sdram, 1
instance = comp, \SDRAM_RE_N~0\, SDRAM_RE_N~0, sdram, 1
instance = comp, \gray~13\, gray~13, sdram, 1
instance = comp, \RAMADDR2GR[2]\, RAMADDR2GR[2], sdram, 1
instance = comp, \RAMADDR2GR_sync0[2]\, RAMADDR2GR_sync0[2], sdram, 1
instance = comp, \RAMADDR2GR_sync1[2]~feeder\, RAMADDR2GR_sync1[2]~feeder, sdram, 1
instance = comp, \RAMADDR2GR_sync1[2]\, RAMADDR2GR_sync1[2], sdram, 1
instance = comp, \gray~15\, gray~15, sdram, 1
instance = comp, \RAMADDR2GR[0]\, RAMADDR2GR[0], sdram, 1
instance = comp, \RAMADDR2GR_sync0[0]\, RAMADDR2GR_sync0[0], sdram, 1
instance = comp, \RAMADDR2GR_sync1[0]~feeder\, RAMADDR2GR_sync1[0]~feeder, sdram, 1
instance = comp, \RAMADDR2GR_sync1[0]\, RAMADDR2GR_sync1[0], sdram, 1
instance = comp, \gray~10\, gray~10, sdram, 1
instance = comp, \RAMADDR2GR[5]\, RAMADDR2GR[5], sdram, 1
instance = comp, \RAMADDR2GR_sync0[5]\, RAMADDR2GR_sync0[5], sdram, 1
instance = comp, \RAMADDR2GR_sync1[5]~feeder\, RAMADDR2GR_sync1[5]~feeder, sdram, 1
instance = comp, \RAMADDR2GR_sync1[5]\, RAMADDR2GR_sync1[5], sdram, 1
instance = comp, \RAMADDR2GR_sync1[8]\, RAMADDR2GR_sync1[8], sdram, 1
instance = comp, \gray~12\, gray~12, sdram, 1
instance = comp, \RAMADDR2GR[3]\, RAMADDR2GR[3], sdram, 1
instance = comp, \RAMADDR2GR_sync0[3]\, RAMADDR2GR_sync0[3], sdram, 1
instance = comp, \RAMADDR2GR_sync1[3]~feeder\, RAMADDR2GR_sync1[3]~feeder, sdram, 1
instance = comp, \RAMADDR2GR_sync1[3]\, RAMADDR2GR_sync1[3], sdram, 1
instance = comp, \gray~8\, gray~8, sdram, 1
instance = comp, \RAMADDR2GR[7]\, RAMADDR2GR[7], sdram, 1
instance = comp, \RAMADDR2GR_sync0[7]\, RAMADDR2GR_sync0[7], sdram, 1
instance = comp, \RAMADDR2GR_sync1[7]~feeder\, RAMADDR2GR_sync1[7]~feeder, sdram, 1
instance = comp, \RAMADDR2GR_sync1[7]\, RAMADDR2GR_sync1[7], sdram, 1
instance = comp, \gray~9\, gray~9, sdram, 1
instance = comp, \RAMADDR2GR[6]\, RAMADDR2GR[6], sdram, 1
instance = comp, \RAMADDR2GR_sync0[6]\, RAMADDR2GR_sync0[6], sdram, 1
instance = comp, \RAMADDR2GR_sync1[6]~feeder\, RAMADDR2GR_sync1[6]~feeder, sdram, 1
instance = comp, \RAMADDR2GR_sync1[6]\, RAMADDR2GR_sync1[6], sdram, 1
instance = comp, \gray~11\, gray~11, sdram, 1
instance = comp, \RAMADDR2GR[4]\, RAMADDR2GR[4], sdram, 1
instance = comp, \RAMADDR2GR_sync0[4]\, RAMADDR2GR_sync0[4], sdram, 1
instance = comp, \RAMADDR2GR_sync1[4]\, RAMADDR2GR_sync1[4], sdram, 1
instance = comp, \binary~10\, binary~10, sdram, 1
instance = comp, \gray~14\, gray~14, sdram, 1
instance = comp, \RAMADDR2GR[1]\, RAMADDR2GR[1], sdram, 1
instance = comp, \RAMADDR2GR_sync0[1]\, RAMADDR2GR_sync0[1], sdram, 1
instance = comp, \RAMADDR2GR_sync1[1]\, RAMADDR2GR_sync1[1], sdram, 1
instance = comp, \binary~11\, binary~11, sdram, 1
instance = comp, \RAMADDR2_bin[0]\, RAMADDR2_bin[0], sdram, 1
instance = comp, \Add5~13\, Add5~13, sdram, 1
instance = comp, \RAMFULL_POINTER~7\, RAMFULL_POINTER~7, sdram, 1
instance = comp, \Add5~21\, Add5~21, sdram, 1
instance = comp, \Add5~25\, Add5~25, sdram, 1
instance = comp, \RAMFULL_POINTER~10\, RAMFULL_POINTER~10, sdram, 1
instance = comp, \RAMFULL_POINTER[0]~4\, RAMFULL_POINTER[0]~4, sdram, 1
instance = comp, \RAMFULL_POINTER[3]\, RAMFULL_POINTER[3], sdram, 1
instance = comp, \Add5~29\, Add5~29, sdram, 1
instance = comp, \RAMFULL_POINTER~11\, RAMFULL_POINTER~11, sdram, 1
instance = comp, \RAMFULL_POINTER[4]\, RAMFULL_POINTER[4], sdram, 1
instance = comp, \Add5~33\, Add5~33, sdram, 1
instance = comp, \RAMFULL_POINTER~12\, RAMFULL_POINTER~12, sdram, 1
instance = comp, \RAMFULL_POINTER[5]\, RAMFULL_POINTER[5], sdram, 1
instance = comp, \Add5~1\, Add5~1, sdram, 1
instance = comp, \RAMFULL_POINTER~0\, RAMFULL_POINTER~0, sdram, 1
instance = comp, \RAMFULL_POINTER[6]\, RAMFULL_POINTER[6], sdram, 1
instance = comp, \Add5~5\, Add5~5, sdram, 1
instance = comp, \RAMFULL_POINTER~5\, RAMFULL_POINTER~5, sdram, 1
instance = comp, \RAMFULL_POINTER[7]\, RAMFULL_POINTER[7], sdram, 1
instance = comp, \Add5~9\, Add5~9, sdram, 1
instance = comp, \RAMFULL_POINTER~6\, RAMFULL_POINTER~6, sdram, 1
instance = comp, \RAMFULL_POINTER[8]\, RAMFULL_POINTER[8], sdram, 1
instance = comp, \RAMFULL_POINTER[0]~2\, RAMFULL_POINTER[0]~2, sdram, 1
instance = comp, \RAMFULL_POINTER[0]~1\, RAMFULL_POINTER[0]~1, sdram, 1
instance = comp, \RAMFULL_POINTER[0]~3\, RAMFULL_POINTER[0]~3, sdram, 1
instance = comp, \RAMFULL_POINTER[0]\, RAMFULL_POINTER[0], sdram, 1
instance = comp, \Add5~17\, Add5~17, sdram, 1
instance = comp, \RAMFULL_POINTER~8\, RAMFULL_POINTER~8, sdram, 1
instance = comp, \RAMFULL_POINTER[1]~feeder\, RAMFULL_POINTER[1]~feeder, sdram, 1
instance = comp, \RAMFULL_POINTER[1]\, RAMFULL_POINTER[1], sdram, 1
instance = comp, \RAMFULL_POINTER~9\, RAMFULL_POINTER~9, sdram, 1
instance = comp, \RAMFULL_POINTER[2]\, RAMFULL_POINTER[2], sdram, 1
instance = comp, \binary~13\, binary~13, sdram, 1
instance = comp, \RAMADDR2_bin[2]\, RAMADDR2_bin[2], sdram, 1
instance = comp, \binary~12\, binary~12, sdram, 1
instance = comp, \RAMADDR2_bin[1]\, RAMADDR2_bin[1], sdram, 1
instance = comp, \Equal0~1\, Equal0~1, sdram, 1
instance = comp, \binary~15\, binary~15, sdram, 1
instance = comp, \RAMADDR2_bin[5]\, RAMADDR2_bin[5], sdram, 1
instance = comp, \binary~14\, binary~14, sdram, 1
instance = comp, \RAMADDR2_bin[4]\, RAMADDR2_bin[4], sdram, 1
instance = comp, \RAMADDR2_bin[3]\, RAMADDR2_bin[3], sdram, 1
instance = comp, \Equal0~2\, Equal0~2, sdram, 1
instance = comp, \SDRAM_RE_N~1\, SDRAM_RE_N~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[28]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[28], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[28]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[28], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[32]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[32], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[32]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[32]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[32]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[32], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[14]\, u0|new_sdram_controller_0|active_addr[14], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[33]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[33], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[15]\, u0|new_sdram_controller_0|active_addr[15], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[34]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[34]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[34]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[34], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[16]\, u0|new_sdram_controller_0|active_addr[16], sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~8\, u0|new_sdram_controller_0|pending~8, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[19]\, u0|new_sdram_controller_0|active_addr[19], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~2\, u0|new_sdram_controller_0|Equal3~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[36]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[36]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[36]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[36], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[36]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[36], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[18]\, u0|new_sdram_controller_0|active_addr[18], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~1\, u0|new_sdram_controller_0|Equal3~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[35]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[35], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[17]\, u0|new_sdram_controller_0|active_addr[17], sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~7\, u0|new_sdram_controller_0|pending~7, sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~3\, u0|new_sdram_controller_0|pending~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~0\, u0|new_sdram_controller_0|m_count[1]~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector33~0\, u0|new_sdram_controller_0|Selector33~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.100000000\, u0|new_sdram_controller_0|m_state.100000000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~1\, u0|new_sdram_controller_0|active_rnw~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~2\, u0|new_sdram_controller_0|active_rnw~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~0\, u0|new_sdram_controller_0|active_rnw~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[10]\, u0|new_sdram_controller_0|active_addr[10], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[31]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[31], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[31]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[31], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[13]~DUPLICATE\, u0|new_sdram_controller_0|active_addr[13]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~0\, u0|new_sdram_controller_0|Equal3~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[29]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[29], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[30]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[30], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[29]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[29], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[11]\, u0|new_sdram_controller_0|active_addr[11], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[30]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[30], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[12]\, u0|new_sdram_controller_0|active_addr[12], sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~5\, u0|new_sdram_controller_0|pending~5, sdram, 1
instance = comp, \Add6~9\, Add6~9, sdram, 1
instance = comp, \Add6~13\, Add6~13, sdram, 1
instance = comp, \SDRAM_ADDR[23]\, SDRAM_ADDR[23], sdram, 1
instance = comp, \Add6~21\, Add6~21, sdram, 1
instance = comp, \SDRAM_ADDR[24]\, SDRAM_ADDR[24], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[42]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[42], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[42]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[42], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[24]\, u0|new_sdram_controller_0|active_addr[24], sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~6\, u0|new_sdram_controller_0|pending~6, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector31~0\, u0|new_sdram_controller_0|Selector31~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_cs_n~0\, u0|new_sdram_controller_0|active_cs_n~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_cs_n\, u0|new_sdram_controller_0|active_cs_n, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw\, u0|new_sdram_controller_0|active_rnw, sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~1\, u0|new_sdram_controller_0|pending~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~2\, u0|new_sdram_controller_0|pending~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~0\, u0|new_sdram_controller_0|Selector34~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~0\, u0|new_sdram_controller_0|Selector36~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~1\, u0|new_sdram_controller_0|Selector34~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector26~0\, u0|new_sdram_controller_0|Selector26~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000010\, u0|new_sdram_controller_0|m_state.000000010, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~1\, u0|new_sdram_controller_0|Selector36~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~2\, u0|new_sdram_controller_0|Selector36~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000010000\, u0|new_sdram_controller_0|m_next.000010000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~0\, u0|new_sdram_controller_0|Selector29~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~2\, u0|new_sdram_controller_0|Selector29~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~3\, u0|new_sdram_controller_0|Selector29~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[2]~3\, u0|new_sdram_controller_0|m_count[2]~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[0]~8\, u0|new_sdram_controller_0|m_count[0]~8, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~1\, u0|new_sdram_controller_0|m_count[1]~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~2\, u0|new_sdram_controller_0|m_count[1]~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~12\, u0|new_sdram_controller_0|m_count[1]~12, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[0]~9\, u0|new_sdram_controller_0|m_count[0]~9, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[0]\, u0|new_sdram_controller_0|m_count[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Add3~0\, u0|new_sdram_controller_0|Add3~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[3]~4\, u0|new_sdram_controller_0|m_count[3]~4, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[3]~5\, u0|new_sdram_controller_0|m_count[3]~5, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[3]\, u0|new_sdram_controller_0|m_count[3], sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~DUPLICATE\, u0|new_sdram_controller_0|m_count[1]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~1\, u0|new_sdram_controller_0|Selector27~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~2\, u0|new_sdram_controller_0|Selector27~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~0\, u0|new_sdram_controller_0|Selector27~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~3\, u0|new_sdram_controller_0|Selector27~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000100\, u0|new_sdram_controller_0|m_state.000000100, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~0\, u0|new_sdram_controller_0|Selector25~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~1\, u0|new_sdram_controller_0|Selector29~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~12\, u0|new_sdram_controller_0|Selector29~12, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000010000~DUPLICATE\, u0|new_sdram_controller_0|m_state.000010000~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~8\, u0|new_sdram_controller_0|Selector29~8, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~11\, u0|new_sdram_controller_0|m_count[1]~11, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~7\, u0|new_sdram_controller_0|m_count[1]~7, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]\, u0|new_sdram_controller_0|m_count[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[2]~10\, u0|new_sdram_controller_0|m_count[2]~10, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[2]~6\, u0|new_sdram_controller_0|m_count[2]~6, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_count[2]\, u0|new_sdram_controller_0|m_count[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector30~0\, u0|new_sdram_controller_0|Selector30~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector30~1\, u0|new_sdram_controller_0|Selector30~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000100000\, u0|new_sdram_controller_0|m_state.000100000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~1\, u0|new_sdram_controller_0|Selector25~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~9\, u0|new_sdram_controller_0|Selector29~9, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~7\, u0|new_sdram_controller_0|Selector29~7, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~5\, u0|new_sdram_controller_0|Selector29~5, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~10\, u0|new_sdram_controller_0|Selector29~10, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~6\, u0|new_sdram_controller_0|Selector29~6, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~4\, u0|new_sdram_controller_0|Selector29~4, sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~4\, u0|new_sdram_controller_0|pending~4, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~11\, u0|new_sdram_controller_0|Selector29~11, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector35~0\, u0|new_sdram_controller_0|Selector35~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector35~1\, u0|new_sdram_controller_0|Selector35~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000001000\, u0|new_sdram_controller_0|m_next.000001000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector28~0\, u0|new_sdram_controller_0|Selector28~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000001000\, u0|new_sdram_controller_0|m_state.000001000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector43~0\, u0|new_sdram_controller_0|Selector43~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|f_pop\, u0|new_sdram_controller_0|f_pop, sdram, 1
instance = comp, \u0|new_sdram_controller_0|f_select\, u0|new_sdram_controller_0|f_select, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~2\, u0|new_sdram_controller_0|Selector25~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector37~0\, u0|new_sdram_controller_0|Selector37~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector37~1\, u0|new_sdram_controller_0|Selector37~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector37~2\, u0|new_sdram_controller_0|Selector37~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_next.010000000\, u0|new_sdram_controller_0|m_next.010000000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector32~0\, u0|new_sdram_controller_0|Selector32~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.010000000\, u0|new_sdram_controller_0|m_state.010000000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector24~0\, u0|new_sdram_controller_0|Selector24~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|ack_refresh_request\, u0|new_sdram_controller_0|ack_refresh_request, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_request~0\, u0|new_sdram_controller_0|refresh_request~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|refresh_request~DUPLICATE\, u0|new_sdram_controller_0|refresh_request~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector31~1\, u0|new_sdram_controller_0|Selector31~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.001000000\, u0|new_sdram_controller_0|m_state.001000000, sdram, 1
instance = comp, \u0|new_sdram_controller_0|WideOr8~0\, u0|new_sdram_controller_0|WideOr8~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~2\, u0|new_sdram_controller_0|Selector34~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector37~3\, u0|new_sdram_controller_0|Selector37~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~3\, u0|new_sdram_controller_0|Selector34~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~4\, u0|new_sdram_controller_0|Selector34~4, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000000001\, u0|new_sdram_controller_0|m_next.000000001, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~3\, u0|new_sdram_controller_0|Selector25~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~4\, u0|new_sdram_controller_0|Selector25~4, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000001\, u0|new_sdram_controller_0|m_state.000000001, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector21~0\, u0|new_sdram_controller_0|Selector21~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector3~0\, u0|new_sdram_controller_0|Selector3~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[0]\, u0|new_sdram_controller_0|i_cmd[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|always5~0\, u0|new_sdram_controller_0|always5~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector23~0\, u0|new_sdram_controller_0|Selector23~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector2~0\, u0|new_sdram_controller_0|Selector2~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[1]\, u0|new_sdram_controller_0|i_cmd[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector22~0\, u0|new_sdram_controller_0|Selector22~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Equal4~0\, u0|new_sdram_controller_0|Equal4~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[0]\, u0|new_sdram_controller_0|rd_valid[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[1]\, u0|new_sdram_controller_0|rd_valid[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[2]\, u0|new_sdram_controller_0|rd_valid[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_valid\, u0|new_sdram_controller_0|za_valid, sdram, 1
instance = comp, \RAMADDR1[0]~1\, RAMADDR1[0]~1, sdram, 1
instance = comp, \RAMADDR1[7]\, RAMADDR1[7], sdram, 1
instance = comp, \Add10~25\, Add10~25, sdram, 1
instance = comp, \Add10~29\, Add10~29, sdram, 1
instance = comp, \RAMADDR1[7]~DUPLICATE\, RAMADDR1[7]~DUPLICATE, sdram, 1
instance = comp, \Add10~33\, Add10~33, sdram, 1
instance = comp, \RAMADDR1[8]\, RAMADDR1[8], sdram, 1
instance = comp, \RAMADDR1[6]~DUPLICATE\, RAMADDR1[6]~DUPLICATE, sdram, 1
instance = comp, \RAMADDR1[4]~DUPLICATE\, RAMADDR1[4]~DUPLICATE, sdram, 1
instance = comp, \RAMADDR1[1]~DUPLICATE\, RAMADDR1[1]~DUPLICATE, sdram, 1
instance = comp, \RAMADDR1[2]~DUPLICATE\, RAMADDR1[2]~DUPLICATE, sdram, 1
instance = comp, \LessThan6~0\, LessThan6~0, sdram, 1
instance = comp, \RAMADDR1[0]~0\, RAMADDR1[0]~0, sdram, 1
instance = comp, \RAMADDR1[0]\, RAMADDR1[0], sdram, 1
instance = comp, \Add10~5\, Add10~5, sdram, 1
instance = comp, \RAMADDR1[1]\, RAMADDR1[1], sdram, 1
instance = comp, \Add10~9\, Add10~9, sdram, 1
instance = comp, \RAMADDR1[2]\, RAMADDR1[2], sdram, 1
instance = comp, \Add10~13\, Add10~13, sdram, 1
instance = comp, \RAMADDR1[3]\, RAMADDR1[3], sdram, 1
instance = comp, \Add10~17\, Add10~17, sdram, 1
instance = comp, \RAMADDR1[4]\, RAMADDR1[4], sdram, 1
instance = comp, \Add10~21\, Add10~21, sdram, 1
instance = comp, \RAMADDR1[5]\, RAMADDR1[5], sdram, 1
instance = comp, \RAMADDR1[6]\, RAMADDR1[6], sdram, 1
instance = comp, \gray~1\, gray~1, sdram, 1
instance = comp, \RAMADDR1GR[6]\, RAMADDR1GR[6], sdram, 1
instance = comp, \RAMADDR1GR_sync0[6]~feeder\, RAMADDR1GR_sync0[6]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync0[6]\, RAMADDR1GR_sync0[6], sdram, 1
instance = comp, \RAMADDR1GR_sync1[6]~feeder\, RAMADDR1GR_sync1[6]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync1[6]\, RAMADDR1GR_sync1[6], sdram, 1
instance = comp, \gray~4\, gray~4, sdram, 1
instance = comp, \RAMADDR1GR[3]\, RAMADDR1GR[3], sdram, 1
instance = comp, \RAMADDR1GR_sync0[3]\, RAMADDR1GR_sync0[3], sdram, 1
instance = comp, \RAMADDR1GR_sync1[3]\, RAMADDR1GR_sync1[3], sdram, 1
instance = comp, \gray~3\, gray~3, sdram, 1
instance = comp, \RAMADDR1GR[4]\, RAMADDR1GR[4], sdram, 1
instance = comp, \RAMADDR1GR_sync0[4]~feeder\, RAMADDR1GR_sync0[4]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync0[4]\, RAMADDR1GR_sync0[4], sdram, 1
instance = comp, \RAMADDR1GR_sync1[4]\, RAMADDR1GR_sync1[4], sdram, 1
instance = comp, \RAMADDR1GR[8]\, RAMADDR1GR[8], sdram, 1
instance = comp, \RAMADDR1GR_sync0[8]~feeder\, RAMADDR1GR_sync0[8]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync0[8]\, RAMADDR1GR_sync0[8], sdram, 1
instance = comp, \RAMADDR1GR_sync1[8]~feeder\, RAMADDR1GR_sync1[8]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync1[8]\, RAMADDR1GR_sync1[8], sdram, 1
instance = comp, \gray~2\, gray~2, sdram, 1
instance = comp, \RAMADDR1GR[5]\, RAMADDR1GR[5], sdram, 1
instance = comp, \RAMADDR1GR_sync0[5]~feeder\, RAMADDR1GR_sync0[5]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync0[5]\, RAMADDR1GR_sync0[5], sdram, 1
instance = comp, \RAMADDR1GR_sync1[5]\, RAMADDR1GR_sync1[5], sdram, 1
instance = comp, \gray~0\, gray~0, sdram, 1
instance = comp, \RAMADDR1GR[7]\, RAMADDR1GR[7], sdram, 1
instance = comp, \RAMADDR1GR_sync0[7]~feeder\, RAMADDR1GR_sync0[7]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync0[7]\, RAMADDR1GR_sync0[7], sdram, 1
instance = comp, \RAMADDR1GR_sync1[7]\, RAMADDR1GR_sync1[7], sdram, 1
instance = comp, \binary~2\, binary~2, sdram, 1
instance = comp, \RAMADDR1_bin[3]\, RAMADDR1_bin[3], sdram, 1
instance = comp, \binary~6\, binary~6, sdram, 1
instance = comp, \RAMADDR1_bin[4]\, RAMADDR1_bin[4], sdram, 1
instance = comp, \binary~7\, binary~7, sdram, 1
instance = comp, \RAMADDR1_bin[5]\, RAMADDR1_bin[5], sdram, 1
instance = comp, \Equal2~2\, Equal2~2, sdram, 1
instance = comp, \u1|Equal3~1\, u1|Equal3~1, sdram, 1
instance = comp, \u1|LessThan7~0\, u1|LessThan7~0, sdram, 1
instance = comp, \u1|ACTVID~0\, u1|ACTVID~0, sdram, 1
instance = comp, \u1|ACTVID~1\, u1|ACTVID~1, sdram, 1
instance = comp, \u1|ACTVID\, u1|ACTVID, sdram, 1
instance = comp, \gray~5\, gray~5, sdram, 1
instance = comp, \RAMADDR1GR[2]\, RAMADDR1GR[2], sdram, 1
instance = comp, \RAMADDR1GR_sync0[2]~feeder\, RAMADDR1GR_sync0[2]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync0[2]\, RAMADDR1GR_sync0[2], sdram, 1
instance = comp, \RAMADDR1GR_sync1[2]~feeder\, RAMADDR1GR_sync1[2]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync1[2]\, RAMADDR1GR_sync1[2], sdram, 1
instance = comp, \gray~6\, gray~6, sdram, 1
instance = comp, \RAMADDR1GR[1]\, RAMADDR1GR[1], sdram, 1
instance = comp, \RAMADDR1GR_sync0[1]~feeder\, RAMADDR1GR_sync0[1]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync0[1]\, RAMADDR1GR_sync0[1], sdram, 1
instance = comp, \RAMADDR1GR_sync1[1]\, RAMADDR1GR_sync1[1], sdram, 1
instance = comp, \binary~4\, binary~4, sdram, 1
instance = comp, \RAMADDR1_bin[1]\, RAMADDR1_bin[1], sdram, 1
instance = comp, \gray~7\, gray~7, sdram, 1
instance = comp, \RAMADDR1GR[0]\, RAMADDR1GR[0], sdram, 1
instance = comp, \RAMADDR1GR_sync0[0]~feeder\, RAMADDR1GR_sync0[0]~feeder, sdram, 1
instance = comp, \RAMADDR1GR_sync0[0]\, RAMADDR1GR_sync0[0], sdram, 1
instance = comp, \RAMADDR1GR_sync1[0]\, RAMADDR1GR_sync1[0], sdram, 1
instance = comp, \binary~3\, binary~3, sdram, 1
instance = comp, \RAMADDR1_bin[0]\, RAMADDR1_bin[0], sdram, 1
instance = comp, \binary~5\, binary~5, sdram, 1
instance = comp, \RAMADDR1_bin[2]\, RAMADDR1_bin[2], sdram, 1
instance = comp, \Equal2~1\, Equal2~1, sdram, 1
instance = comp, \binary~1\, binary~1, sdram, 1
instance = comp, \RAMADDR1_bin[7]\, RAMADDR1_bin[7], sdram, 1
instance = comp, \RAMADDR1_bin[8]\, RAMADDR1_bin[8], sdram, 1
instance = comp, \binary~0\, binary~0, sdram, 1
instance = comp, \RAMADDR1_bin[6]\, RAMADDR1_bin[6], sdram, 1
instance = comp, \Equal2~0\, Equal2~0, sdram, 1
instance = comp, \process_1~0\, process_1~0, sdram, 1
instance = comp, \RAMADDR2~0\, RAMADDR2~0, sdram, 1
instance = comp, \RAMADDR2~1\, RAMADDR2~1, sdram, 1
instance = comp, \RAMADDR2~11\, RAMADDR2~11, sdram, 1
instance = comp, \RAMADDR2[0]~12\, RAMADDR2[0]~12, sdram, 1
instance = comp, \RAMADDR2[0]\, RAMADDR2[0], sdram, 1
instance = comp, \Add11~5\, Add11~5, sdram, 1
instance = comp, \RAMADDR2[1]\, RAMADDR2[1], sdram, 1
instance = comp, \Add11~9\, Add11~9, sdram, 1
instance = comp, \RAMADDR2[2]\, RAMADDR2[2], sdram, 1
instance = comp, \Add11~13\, Add11~13, sdram, 1
instance = comp, \RAMADDR2[3]\, RAMADDR2[3], sdram, 1
instance = comp, \Add11~17\, Add11~17, sdram, 1
instance = comp, \RAMADDR2[4]\, RAMADDR2[4], sdram, 1
instance = comp, \Add11~21\, Add11~21, sdram, 1
instance = comp, \RAMADDR2[5]\, RAMADDR2[5], sdram, 1
instance = comp, \Add11~25\, Add11~25, sdram, 1
instance = comp, \RAMADDR2[6]\, RAMADDR2[6], sdram, 1
instance = comp, \Add11~29\, Add11~29, sdram, 1
instance = comp, \RAMADDR2[7]\, RAMADDR2[7], sdram, 1
instance = comp, \Add11~33\, Add11~33, sdram, 1
instance = comp, \RAMADDR2[8]\, RAMADDR2[8], sdram, 1
instance = comp, \RAMADDR2GR[8]\, RAMADDR2GR[8], sdram, 1
instance = comp, \RAMADDR2GR_sync0[8]\, RAMADDR2GR_sync0[8], sdram, 1
instance = comp, \RAMADDR2GR_sync1[8]~DUPLICATE\, RAMADDR2GR_sync1[8]~DUPLICATE, sdram, 1
instance = comp, \binary~9\, binary~9, sdram, 1
instance = comp, \RAMADDR2_bin[7]~DUPLICATE\, RAMADDR2_bin[7]~DUPLICATE, sdram, 1
instance = comp, \RAMADDR2_bin[8]\, RAMADDR2_bin[8], sdram, 1
instance = comp, \binary~8\, binary~8, sdram, 1
instance = comp, \RAMADDR2_bin[6]\, RAMADDR2_bin[6], sdram, 1
instance = comp, \RAMFULL_POINTER[8]~DUPLICATE\, RAMFULL_POINTER[8]~DUPLICATE, sdram, 1
instance = comp, \Equal0~0\, Equal0~0, sdram, 1
instance = comp, \VGAFLAG~0\, VGAFLAG~0, sdram, 1
instance = comp, \VGAFLAG[0]\, VGAFLAG[0], sdram, 1
instance = comp, \VGAFLAG[1]~feeder\, VGAFLAG[1]~feeder, sdram, 1
instance = comp, \VGAFLAG[1]\, VGAFLAG[1], sdram, 1
instance = comp, \VGAFLAG[2]\, VGAFLAG[2], sdram, 1
instance = comp, \VGABEGIN~0\, VGABEGIN~0, sdram, 1
instance = comp, \process_1~1\, process_1~1, sdram, 1
instance = comp, \NEXTFRAME[0]\, NEXTFRAME[0], sdram, 1
instance = comp, \NEXTFRAME[1]\, NEXTFRAME[1], sdram, 1
instance = comp, \NEXTFRAME[2]\, NEXTFRAME[2], sdram, 1
instance = comp, \BUFF_CTRL~0\, BUFF_CTRL~0, sdram, 1
instance = comp, \RAMADDR2_bin[7]\, RAMADDR2_bin[7], sdram, 1
instance = comp, \Add8~17\, Add8~17, sdram, 1
instance = comp, \Add8~21\, Add8~21, sdram, 1
instance = comp, \Add8~25\, Add8~25, sdram, 1
instance = comp, \Add8~29\, Add8~29, sdram, 1
instance = comp, \Add8~33\, Add8~33, sdram, 1
instance = comp, \Add8~1\, Add8~1, sdram, 1
instance = comp, \Add8~5\, Add8~5, sdram, 1
instance = comp, \Add8~9\, Add8~9, sdram, 1
instance = comp, \Add9~30\, Add9~30, sdram, 1
instance = comp, \Add9~26\, Add9~26, sdram, 1
instance = comp, \Add9~22\, Add9~22, sdram, 1
instance = comp, \Add9~18\, Add9~18, sdram, 1
instance = comp, \Add9~14\, Add9~14, sdram, 1
instance = comp, \Add9~10\, Add9~10, sdram, 1
instance = comp, \Add9~1\, Add9~1, sdram, 1
instance = comp, \Add7~21\, Add7~21, sdram, 1
instance = comp, \Add7~25\, Add7~25, sdram, 1
instance = comp, \Add7~29\, Add7~29, sdram, 1
instance = comp, \Add7~33\, Add7~33, sdram, 1
instance = comp, \Add7~37\, Add7~37, sdram, 1
instance = comp, \Add7~1\, Add7~1, sdram, 1
instance = comp, \Add7~5\, Add7~5, sdram, 1
instance = comp, \Add7~9\, Add7~9, sdram, 1
instance = comp, \Add7~13\, Add7~13, sdram, 1
instance = comp, \Add7~17\, Add7~17, sdram, 1
instance = comp, \LessThan5~0\, LessThan5~0, sdram, 1
instance = comp, \LessThan5~1\, LessThan5~1, sdram, 1
instance = comp, \RAMRESTART_POINTER[8]~0\, RAMRESTART_POINTER[8]~0, sdram, 1
instance = comp, \RAMRESTART_POINTER[7]\, RAMRESTART_POINTER[7], sdram, 1
instance = comp, \RAMADDR2_bin[6]~_wirecell\, RAMADDR2_bin[6]~_wirecell, sdram, 1
instance = comp, \RAMRESTART_POINTER[6]\, RAMRESTART_POINTER[6], sdram, 1
instance = comp, \Add8~13\, Add8~13, sdram, 1
instance = comp, \Add9~5\, Add9~5, sdram, 1
instance = comp, \RAMRESTART_POINTER[8]\, RAMRESTART_POINTER[8], sdram, 1
instance = comp, \Equal1~0\, Equal1~0, sdram, 1
instance = comp, \RAMRESTART_POINTER[5]\, RAMRESTART_POINTER[5], sdram, 1
instance = comp, \RAMRESTART_POINTER[1]\, RAMRESTART_POINTER[1], sdram, 1
instance = comp, \RAMRESTART_POINTER[2]\, RAMRESTART_POINTER[2], sdram, 1
instance = comp, \RAMRESTART_POINTER[0]\, RAMRESTART_POINTER[0], sdram, 1
instance = comp, \Equal1~1\, Equal1~1, sdram, 1
instance = comp, \RAMRESTART_POINTER[4]\, RAMRESTART_POINTER[4], sdram, 1
instance = comp, \RAMRESTART_POINTER[3]\, RAMRESTART_POINTER[3], sdram, 1
instance = comp, \Equal1~2\, Equal1~2, sdram, 1
instance = comp, \Equal1~3\, Equal1~3, sdram, 1
instance = comp, \BUFF_WAIT~0\, BUFF_WAIT~0, sdram, 1
instance = comp, \SDRAM_ADDR[24]~1\, SDRAM_ADDR[24]~1, sdram, 1
instance = comp, \SDRAM_ADDR[13]~DUPLICATE\, SDRAM_ADDR[13]~DUPLICATE, sdram, 1
instance = comp, \LessThan3~0\, LessThan3~0, sdram, 1
instance = comp, \SDRAM_ADDR[20]~DUPLICATE\, SDRAM_ADDR[20]~DUPLICATE, sdram, 1
instance = comp, \LessThan3~2\, LessThan3~2, sdram, 1
instance = comp, \SDRAM_ADDR[17]~DUPLICATE\, SDRAM_ADDR[17]~DUPLICATE, sdram, 1
instance = comp, \LessThan3~1\, LessThan3~1, sdram, 1
instance = comp, \LessThan3~3\, LessThan3~3, sdram, 1
instance = comp, \SDRAM_ADDR[24]~0\, SDRAM_ADDR[24]~0, sdram, 1
instance = comp, \SDRAM_ADDR[0]\, SDRAM_ADDR[0], sdram, 1
instance = comp, \Add6~65\, Add6~65, sdram, 1
instance = comp, \SDRAM_ADDR[1]\, SDRAM_ADDR[1], sdram, 1
instance = comp, \Add6~69\, Add6~69, sdram, 1
instance = comp, \SDRAM_ADDR[2]\, SDRAM_ADDR[2], sdram, 1
instance = comp, \Add6~73\, Add6~73, sdram, 1
instance = comp, \SDRAM_ADDR[3]\, SDRAM_ADDR[3], sdram, 1
instance = comp, \Add6~77\, Add6~77, sdram, 1
instance = comp, \SDRAM_ADDR[4]\, SDRAM_ADDR[4], sdram, 1
instance = comp, \Add6~81\, Add6~81, sdram, 1
instance = comp, \SDRAM_ADDR[5]\, SDRAM_ADDR[5], sdram, 1
instance = comp, \Add6~85\, Add6~85, sdram, 1
instance = comp, \SDRAM_ADDR[6]\, SDRAM_ADDR[6], sdram, 1
instance = comp, \Add6~89\, Add6~89, sdram, 1
instance = comp, \SDRAM_ADDR[7]\, SDRAM_ADDR[7], sdram, 1
instance = comp, \Add6~93\, Add6~93, sdram, 1
instance = comp, \SDRAM_ADDR[8]\, SDRAM_ADDR[8], sdram, 1
instance = comp, \Add6~97\, Add6~97, sdram, 1
instance = comp, \SDRAM_ADDR[9]\, SDRAM_ADDR[9], sdram, 1
instance = comp, \Add6~17\, Add6~17, sdram, 1
instance = comp, \SDRAM_ADDR[10]\, SDRAM_ADDR[10], sdram, 1
instance = comp, \Add6~25\, Add6~25, sdram, 1
instance = comp, \SDRAM_ADDR[11]\, SDRAM_ADDR[11], sdram, 1
instance = comp, \Add6~29\, Add6~29, sdram, 1
instance = comp, \SDRAM_ADDR[12]\, SDRAM_ADDR[12], sdram, 1
instance = comp, \Add6~33\, Add6~33, sdram, 1
instance = comp, \SDRAM_ADDR[13]\, SDRAM_ADDR[13], sdram, 1
instance = comp, \Add6~37\, Add6~37, sdram, 1
instance = comp, \SDRAM_ADDR[14]\, SDRAM_ADDR[14], sdram, 1
instance = comp, \Add6~41\, Add6~41, sdram, 1
instance = comp, \SDRAM_ADDR[15]\, SDRAM_ADDR[15], sdram, 1
instance = comp, \Add6~45\, Add6~45, sdram, 1
instance = comp, \SDRAM_ADDR[16]\, SDRAM_ADDR[16], sdram, 1
instance = comp, \Add6~49\, Add6~49, sdram, 1
instance = comp, \SDRAM_ADDR[17]\, SDRAM_ADDR[17], sdram, 1
instance = comp, \Add6~53\, Add6~53, sdram, 1
instance = comp, \SDRAM_ADDR[18]\, SDRAM_ADDR[18], sdram, 1
instance = comp, \Add6~57\, Add6~57, sdram, 1
instance = comp, \SDRAM_ADDR[19]\, SDRAM_ADDR[19], sdram, 1
instance = comp, \Add6~1\, Add6~1, sdram, 1
instance = comp, \SDRAM_ADDR[20]\, SDRAM_ADDR[20], sdram, 1
instance = comp, \Add6~5\, Add6~5, sdram, 1
instance = comp, \SDRAM_ADDR[21]\, SDRAM_ADDR[21], sdram, 1
instance = comp, \SDRAM_ADDR[22]\, SDRAM_ADDR[22], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[40]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[40], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[40]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[40], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[22]\, u0|new_sdram_controller_0|active_addr[22], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[23]~DUPLICATE\, u0|new_sdram_controller_0|active_addr[23]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[38]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[38], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[38]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[38], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[20]\, u0|new_sdram_controller_0|active_addr[20], sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~10\, u0|new_sdram_controller_0|pending~10, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[39]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[39], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[39]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[39]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[21]\, u0|new_sdram_controller_0|active_addr[21], sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[23]\, u0|new_sdram_controller_0|active_addr[23], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[39]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[39], sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~9\, u0|new_sdram_controller_0|pending~9, sdram, 1
instance = comp, \u0|new_sdram_controller_0|pending~0\, u0|new_sdram_controller_0|pending~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE, sdram, 1
instance = comp, \Add1~1\, Add1~1, sdram, 1
instance = comp, \Add1~5\, Add1~5, sdram, 1
instance = comp, \Add0~9\, Add0~9, sdram, 1
instance = comp, \Xpos[1]~1\, Xpos[1]~1, sdram, 1
instance = comp, \Xpos[0]\, Xpos[0], sdram, 1
instance = comp, \Add0~13\, Add0~13, sdram, 1
instance = comp, \Xpos[1]\, Xpos[1], sdram, 1
instance = comp, \Add0~17\, Add0~17, sdram, 1
instance = comp, \Xpos[2]\, Xpos[2], sdram, 1
instance = comp, \Add0~21\, Add0~21, sdram, 1
instance = comp, \Xpos[3]\, Xpos[3], sdram, 1
instance = comp, \Add0~25\, Add0~25, sdram, 1
instance = comp, \Xpos[4]\, Xpos[4], sdram, 1
instance = comp, \Add0~29\, Add0~29, sdram, 1
instance = comp, \Xpos[5]\, Xpos[5], sdram, 1
instance = comp, \Add0~33\, Add0~33, sdram, 1
instance = comp, \Xpos[6]\, Xpos[6], sdram, 1
instance = comp, \Add0~37\, Add0~37, sdram, 1
instance = comp, \Xpos[7]\, Xpos[7], sdram, 1
instance = comp, \LessThan0~1\, LessThan0~1, sdram, 1
instance = comp, \LessThan0~0\, LessThan0~0, sdram, 1
instance = comp, \Add0~1\, Add0~1, sdram, 1
instance = comp, \Add0~5\, Add0~5, sdram, 1
instance = comp, \Xpos[9]\, Xpos[9], sdram, 1
instance = comp, \Xpos[1]~0\, Xpos[1]~0, sdram, 1
instance = comp, \Xpos[8]\, Xpos[8], sdram, 1
instance = comp, \Xpos[8]~DUPLICATE\, Xpos[8]~DUPLICATE, sdram, 1
instance = comp, \LessThan0~2\, LessThan0~2, sdram, 1
instance = comp, \Ypos[2]~2\, Ypos[2]~2, sdram, 1
instance = comp, \Ypos[1]\, Ypos[1], sdram, 1
instance = comp, \Add1~25\, Add1~25, sdram, 1
instance = comp, \Ypos[2]\, Ypos[2], sdram, 1
instance = comp, \Add1~29\, Add1~29, sdram, 1
instance = comp, \Ypos[3]\, Ypos[3], sdram, 1
instance = comp, \Add1~33\, Add1~33, sdram, 1
instance = comp, \Ypos[4]\, Ypos[4], sdram, 1
instance = comp, \Add1~37\, Add1~37, sdram, 1
instance = comp, \Ypos[5]\, Ypos[5], sdram, 1
instance = comp, \Add1~9\, Add1~9, sdram, 1
instance = comp, \Ypos[6]\, Ypos[6], sdram, 1
instance = comp, \Add1~13\, Add1~13, sdram, 1
instance = comp, \Ypos[7]\, Ypos[7], sdram, 1
instance = comp, \Add1~17\, Add1~17, sdram, 1
instance = comp, \Ypos[8]\, Ypos[8], sdram, 1
instance = comp, \Add1~21\, Add1~21, sdram, 1
instance = comp, \Ypos[9]\, Ypos[9], sdram, 1
instance = comp, \Ypos[2]~0\, Ypos[2]~0, sdram, 1
instance = comp, \Ypos[2]~1\, Ypos[2]~1, sdram, 1
instance = comp, \Ypos[0]\, Ypos[0], sdram, 1
instance = comp, \Ypos[2]~DUPLICATE\, Ypos[2]~DUPLICATE, sdram, 1
instance = comp, \Add3~1\, Add3~1, sdram, 1
instance = comp, \Add3~5\, Add3~5, sdram, 1
instance = comp, \Ypos[4]~DUPLICATE\, Ypos[4]~DUPLICATE, sdram, 1
instance = comp, \Add3~9\, Add3~9, sdram, 1
instance = comp, \Add3~13\, Add3~13, sdram, 1
instance = comp, \Add3~17\, Add3~17, sdram, 1
instance = comp, \Add3~21\, Add3~21, sdram, 1
instance = comp, \Ypos[8]~DUPLICATE\, Ypos[8]~DUPLICATE, sdram, 1
instance = comp, \Add3~25\, Add3~25, sdram, 1
instance = comp, \Add3~29\, Add3~29, sdram, 1
instance = comp, \Add3~33\, Add3~33, sdram, 1
instance = comp, \Xpos[0]~DUPLICATE\, Xpos[0]~DUPLICATE, sdram, 1
instance = comp, \SW[0]~input\, SW[0]~input, sdram, 1
instance = comp, \Add2~1\, Add2~1, sdram, 1
instance = comp, \SW[1]~input\, SW[1]~input, sdram, 1
instance = comp, \Xpos[1]~DUPLICATE\, Xpos[1]~DUPLICATE, sdram, 1
instance = comp, \Add2~5\, Add2~5, sdram, 1
instance = comp, \SW[2]~input\, SW[2]~input, sdram, 1
instance = comp, \Xpos[2]~DUPLICATE\, Xpos[2]~DUPLICATE, sdram, 1
instance = comp, \Add2~9\, Add2~9, sdram, 1
instance = comp, \SW[3]~input\, SW[3]~input, sdram, 1
instance = comp, \Xpos[3]~DUPLICATE\, Xpos[3]~DUPLICATE, sdram, 1
instance = comp, \Add2~13\, Add2~13, sdram, 1
instance = comp, \SW[4]~input\, SW[4]~input, sdram, 1
instance = comp, \Xpos[4]~DUPLICATE\, Xpos[4]~DUPLICATE, sdram, 1
instance = comp, \Add2~17\, Add2~17, sdram, 1
instance = comp, \SW[5]~input\, SW[5]~input, sdram, 1
instance = comp, \Xpos[5]~DUPLICATE\, Xpos[5]~DUPLICATE, sdram, 1
instance = comp, \Add2~21\, Add2~21, sdram, 1
instance = comp, \Xpos[6]~DUPLICATE\, Xpos[6]~DUPLICATE, sdram, 1
instance = comp, \SW[6]~input\, SW[6]~input, sdram, 1
instance = comp, \Add2~25\, Add2~25, sdram, 1
instance = comp, \SW[7]~input\, SW[7]~input, sdram, 1
instance = comp, \Xpos[7]~DUPLICATE\, Xpos[7]~DUPLICATE, sdram, 1
instance = comp, \Add2~29\, Add2~29, sdram, 1
instance = comp, \SW[8]~input\, SW[8]~input, sdram, 1
instance = comp, \Add2~33\, Add2~33, sdram, 1
instance = comp, \SW[9]~input\, SW[9]~input, sdram, 1
instance = comp, \Add2~37\, Add2~37, sdram, 1
instance = comp, \Add2~41\, Add2~41, sdram, 1
instance = comp, \Add4~8\, Add4~8, sdram, 1
instance = comp, \LessThan2~4\, LessThan2~4, sdram, 1
instance = comp, \LessThan2~1\, LessThan2~1, sdram, 1
instance = comp, \LessThan2~0\, LessThan2~0, sdram, 1
instance = comp, \LessThan2~3\, LessThan2~3, sdram, 1
instance = comp, \LessThan2~2\, LessThan2~2, sdram, 1
instance = comp, \test~0\, test~0, sdram, 1
instance = comp, \SDRAM_WRITEDATA[0]\, SDRAM_WRITEDATA[0], sdram, 1
instance = comp, \SDRAM_WRITEDATA[0]~0\, SDRAM_WRITEDATA[0]~0, sdram, 1
instance = comp, \SDRAM_WRITEDATA[0]~DUPLICATE\, SDRAM_WRITEDATA[0]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[0]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_data[0]\, u0|new_sdram_controller_0|active_data[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[0]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[0]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector118~0\, u0|new_sdram_controller_0|Selector118~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[0]\, u0|new_sdram_controller_0|m_data[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe\, u0|new_sdram_controller_0|oe, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[1]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[1]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector117~0\, u0|new_sdram_controller_0|Selector117~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[1]\, u0|new_sdram_controller_0|m_data[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_1\, u0|new_sdram_controller_0|oe~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[2]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[2]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector116~0\, u0|new_sdram_controller_0|Selector116~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[2]\, u0|new_sdram_controller_0|m_data[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_2\, u0|new_sdram_controller_0|oe~_Duplicate_2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[3]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[3]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector115~0\, u0|new_sdram_controller_0|Selector115~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[3]\, u0|new_sdram_controller_0|m_data[3], sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_3\, u0|new_sdram_controller_0|oe~_Duplicate_3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[4]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[4]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector114~0\, u0|new_sdram_controller_0|Selector114~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[4]\, u0|new_sdram_controller_0|m_data[4], sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_4\, u0|new_sdram_controller_0|oe~_Duplicate_4, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[5]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[5]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector113~0\, u0|new_sdram_controller_0|Selector113~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[5]\, u0|new_sdram_controller_0|m_data[5], sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_5\, u0|new_sdram_controller_0|oe~_Duplicate_5, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[6]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[6]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector112~0\, u0|new_sdram_controller_0|Selector112~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[6]\, u0|new_sdram_controller_0|m_data[6], sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_6\, u0|new_sdram_controller_0|oe~_Duplicate_6, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[7]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[7]~_Duplicate_1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector111~0\, u0|new_sdram_controller_0|Selector111~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_data[7]\, u0|new_sdram_controller_0|m_data[7], sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_7\, u0|new_sdram_controller_0|oe~_Duplicate_7, sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_8\, u0|new_sdram_controller_0|oe~_Duplicate_8, sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_9\, u0|new_sdram_controller_0|oe~_Duplicate_9, sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_10\, u0|new_sdram_controller_0|oe~_Duplicate_10, sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_11\, u0|new_sdram_controller_0|oe~_Duplicate_11, sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_12\, u0|new_sdram_controller_0|oe~_Duplicate_12, sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_13\, u0|new_sdram_controller_0|oe~_Duplicate_13, sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_14\, u0|new_sdram_controller_0|oe~_Duplicate_14, sdram, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_15\, u0|new_sdram_controller_0|oe~_Duplicate_15, sdram, 1
instance = comp, \u1|LessThan0~1\, u1|LessThan0~1, sdram, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_data[0]\, u0|new_sdram_controller_0|za_data[0], sdram, 1
instance = comp, \RAMIN1[0]~feeder\, RAMIN1[0]~feeder, sdram, 1
instance = comp, \RAMIN1[0]\, RAMIN1[0], sdram, 1
instance = comp, \RAMADDR2~2\, RAMADDR2~2, sdram, 1
instance = comp, \RAMADDR2~3\, RAMADDR2~3, sdram, 1
instance = comp, \RAMADDR2~4\, RAMADDR2~4, sdram, 1
instance = comp, \RAMADDR2~5\, RAMADDR2~5, sdram, 1
instance = comp, \RAMADDR2~6\, RAMADDR2~6, sdram, 1
instance = comp, \RAMADDR2~7\, RAMADDR2~7, sdram, 1
instance = comp, \RAMADDR2~8\, RAMADDR2~8, sdram, 1
instance = comp, \RAMADDR2~9\, RAMADDR2~9, sdram, 1
instance = comp, \RAMADDR2~10\, RAMADDR2~10, sdram, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_data[1]\, u0|new_sdram_controller_0|za_data[1], sdram, 1
instance = comp, \RAMIN1[1]~feeder\, RAMIN1[1]~feeder, sdram, 1
instance = comp, \RAMIN1[1]\, RAMIN1[1], sdram, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_data[2]\, u0|new_sdram_controller_0|za_data[2], sdram, 1
instance = comp, \RAMIN1[2]~feeder\, RAMIN1[2]~feeder, sdram, 1
instance = comp, \RAMIN1[2]\, RAMIN1[2], sdram, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_data[3]\, u0|new_sdram_controller_0|za_data[3], sdram, 1
instance = comp, \RAMIN1[3]\, RAMIN1[3], sdram, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_data[4]\, u0|new_sdram_controller_0|za_data[4], sdram, 1
instance = comp, \RAMIN1[4]~feeder\, RAMIN1[4]~feeder, sdram, 1
instance = comp, \RAMIN1[4]\, RAMIN1[4], sdram, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_data[5]\, u0|new_sdram_controller_0|za_data[5], sdram, 1
instance = comp, \RAMIN1[5]~feeder\, RAMIN1[5]~feeder, sdram, 1
instance = comp, \RAMIN1[5]\, RAMIN1[5], sdram, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_data[6]\, u0|new_sdram_controller_0|za_data[6], sdram, 1
instance = comp, \RAMIN1[6]\, RAMIN1[6], sdram, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, sdram, 1
instance = comp, \u0|new_sdram_controller_0|za_data[7]\, u0|new_sdram_controller_0|za_data[7], sdram, 1
instance = comp, \RAMIN1[7]~feeder\, RAMIN1[7]~feeder, sdram, 1
instance = comp, \RAMIN1[7]\, RAMIN1[7], sdram, 1
instance = comp, \u3|ram_rtl_0|auto_generated|ram_block1a0\, u3|ram_rtl_0|auto_generated|ram_block1a0, sdram, 1
instance = comp, \GREEN[3]~0\, GREEN[3]~0, sdram, 1
instance = comp, \GREEN[0]\, GREEN[0], sdram, 1
instance = comp, \u1|B_OUT~0\, u1|B_OUT~0, sdram, 1
instance = comp, \u1|B_OUT[0]\, u1|B_OUT[0], sdram, 1
instance = comp, \GREEN[1]\, GREEN[1], sdram, 1
instance = comp, \u1|B_OUT~1\, u1|B_OUT~1, sdram, 1
instance = comp, \u1|B_OUT[1]\, u1|B_OUT[1], sdram, 1
instance = comp, \GREEN[2]\, GREEN[2], sdram, 1
instance = comp, \u1|B_OUT~2\, u1|B_OUT~2, sdram, 1
instance = comp, \u1|B_OUT[2]~feeder\, u1|B_OUT[2]~feeder, sdram, 1
instance = comp, \u1|B_OUT[2]\, u1|B_OUT[2], sdram, 1
instance = comp, \GREEN[3]\, GREEN[3], sdram, 1
instance = comp, \u1|B_OUT~3\, u1|B_OUT~3, sdram, 1
instance = comp, \u1|B_OUT[3]~feeder\, u1|B_OUT[3]~feeder, sdram, 1
instance = comp, \u1|B_OUT[3]\, u1|B_OUT[3], sdram, 1
instance = comp, \GREEN[4]\, GREEN[4], sdram, 1
instance = comp, \u1|B_OUT~4\, u1|B_OUT~4, sdram, 1
instance = comp, \u1|B_OUT[4]\, u1|B_OUT[4], sdram, 1
instance = comp, \GREEN[5]\, GREEN[5], sdram, 1
instance = comp, \u1|B_OUT~5\, u1|B_OUT~5, sdram, 1
instance = comp, \u1|B_OUT[5]\, u1|B_OUT[5], sdram, 1
instance = comp, \GREEN[6]\, GREEN[6], sdram, 1
instance = comp, \u1|B_OUT~6\, u1|B_OUT~6, sdram, 1
instance = comp, \u1|B_OUT[6]~feeder\, u1|B_OUT[6]~feeder, sdram, 1
instance = comp, \u1|B_OUT[6]\, u1|B_OUT[6], sdram, 1
instance = comp, \BLUE[7]\, BLUE[7], sdram, 1
instance = comp, \u1|B_OUT~7\, u1|B_OUT~7, sdram, 1
instance = comp, \u1|B_OUT[7]~feeder\, u1|B_OUT[7]~feeder, sdram, 1
instance = comp, \u1|B_OUT[7]\, u1|B_OUT[7], sdram, 1
instance = comp, \u1|G_OUT[0]~feeder\, u1|G_OUT[0]~feeder, sdram, 1
instance = comp, \u1|G_OUT[0]\, u1|G_OUT[0], sdram, 1
instance = comp, \u1|G_OUT[1]~feeder\, u1|G_OUT[1]~feeder, sdram, 1
instance = comp, \u1|G_OUT[1]\, u1|G_OUT[1], sdram, 1
instance = comp, \u1|G_OUT[2]\, u1|G_OUT[2], sdram, 1
instance = comp, \u1|G_OUT[3]~feeder\, u1|G_OUT[3]~feeder, sdram, 1
instance = comp, \u1|G_OUT[3]\, u1|G_OUT[3], sdram, 1
instance = comp, \u1|G_OUT[4]\, u1|G_OUT[4], sdram, 1
instance = comp, \u1|G_OUT[5]\, u1|G_OUT[5], sdram, 1
instance = comp, \u1|G_OUT[6]~feeder\, u1|G_OUT[6]~feeder, sdram, 1
instance = comp, \u1|G_OUT[6]\, u1|G_OUT[6], sdram, 1
instance = comp, \u1|G_OUT[7]~feeder\, u1|G_OUT[7]~feeder, sdram, 1
instance = comp, \u1|G_OUT[7]\, u1|G_OUT[7], sdram, 1
instance = comp, \u1|R_OUT[0]~feeder\, u1|R_OUT[0]~feeder, sdram, 1
instance = comp, \u1|R_OUT[0]\, u1|R_OUT[0], sdram, 1
instance = comp, \u1|R_OUT[1]\, u1|R_OUT[1], sdram, 1
instance = comp, \u1|R_OUT[2]~feeder\, u1|R_OUT[2]~feeder, sdram, 1
instance = comp, \u1|R_OUT[2]\, u1|R_OUT[2], sdram, 1
instance = comp, \u1|R_OUT[3]~feeder\, u1|R_OUT[3]~feeder, sdram, 1
instance = comp, \u1|R_OUT[3]\, u1|R_OUT[3], sdram, 1
instance = comp, \u1|R_OUT[4]\, u1|R_OUT[4], sdram, 1
instance = comp, \u1|R_OUT[5]\, u1|R_OUT[5], sdram, 1
instance = comp, \u1|R_OUT[6]~feeder\, u1|R_OUT[6]~feeder, sdram, 1
instance = comp, \u1|R_OUT[6]\, u1|R_OUT[6], sdram, 1
instance = comp, \u1|R_OUT[7]~feeder\, u1|R_OUT[7]~feeder, sdram, 1
instance = comp, \u1|R_OUT[7]\, u1|R_OUT[7], sdram, 1
instance = comp, \u1|process_0~0\, u1|process_0~0, sdram, 1
instance = comp, \u1|VGAHS\, u1|VGAHS, sdram, 1
instance = comp, \u1|Ypos[2]~DUPLICATE\, u1|Ypos[2]~DUPLICATE, sdram, 1
instance = comp, \u1|process_0~1\, u1|process_0~1, sdram, 1
instance = comp, \u1|VGAVS\, u1|VGAVS, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[18]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[18], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[18]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[18], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[0]\, u0|new_sdram_controller_0|active_addr[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_addr[12]\, u0|new_sdram_controller_0|i_addr[12], sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[6]~1\, u0|new_sdram_controller_0|m_addr[6]~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector100~0\, u0|new_sdram_controller_0|Selector100~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[6]~2\, u0|new_sdram_controller_0|m_addr[6]~2, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[0]\, u0|new_sdram_controller_0|m_addr[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[19]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[19], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[1]\, u0|new_sdram_controller_0|active_addr[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector99~0\, u0|new_sdram_controller_0|Selector99~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[1]\, u0|new_sdram_controller_0|m_addr[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[20]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[20], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[20]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[20], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[2]\, u0|new_sdram_controller_0|active_addr[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[13]\, u0|new_sdram_controller_0|active_addr[13], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector98~0\, u0|new_sdram_controller_0|Selector98~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[2]\, u0|new_sdram_controller_0|m_addr[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[21]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[21], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[21]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[21], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[3]\, u0|new_sdram_controller_0|active_addr[3], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector97~0\, u0|new_sdram_controller_0|Selector97~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[3]\, u0|new_sdram_controller_0|m_addr[3], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[22]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[22]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[22]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[22], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[22]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[22], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[4]\, u0|new_sdram_controller_0|active_addr[4], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector96~0\, u0|new_sdram_controller_0|Selector96~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector96~1\, u0|new_sdram_controller_0|Selector96~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[4]\, u0|new_sdram_controller_0|m_addr[4], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[5]\, u0|new_sdram_controller_0|active_addr[5], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector95~0\, u0|new_sdram_controller_0|Selector95~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[5]\, u0|new_sdram_controller_0|m_addr[5], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[24]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[24], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[24]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[24], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[6]\, u0|new_sdram_controller_0|active_addr[6], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector94~0\, u0|new_sdram_controller_0|Selector94~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[6]\, u0|new_sdram_controller_0|m_addr[6], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[25]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[25], sdram, 1
instance = comp, \SDRAM_ADDR[7]~DUPLICATE\, SDRAM_ADDR[7]~DUPLICATE, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[7]\, u0|new_sdram_controller_0|active_addr[7], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector93~0\, u0|new_sdram_controller_0|Selector93~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[7]\, u0|new_sdram_controller_0|m_addr[7], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[26]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[26], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[26]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[26]~feeder, sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[26]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[26], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[8]\, u0|new_sdram_controller_0|active_addr[8], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector92~0\, u0|new_sdram_controller_0|Selector92~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[8]\, u0|new_sdram_controller_0|m_addr[8], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[27]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[27], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[27]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[27], sdram, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11, sdram, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[9]\, u0|new_sdram_controller_0|active_addr[9], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector91~0\, u0|new_sdram_controller_0|Selector91~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[9]\, u0|new_sdram_controller_0|m_addr[9], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector90~0\, u0|new_sdram_controller_0|Selector90~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[10]\, u0|new_sdram_controller_0|m_addr[10], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector89~0\, u0|new_sdram_controller_0|Selector89~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[11]\, u0|new_sdram_controller_0|m_addr[11], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector88~0\, u0|new_sdram_controller_0|Selector88~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[12]\, u0|new_sdram_controller_0|m_addr[12], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector102~0\, u0|new_sdram_controller_0|Selector102~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|WideOr16~0\, u0|new_sdram_controller_0|WideOr16~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_bank[0]\, u0|new_sdram_controller_0|m_bank[0], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector101~0\, u0|new_sdram_controller_0|Selector101~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_bank[1]\, u0|new_sdram_controller_0|m_bank[1], sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[1]\, u0|new_sdram_controller_0|m_cmd[1], sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector0~0\, u0|new_sdram_controller_0|Selector0~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[3]\, u0|new_sdram_controller_0|i_cmd[3], sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector20~0\, u0|new_sdram_controller_0|Selector20~0, sdram, 1
instance = comp, \u0|new_sdram_controller_0|Selector20~1\, u0|new_sdram_controller_0|Selector20~1, sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[3]\, u0|new_sdram_controller_0|m_cmd[3], sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[2]\, u0|new_sdram_controller_0|m_cmd[2], sdram, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[0]\, u0|new_sdram_controller_0|m_cmd[0], sdram, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, sdram, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, sdram, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, sdram, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, sdram, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, sdram, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, sdram, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, sdram, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, sdram, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, sdram, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, sdram, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, sdram, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, sdram, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, sdram, 1
