// Seed: 1881007514
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wand id_2,
    input wire id_3
);
  assign id_5 = 1 == 1'h0;
  wire id_6;
  wire id_7 = id_6;
  id_8(
      id_2, 1'b0 - 1, 1'h0
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output logic id_3,
    input wire id_4,
    output uwire id_5,
    output supply0 id_6,
    input wor id_7,
    input wire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    input supply0 id_15,
    input uwire id_16,
    output tri id_17
);
  always #1 begin
    id_17 = id_15;
    id_6  = 1;
    $display(1, id_12);
    id_17 = 1;
  end
  module_0(
      id_4, id_16, id_4, id_2
  );
  wire id_19;
  always @(id_1 == id_2 or id_10 or posedge 1 or posedge 1) id_3 <= "";
endmodule
