Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Labs/CSM152A-Project4/Lab4/playerController_tb_isim_beh.exe -prj /home/ise/Labs/CSM152A-Project4/Lab4/playerController_tb_beh.prj playerController_tb work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Labs/CSM152A-Project4/Lab4/playerController.v" into library work
Analyzing Verilog file "/home/ise/Labs/CSM152A-Project4/Lab4/clockPulser.v" into library work
Analyzing Verilog file "/home/ise/Labs/CSM152A-Project4/Lab4/playerController_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/ise/Labs/CSM152A-Project4/Lab4/playerController_tb.v" Line 77: Target <pulse_stepCycle> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/home/ise/Labs/CSM152A-Project4/Lab4/playerController_tb.v" Line 77: Size mismatch in connection of port <maxValue>. Formal port size is 28-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 94932 KB
Fuse CPU Usage: 1090 ms
Compiling module playerController
Compiling module clockPulser
Compiling module playerController_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/ise/Labs/CSM152A-Project4/Lab4/playerController_tb_isim_beh.exe
Fuse Memory Usage: 98048 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 360 ms
