Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 14 13:54:04 2017
| Host         : Vladimir2506 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              10 |            2 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------+------------------+------------------+----------------+
|     Clock Signal    |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------------------+------------------+------------------+----------------+
|  wCLKDisp_IBUF_BUFG |                            |                  |                1 |              2 |
|  Mins/CLK           | Hrs/rNumber1[3]_i_1__0_n_0 | wReset_IBUF      |                1 |              4 |
|  Mins/wCLKActual    | Mins/rNumber1[3]_i_1_n_0   | wReset_IBUF      |                1 |              4 |
|  Mins/CLK           |                            | wReset_IBUF      |                1 |              5 |
|  Mins/wCLKActual    |                            | wReset_IBUF      |                1 |              5 |
|  wCLKDisp_IBUF_BUFG |                            | LEDS/clear       |                5 |             19 |
+---------------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 5      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


