Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar  1 17:03:26 2020
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.4 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:436.122) from (Rev. 169) to (Rev. 170)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Feb 29 21:41:00 2020
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.4 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:436.122 (Rev. 169)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Feb 29 17:39:24 2020
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.4 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:436.122) from (Rev. 168) to (Rev. 169)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 24 03:04:51 2020
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.4 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:436.122) from (Rev. 167) to (Rev. 168)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Feb 23 23:49:27 2020
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.4 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:436.122) from (Rev. 166) to (Rev. 167)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb 18 00:13:34 2020
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.4 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:436.122) from (Rev. 165) to (Rev. 166)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 10 15:11:56 2020
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:436.122) from (Rev. 163) to (Rev. 165)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'CNNA_BD_cnn_0_0'.


-Upgrade has added interface 'S_AXIS_CTRL' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'CNNA_BD_cnn_0_0'. These changes may impact your design.


-Upgrade has added port 'S_AXIS_CTRL_TDATA'

-Upgrade has added port 'S_AXIS_CTRL_TKEEP'

-Upgrade has added port 'S_AXIS_CTRL_TLAST'

-Upgrade has added port 'S_AXIS_CTRL_TREADY'

-Upgrade has added port 'S_AXIS_CTRL_TVALID'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 10 09:43:00 2020
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 from xilinx.com:hls:cnn:3.122 (Rev. 161) to xilinx.com:hls:cnn:436.122 (Rev. 163)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 10 07:16:46 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 161)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 10 03:51:05 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 161)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec  9 12:57:57 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 161)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec  9 04:30:16 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122) from (Rev. 159) to (Rev. 161)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  8 20:26:12 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122) from (Rev. 158) to (Rev. 159)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov 29 11:49:33 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 158)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 28 23:07:22 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 158)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 26 09:18:06 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 158)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 25 22:06:44 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 158)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 25 12:45:47 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122) from (Rev. 157) to (Rev. 158)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 25 08:33:55 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 157)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Nov 24 22:40:30 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122 (Rev. 157)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov 22 20:19:13 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122) from (Rev. 156) to (Rev. 157)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov 22 07:43:33 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.122) from (Rev. 151) to (Rev. 156)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 21 19:29:49 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 from xilinx.com:hls:cnn:3.102 (Rev. 122) to xilinx.com:hls:cnn:3.122 (Rev. 151)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov  7 09:51:47 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.102 (Rev. 122)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov  4 20:13:57 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the conversion of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.102 (Rev. 122)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Nov  3 14:36:02 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.102) from (Rev. 121) to (Rev. 122)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 13:50:50 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.102) from (Rev. 119) to (Rev. 121)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 10:00:05 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'CNNA_BD_cnn_0_0'

1. Summary
----------

SUCCESS in the upgrade of CNNA_BD_cnn_0_0 (xilinx.com:hls:cnn:3.102) from (Rev. 105) to (Rev. 119)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct 24 22:28:10 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct 24 22:28:10 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cnn_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_cnn_0_4 from xilinx.com:hls:cnn:1.0 (Rev. 1910011228) to xilinx.com:hls:cnn:3.102 (Rev. 105)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_cnn_0_4'. These changes may impact your design.


-Upgraded port 'M_AXIS_DATA_TDATA' width 128 differs from original width 64

-Upgraded port 'M_AXIS_DATA_TKEEP' width 16 differs from original width 8

-Upgraded port 'S_AXIS_DATA_TDATA' width 128 differs from original width 64

-Upgraded port 'S_AXIS_DATA_TKEEP' width 16 differs from original width 8

-Upgraded port 's_axi_slv0_ARADDR' width 8 differs from original width 7

-Upgraded port 's_axi_slv0_AWADDR' width 8 differs from original width 7


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '7' on parameter 'Address width' due to the following failure - 
Validation failed for parameter 'Address width(C_S_AXI_SLV0_ADDR_WIDTH)' for BD Cell 'design_1_cnn_0_4'. Value '7' is out of the range (8,32)
. Restoring to an old valid value of '8'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:cnn:3.102 -user_name design_1_cnn_0_4
set_property -dict "\
  CONFIG.C_S_AXI_SLV0_ADDR_WIDTH {7} \
  CONFIG.Component_Name {design_1_cnn_0_4} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {1} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {1} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {} \
  CONFIG.M_AXIS_DATA.PHASE {0.000} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {8} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {1} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {1} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_DATA.PHASE {0.000} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {8} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.ADDR_WIDTH {7} \
  CONFIG.S_AXI_SLV0.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.BUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXI_SLV0.DATA_WIDTH {32} \
  CONFIG.S_AXI_SLV0.FREQ_HZ {100000000} \
  CONFIG.S_AXI_SLV0.HAS_BRESP {1} \
  CONFIG.S_AXI_SLV0.HAS_BURST {0} \
  CONFIG.S_AXI_SLV0.HAS_CACHE {0} \
  CONFIG.S_AXI_SLV0.HAS_LOCK {0} \
  CONFIG.S_AXI_SLV0.HAS_PROT {0} \
  CONFIG.S_AXI_SLV0.HAS_QOS {0} \
  CONFIG.S_AXI_SLV0.HAS_REGION {0} \
  CONFIG.S_AXI_SLV0.HAS_RRESP {1} \
  CONFIG.S_AXI_SLV0.HAS_WSTRB {1} \
  CONFIG.S_AXI_SLV0.ID_WIDTH {0} \
  CONFIG.S_AXI_SLV0.INSERT_VIP {0} \
  CONFIG.S_AXI_SLV0.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_SLV0.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI_SLV0.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_SLV0.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI_SLV0.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_SLV0.PHASE {0.000} \
  CONFIG.S_AXI_SLV0.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_SLV0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_SLV0.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_SLV0.RUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_SLV0.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_SLV0.WUSER_WIDTH {0} \
  CONFIG.aclk.ASSOCIATED_BUSIF {M_AXIS_DATA:S_AXIS_DATA:S_AXI_SLV0} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.aclk.FREQ_HZ {100000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} " [get_ips design_1_cnn_0_4]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct 24 22:28:10 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_smc_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_smc_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_smc_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_smc_0'. These changes may impact your design.








Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 23 12:39:28 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cnn_0_4'

1. Summary
----------

SUCCESS in the upgrade of design_1_cnn_0_4 (xilinx.com:hls:cnn:3.96) from (Rev. 98) to (Rev. 99)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 23 10:28:53 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 23 10:28:53 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cnn_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_cnn_0_4 from xilinx.com:hls:cnn:1.0 (Rev. 1910011228) to xilinx.com:hls:cnn:3.96 (Rev. 98)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_cnn_0_4'. These changes may impact your design.


-Upgraded port 'M_AXIS_DATA_TDATA' width 128 differs from original width 64

-Upgraded port 'M_AXIS_DATA_TKEEP' width 16 differs from original width 8

-Upgraded port 'S_AXIS_DATA_TDATA' width 128 differs from original width 64

-Upgraded port 'S_AXIS_DATA_TKEEP' width 16 differs from original width 8

-Upgraded port 's_axi_slv0_ARADDR' width 8 differs from original width 7

-Upgraded port 's_axi_slv0_AWADDR' width 8 differs from original width 7


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '7' on parameter 'Address width' due to the following failure - 
Validation failed for parameter 'Address width(C_S_AXI_SLV0_ADDR_WIDTH)' for BD Cell 'design_1_cnn_0_4'. Value '7' is out of the range (8,32)
. Restoring to an old valid value of '8'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:cnn:3.96 -user_name design_1_cnn_0_4
set_property -dict "\
  CONFIG.C_S_AXI_SLV0_ADDR_WIDTH {7} \
  CONFIG.Component_Name {design_1_cnn_0_4} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {1} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {1} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {} \
  CONFIG.M_AXIS_DATA.PHASE {0.000} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {8} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {1} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {1} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_DATA.PHASE {0.000} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {8} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.ADDR_WIDTH {7} \
  CONFIG.S_AXI_SLV0.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.BUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXI_SLV0.DATA_WIDTH {32} \
  CONFIG.S_AXI_SLV0.FREQ_HZ {100000000} \
  CONFIG.S_AXI_SLV0.HAS_BRESP {1} \
  CONFIG.S_AXI_SLV0.HAS_BURST {0} \
  CONFIG.S_AXI_SLV0.HAS_CACHE {0} \
  CONFIG.S_AXI_SLV0.HAS_LOCK {0} \
  CONFIG.S_AXI_SLV0.HAS_PROT {0} \
  CONFIG.S_AXI_SLV0.HAS_QOS {0} \
  CONFIG.S_AXI_SLV0.HAS_REGION {0} \
  CONFIG.S_AXI_SLV0.HAS_RRESP {1} \
  CONFIG.S_AXI_SLV0.HAS_WSTRB {1} \
  CONFIG.S_AXI_SLV0.ID_WIDTH {0} \
  CONFIG.S_AXI_SLV0.INSERT_VIP {0} \
  CONFIG.S_AXI_SLV0.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_SLV0.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI_SLV0.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_SLV0.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI_SLV0.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_SLV0.PHASE {0.000} \
  CONFIG.S_AXI_SLV0.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_SLV0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_SLV0.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_SLV0.RUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_SLV0.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_SLV0.WUSER_WIDTH {0} \
  CONFIG.aclk.ASSOCIATED_BUSIF {M_AXIS_DATA:S_AXIS_DATA:S_AXI_SLV0} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.aclk.FREQ_HZ {100000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} " [get_ips design_1_cnn_0_4]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 23 10:28:52 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_smc_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_smc_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_smc_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_smc_0'. These changes may impact your design.








Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Oct 22 06:14:48 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Oct 22 06:14:48 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cnn_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_cnn_0_4 from xilinx.com:hls:cnn:1.0 (Rev. 1910011228) to xilinx.com:hls:cnn:3.61 (Rev. 95)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_cnn_0_4'. These changes may impact your design.


-Upgraded port 'M_AXIS_DATA_TDATA' width 128 differs from original width 64

-Upgraded port 'M_AXIS_DATA_TKEEP' width 16 differs from original width 8

-Upgraded port 'S_AXIS_DATA_TDATA' width 128 differs from original width 64

-Upgraded port 'S_AXIS_DATA_TKEEP' width 16 differs from original width 8

-Upgraded port 's_axi_slv0_ARADDR' width 8 differs from original width 7

-Upgraded port 's_axi_slv0_AWADDR' width 8 differs from original width 7


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '7' on parameter 'Address width' due to the following failure - 
Validation failed for parameter 'Address width(C_S_AXI_SLV0_ADDR_WIDTH)' for BD Cell 'design_1_cnn_0_4'. Value '7' is out of the range (8,32)
. Restoring to an old valid value of '8'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:cnn:3.61 -user_name design_1_cnn_0_4
set_property -dict "\
  CONFIG.C_S_AXI_SLV0_ADDR_WIDTH {7} \
  CONFIG.Component_Name {design_1_cnn_0_4} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {1} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {1} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {} \
  CONFIG.M_AXIS_DATA.PHASE {0.000} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {8} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {1} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {1} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_DATA.PHASE {0.000} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {8} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.ADDR_WIDTH {7} \
  CONFIG.S_AXI_SLV0.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.BUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXI_SLV0.DATA_WIDTH {32} \
  CONFIG.S_AXI_SLV0.FREQ_HZ {100000000} \
  CONFIG.S_AXI_SLV0.HAS_BRESP {1} \
  CONFIG.S_AXI_SLV0.HAS_BURST {0} \
  CONFIG.S_AXI_SLV0.HAS_CACHE {0} \
  CONFIG.S_AXI_SLV0.HAS_LOCK {0} \
  CONFIG.S_AXI_SLV0.HAS_PROT {0} \
  CONFIG.S_AXI_SLV0.HAS_QOS {0} \
  CONFIG.S_AXI_SLV0.HAS_REGION {0} \
  CONFIG.S_AXI_SLV0.HAS_RRESP {1} \
  CONFIG.S_AXI_SLV0.HAS_WSTRB {1} \
  CONFIG.S_AXI_SLV0.ID_WIDTH {0} \
  CONFIG.S_AXI_SLV0.INSERT_VIP {0} \
  CONFIG.S_AXI_SLV0.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_SLV0.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI_SLV0.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_SLV0.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI_SLV0.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_SLV0.PHASE {0.000} \
  CONFIG.S_AXI_SLV0.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_SLV0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_SLV0.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_SLV0.RUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_SLV0.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_SLV0.WUSER_WIDTH {0} \
  CONFIG.aclk.ASSOCIATED_BUSIF {M_AXIS_DATA:S_AXIS_DATA:S_AXI_SLV0} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.aclk.FREQ_HZ {100000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} " [get_ips design_1_cnn_0_4]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Oct 22 06:14:48 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_smc_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_smc_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_smc_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_smc_0'. These changes may impact your design.








Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 21 14:31:06 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cnn_0_4'

1. Summary
----------

SUCCESS in the upgrade of design_1_cnn_0_4 (xilinx.com:hls:cnn:3.61) from (Rev. 91) to (Rev. 93)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 21 11:04:08 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cnn_0_4'

1. Summary
----------

SUCCESS in the upgrade of design_1_cnn_0_4 from xilinx.com:hls:cnn:1.5 (Rev. 1910091416) to xilinx.com:hls:cnn:3.61 (Rev. 91)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct  9 14:37:17 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct  9 14:37:17 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cnn_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_cnn_0_4 from xilinx.com:hls:cnn:1.0 (Rev. 1910011228) to xilinx.com:hls:cnn:1.5 (Rev. 1910091416)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_cnn_0_4'. These changes may impact your design.


-Upgraded port 'M_AXIS_DATA_TDATA' width 128 differs from original width 64

-Upgraded port 'M_AXIS_DATA_TKEEP' width 16 differs from original width 8

-Upgraded port 'S_AXIS_DATA_TDATA' width 128 differs from original width 64

-Upgraded port 'S_AXIS_DATA_TKEEP' width 16 differs from original width 8

-Upgraded port 's_axi_slv0_ARADDR' width 8 differs from original width 7

-Upgraded port 's_axi_slv0_AWADDR' width 8 differs from original width 7


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '7' on parameter 'Address width' due to the following failure - 
Validation failed for parameter 'Address width(C_S_AXI_SLV0_ADDR_WIDTH)' for BD Cell 'design_1_cnn_0_4'. Value '7' is out of the range (8,32)
. Restoring to an old valid value of '8'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:cnn:1.5 -user_name design_1_cnn_0_4
set_property -dict "\
  CONFIG.C_S_AXI_SLV0_ADDR_WIDTH {7} \
  CONFIG.Component_Name {design_1_cnn_0_4} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {1} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {1} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {} \
  CONFIG.M_AXIS_DATA.PHASE {0.000} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {8} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {1} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {1} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_DATA.PHASE {0.000} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {8} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.ADDR_WIDTH {7} \
  CONFIG.S_AXI_SLV0.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.BUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXI_SLV0.DATA_WIDTH {32} \
  CONFIG.S_AXI_SLV0.FREQ_HZ {100000000} \
  CONFIG.S_AXI_SLV0.HAS_BRESP {1} \
  CONFIG.S_AXI_SLV0.HAS_BURST {0} \
  CONFIG.S_AXI_SLV0.HAS_CACHE {0} \
  CONFIG.S_AXI_SLV0.HAS_LOCK {0} \
  CONFIG.S_AXI_SLV0.HAS_PROT {0} \
  CONFIG.S_AXI_SLV0.HAS_QOS {0} \
  CONFIG.S_AXI_SLV0.HAS_REGION {0} \
  CONFIG.S_AXI_SLV0.HAS_RRESP {1} \
  CONFIG.S_AXI_SLV0.HAS_WSTRB {1} \
  CONFIG.S_AXI_SLV0.ID_WIDTH {0} \
  CONFIG.S_AXI_SLV0.INSERT_VIP {0} \
  CONFIG.S_AXI_SLV0.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_SLV0.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI_SLV0.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_SLV0.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI_SLV0.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_SLV0.PHASE {0.000} \
  CONFIG.S_AXI_SLV0.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_SLV0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_SLV0.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_SLV0.RUSER_WIDTH {0} \
  CONFIG.S_AXI_SLV0.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_SLV0.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_SLV0.WUSER_WIDTH {0} \
  CONFIG.aclk.ASSOCIATED_BUSIF {M_AXIS_DATA:S_AXIS_DATA:S_AXI_SLV0} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.aclk.FREQ_HZ {100000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} " [get_ips design_1_cnn_0_4]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct  9 14:37:17 2019
| Host         : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_smc_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_smc_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_smc_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_smc_0'. These changes may impact your design.



