D:/Xilinx91i/verilog/src/glbl.v
C:/Users/Parkash Rajwani/Documents/vlsiproject/vlsiproject/aludec/aludec.v
C:/Users/Parkash Rajwani/Documents/vlsiproject/vlsiproject/outputlogic/outputlogic.v
C:/Users/Parkash Rajwani/Documents/vlsiproject/vlsiproject/statelogic/statelogic.v
C:/Users/Parkash Rajwani/Documents/vlsiproject/vlsiproject/ccontroller/controller.v
C:/Users/Parkash Rajwani/Documents/vlsiproject/vlsiproject/ccontroller/check.v
