# ##############################################################################
# Target Board:  ROACH v2.0
# Family:	     virtex6
# Device:	     xc6vsx475t
# Package:	     ff1759
# Speed Grade:	 -1
# Processor:     None
# System clock frequency: 100.000000 MHz
# ##############################################################################

 PARAMETER VERSION = 2.1.0


# Clock Ports
 PORT sys_clk_n = sys_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_clk_p = sys_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 #PORT aux_clk_n = aux_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 #PORT aux_clk_p = aux_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT aux_clk_n  = aux_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 160000000
PORT aux_clk_p  = aux_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 160000000
# PORT aux_synci_n = aux_synci_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synci_p = aux_synci_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synco_n = aux_synco_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synco_p = aux_synco_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# EPB Ports
 PORT epb_clk_in = epb_clk_in, DIR = I
 PORT epb_data = epb_data, DIR = IO, VEC = [0:31]
 PORT epb_addr = epb_addr, DIR = I, VEC = [5:29]
 PORT epb_cs_n = epb_cs_n, DIR = I
 PORT epb_be_n = epb_be_n, DIR = I, VEC = [0:3]
 PORT epb_r_w_n = epb_r_w_n, DIR = I
 PORT epb_oe_n = epb_oe_n, DIR = I
 PORT epb_doe_n = epb_doe_n, DIR = O
 PORT epb_rdy = epb_rdy, DIR = O
 PORT ppc_irq_n = ppc_irq_n, DIR = O

BEGIN opb_adccontroller
 PARAMETER INSTANCE     = opb_adccontroller_0
 PARAMETER HW_VER       = 1.00.a
 PARAMETER C_BASEADDR   = 0x00020000
 PARAMETER C_HIGHADDR   = 0x0002ffff
 PARAMETER AUTOCONFIG_0 = 1
 PARAMETER AUTOCONFIG_1 = 1
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT adc0_adc3wire_clk = adc0_adc3wire_clk
 PORT adc0_adc3wire_data = adc0_adc3wire_data
 PORT adc0_adc3wire_strobe = adc0_adc3wire_strobe
 PORT adc0_modepin = adc0_modepin
 PORT adc0_ddrb = adc0_ddrb
 PORT adc0_mmcm_reset = adc0_mmcm_reset
 PORT adc0_psclk = adc0_psclk
 PORT adc0_psen = adc0_psen
 PORT adc0_psincdec = adc0_psincdec
 PORT adc0_psdone = adc0_psdone
 PORT adc0_clk = adc0_clk
END

PORT adc0_adc3wire_clk = adc0_adc3wire_clk, DIR = O
PORT adc0_adc3wire_data = adc0_adc3wire_data, DIR = O
PORT adc0_adc3wire_strobe = adc0_adc3wire_strobe, DIR = O
PORT adc0_modepin = adc0_modepin, DIR = O








BEGIN roach_infrastructure
 PARAMETER INSTANCE = infrastructure_inst
 PARAMETER HW_VER = 1.00.a
  PARAMETER CLK_FREQ     = 160
  PARAMETER CLK_HIGH_LOW = low
  PARAMETER MULTIPLY     = 8
  PARAMETER DIVIDE       = 5
  PARAMETER DIVCLK       = 1
 #PARAMETER CLK_FREQ = 100
 PORT sys_clk_n = sys_clk_n
 PORT sys_clk_p = sys_clk_p
 PORT aux_clk_n = aux_clk_n
 PORT aux_clk_p = aux_clk_p
# PORT aux_synci_n   = aux1_clk_n
# PORT aux_synci_p   = aux1_clk_p
# PORT aux_synco_n   = aux1_clk_n
# PORT aux_synco_p   = aux1_clk_p
 PORT epb_clk_in = epb_clk_in
 PORT sys_clk = sys_clk
 PORT sys_clk90 = sys_clk90
 PORT sys_clk180 = sys_clk180
 PORT sys_clk270 = sys_clk270
 PORT sys_clk_lock = sys_clk_lock
 PORT sys_clk2x = sys_clk2x
 PORT sys_clk2x90 = sys_clk2x90
 PORT sys_clk2x180 = sys_clk2x180
 PORT sys_clk2x270 = sys_clk2x270
 PORT aux_clk       = aux_clk
 PORT aux_clk90     = aux_clk90
 PORT aux_clk180    = aux_clk180
 PORT aux_clk270    = aux_clk270
 PORT aux_clk2x     = aux_clk2x
 PORT aux_clk2x90   = aux_clk2x90
 PORT aux_clk2x180  = aux_clk2x180
 PORT aux_clk2x270  = aux_clk2x270
 PORT epb_clk = epb_clk
 PORT idelay_rst = power_on_rst
 PORT idelay_rdy = idelay_rdy
 PORT op_power_on_rst  = power_on_rst
 PORT clk_100 = clk_100
END

BEGIN reset_block
 PARAMETER INSTANCE = reset_block_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER WIDTH = 1000
 PORT clk = sys_clk
 PORT ip_async_reset_i = power_on_rst
 PORT ip_reset_i = power_on_rst
 PORT op_reset_o = sys_reset
END

BEGIN opb_v20
 PARAMETER INSTANCE = opb0
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_REG_GRANTS = 0
 PORT SYS_Rst = power_on_rst
 PORT OPB_Clk = epb_clk
END

BEGIN epb32_opb_bridge
 PARAMETER INSTANCE = epb_opb_bridge_inst
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MOPB = opb0
 PORT epb_clk = epb_clk
 PORT epb_cs_n = epb_cs_n
 PORT epb_oe_n = epb_oe_n
 PORT epb_r_w_n = epb_r_w_n
 PORT epb_be_n = epb_be_n
 PORT epb_addr = epb_addr
 PORT epb_doe_n = epb_doe_n
 PORT epb_data_oe_n = epb_data_oe_n
 PORT epb_data_i = epb_data_i
 PORT epb_data_o = epb_data_o
 PORT epb_rdy = epb_rdy
END

BEGIN epb_infrastructure
 PARAMETER INSTANCE = epb_infrastructure_inst
 PARAMETER HW_VER = 1.00.a
 PORT epb_data_oe_n_i = epb_data_oe_n
 PORT epb_data_out_i = epb_data_o
 PORT epb_data_in_o = epb_data_i
 PORT epb_data_buf = epb_data
END

BEGIN sys_block
 PARAMETER INSTANCE = sys_block_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER BOARD_ID = 0xbabe
 PARAMETER REV_MAJOR = 0x1
 PARAMETER REV_MINOR = 0x0
 PARAMETER REV_RCS = 0x0
 PARAMETER RCS_UPTODATE = 0x0
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT soft_reset = soft_reset
 PORT irq_n = ppc_irq_n
 PORT app_irq = 0x0000
 #PORT fab_clk    = sys_clk
  PORT fab_clk    = sys_clk
END



##############################################
# User XSG IP core                           #
##############################################

BEGIN window_design
 PARAMETER INSTANCE = window_design_xsg_core_config
 PARAMETER HW_VER = 1.00.a
 PORT clk = sys_clk
 PORT window_design_adc_user_data_valid = window_design_adc_user_data_valid
 PORT window_design_adc_user_datai0 = window_design_adc_user_datai0
 PORT window_design_adc_user_datai1 = window_design_adc_user_datai1
 PORT window_design_adc_user_datai2 = window_design_adc_user_datai2
 PORT window_design_adc_user_datai3 = window_design_adc_user_datai3
 PORT window_design_adc_user_dataq0 = window_design_adc_user_dataq0
 PORT window_design_adc_user_dataq1 = window_design_adc_user_dataq1
 PORT window_design_adc_user_dataq2 = window_design_adc_user_dataq2
 PORT window_design_adc_user_dataq3 = window_design_adc_user_dataq3
 PORT window_design_adc_user_outofrangei0 = window_design_adc_user_outofrangei0
 PORT window_design_adc_user_outofrangei1 = window_design_adc_user_outofrangei1
 PORT window_design_adc_user_outofrangeq0 = window_design_adc_user_outofrangeq0
 PORT window_design_adc_user_outofrangeq1 = window_design_adc_user_outofrangeq1
 PORT window_design_adc_user_sync0 = window_design_adc_user_sync0
 PORT window_design_adc_user_sync1 = window_design_adc_user_sync1
 PORT window_design_adc_user_sync2 = window_design_adc_user_sync2
 PORT window_design_adc_user_sync3 = window_design_adc_user_sync3
 PORT window_design_lo_0_Shared_BRAM_data_out = window_design_lo_0_Shared_BRAM_data_out
 PORT window_design_lo_0_Shared_BRAM_addr = window_design_lo_0_Shared_BRAM_addr
 PORT window_design_lo_0_Shared_BRAM_data_in = window_design_lo_0_Shared_BRAM_data_in
 PORT window_design_lo_0_Shared_BRAM_we = window_design_lo_0_Shared_BRAM_we
 PORT window_design_lo_1_Shared_BRAM_data_out = window_design_lo_1_Shared_BRAM_data_out
 PORT window_design_lo_1_Shared_BRAM_addr = window_design_lo_1_Shared_BRAM_addr
 PORT window_design_lo_1_Shared_BRAM_data_in = window_design_lo_1_Shared_BRAM_data_in
 PORT window_design_lo_1_Shared_BRAM_we = window_design_lo_1_Shared_BRAM_we
 PORT window_design_lo_2_Shared_BRAM_data_out = window_design_lo_2_Shared_BRAM_data_out
 PORT window_design_lo_2_Shared_BRAM_addr = window_design_lo_2_Shared_BRAM_addr
 PORT window_design_lo_2_Shared_BRAM_data_in = window_design_lo_2_Shared_BRAM_data_in
 PORT window_design_lo_2_Shared_BRAM_we = window_design_lo_2_Shared_BRAM_we
 PORT window_design_lo_3_Shared_BRAM_data_out = window_design_lo_3_Shared_BRAM_data_out
 PORT window_design_lo_3_Shared_BRAM_addr = window_design_lo_3_Shared_BRAM_addr
 PORT window_design_lo_3_Shared_BRAM_data_in = window_design_lo_3_Shared_BRAM_data_in
 PORT window_design_lo_3_Shared_BRAM_we = window_design_lo_3_Shared_BRAM_we
 PORT window_design_mixer_cnt_user_data_out = window_design_mixer_cnt_user_data_out
 PORT window_design_pol1_window1_dout_user_data_in = window_design_pol1_window1_dout_user_data_in
 PORT window_design_pol1_window1_sync_user_data_in = window_design_pol1_window1_sync_user_data_in
 PORT window_design_pol2_window1_dout_user_data_in = window_design_pol2_window1_dout_user_data_in
 PORT window_design_pol2_window1_sync_user_data_in = window_design_pol2_window1_sync_user_data_in
END

############################
# Simulink interfaces      #
############################

# window_design/xsg_core_config


# window_design/adc
BEGIN adc_interface
 PARAMETER INSTANCE = window_design_adc
 PARAMETER HW_VER = 1.01.a
 PORT user_data_valid = window_design_adc_user_data_valid
 PORT user_datai0 = window_design_adc_user_datai0
 PORT user_datai1 = window_design_adc_user_datai1
 PORT user_datai2 = window_design_adc_user_datai2
 PORT user_datai3 = window_design_adc_user_datai3
 PORT user_dataq0 = window_design_adc_user_dataq0
 PORT user_dataq1 = window_design_adc_user_dataq1
 PORT user_dataq2 = window_design_adc_user_dataq2
 PORT user_dataq3 = window_design_adc_user_dataq3
 PORT user_outofrangei0 = window_design_adc_user_outofrangei0
 PORT user_outofrangei1 = window_design_adc_user_outofrangei1
 PORT user_outofrangeq0 = window_design_adc_user_outofrangeq0
 PORT user_outofrangeq1 = window_design_adc_user_outofrangeq1
 PORT user_sync0 = window_design_adc_user_sync0
 PORT user_sync1 = window_design_adc_user_sync1
 PORT user_sync2 = window_design_adc_user_sync2
 PORT user_sync3 = window_design_adc_user_sync3
 PORT adc_clk_p = adc0clk_p
 PORT adc_clk_n = adc0clk_n
 PORT adc_sync_p = adc0sync_p
 PORT adc_sync_n = adc0sync_n
 PORT adc_outofrangei_p = adc0outofrangei_p
 PORT adc_outofrangei_n = adc0outofrangei_n
 PORT adc_outofrangeq_p = adc0outofrangeq_p
 PORT adc_outofrangeq_n = adc0outofrangeq_n
 PORT adc_dataeveni_p = adc0dataeveni_p
 PORT adc_dataeveni_n = adc0dataeveni_n
 PORT adc_dataoddi_p = adc0dataoddi_p
 PORT adc_dataoddi_n = adc0dataoddi_n
 PORT adc_dataevenq_p = adc0dataevenq_p
 PORT adc_dataevenq_n = adc0dataevenq_n
 PORT adc_dataoddq_p = adc0dataoddq_p
 PORT adc_dataoddq_n = adc0dataoddq_n
 PORT adc_ddrb_p = adc0ddrb_p
 PORT adc_ddrb_n = adc0ddrb_n
 PORT ctrl_reset = adc0_ddrb
 PORT ctrl_clk_in = sys_clk
 PORT ctrl_clk_out = adc0_clk
 PORT ctrl_clk90_out = adc0_clk90
 PORT ctrl_dcm_locked = adc0_dcm_locked
 PORT mmcm_reset = adc0_mmcm_reset
 PORT mmcm_psdone = adc0_psdone
 PORT ctrl_clk180_out = adc0_clk180
 PORT ctrl_clk270_out = adc0_clk270
 PORT dcm_psclk = adc0_psclk
 PORT dcm_psen = adc0_psen
 PORT dcm_psincdec = adc0_psincdec
END
PORT adc0clk_p = adc0clk_p, DIR = in, SIGIS = CLK, CLK_FREQ = 640000000
PORT adc0clk_n = adc0clk_n, DIR = in, SIGIS = CLK, CLK_FREQ = 640000000
PORT adc0sync_p = adc0sync_p, DIR = in
PORT adc0sync_n = adc0sync_n, DIR = in
PORT adc0outofrangei_p = adc0outofrangei_p, DIR = in
PORT adc0outofrangei_n = adc0outofrangei_n, DIR = in
PORT adc0outofrangeq_p = adc0outofrangeq_p, DIR = in
PORT adc0outofrangeq_n = adc0outofrangeq_n, DIR = in
PORT adc0dataeveni_p = adc0dataeveni_p, DIR = in, VEC = [7:0]
PORT adc0dataeveni_n = adc0dataeveni_n, DIR = in, VEC = [7:0]
PORT adc0dataoddi_p = adc0dataoddi_p, DIR = in, VEC = [7:0]
PORT adc0dataoddi_n = adc0dataoddi_n, DIR = in, VEC = [7:0]
PORT adc0dataevenq_p = adc0dataevenq_p, DIR = in, VEC = [7:0]
PORT adc0dataevenq_n = adc0dataevenq_n, DIR = in, VEC = [7:0]
PORT adc0dataoddq_p = adc0dataoddq_p, DIR = in, VEC = [7:0]
PORT adc0dataoddq_n = adc0dataoddq_n, DIR = in, VEC = [7:0]
PORT adc0ddrb_p = adc0ddrb_p, DIR = out
PORT adc0ddrb_n = adc0ddrb_n, DIR = out

# window_design/lo_0/Shared_BRAM
BEGIN bram_if
 PARAMETER INSTANCE = window_design_lo_0_Shared_BRAM_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 10
 BUS_INTERFACE PORTA = window_design_lo_0_Shared_BRAM_ramblk_porta
 PORT clk_in   = sys_clk
 PORT addr     = window_design_lo_0_Shared_BRAM_addr    
 PORT data_in  = window_design_lo_0_Shared_BRAM_data_in 
 PORT data_out = window_design_lo_0_Shared_BRAM_data_out
 PORT we       = window_design_lo_0_Shared_BRAM_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = window_design_lo_0_Shared_BRAM_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = window_design_lo_0_Shared_BRAM_ramblk_porta
 BUS_INTERFACE PORTB = window_design_lo_0_Shared_BRAM_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = window_design_lo_0_Shared_BRAM
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x01000FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = window_design_lo_0_Shared_BRAM_ramblk_portb
END


# window_design/lo_1/Shared_BRAM
BEGIN bram_if
 PARAMETER INSTANCE = window_design_lo_1_Shared_BRAM_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 10
 BUS_INTERFACE PORTA = window_design_lo_1_Shared_BRAM_ramblk_porta
 PORT clk_in   = sys_clk
 PORT addr     = window_design_lo_1_Shared_BRAM_addr    
 PORT data_in  = window_design_lo_1_Shared_BRAM_data_in 
 PORT data_out = window_design_lo_1_Shared_BRAM_data_out
 PORT we       = window_design_lo_1_Shared_BRAM_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = window_design_lo_1_Shared_BRAM_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = window_design_lo_1_Shared_BRAM_ramblk_porta
 BUS_INTERFACE PORTB = window_design_lo_1_Shared_BRAM_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = window_design_lo_1_Shared_BRAM
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01001000
 PARAMETER C_HIGHADDR = 0x01001FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = window_design_lo_1_Shared_BRAM_ramblk_portb
END


# window_design/lo_2/Shared_BRAM
BEGIN bram_if
 PARAMETER INSTANCE = window_design_lo_2_Shared_BRAM_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 10
 BUS_INTERFACE PORTA = window_design_lo_2_Shared_BRAM_ramblk_porta
 PORT clk_in   = sys_clk
 PORT addr     = window_design_lo_2_Shared_BRAM_addr    
 PORT data_in  = window_design_lo_2_Shared_BRAM_data_in 
 PORT data_out = window_design_lo_2_Shared_BRAM_data_out
 PORT we       = window_design_lo_2_Shared_BRAM_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = window_design_lo_2_Shared_BRAM_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = window_design_lo_2_Shared_BRAM_ramblk_porta
 BUS_INTERFACE PORTB = window_design_lo_2_Shared_BRAM_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = window_design_lo_2_Shared_BRAM
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01002000
 PARAMETER C_HIGHADDR = 0x01002FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = window_design_lo_2_Shared_BRAM_ramblk_portb
END


# window_design/lo_3/Shared_BRAM
BEGIN bram_if
 PARAMETER INSTANCE = window_design_lo_3_Shared_BRAM_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 10
 BUS_INTERFACE PORTA = window_design_lo_3_Shared_BRAM_ramblk_porta
 PORT clk_in   = sys_clk
 PORT addr     = window_design_lo_3_Shared_BRAM_addr    
 PORT data_in  = window_design_lo_3_Shared_BRAM_data_in 
 PORT data_out = window_design_lo_3_Shared_BRAM_data_out
 PORT we       = window_design_lo_3_Shared_BRAM_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = window_design_lo_3_Shared_BRAM_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = window_design_lo_3_Shared_BRAM_ramblk_porta
 BUS_INTERFACE PORTB = window_design_lo_3_Shared_BRAM_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = window_design_lo_3_Shared_BRAM
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01003000
 PARAMETER C_HIGHADDR = 0x01003FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = window_design_lo_3_Shared_BRAM_ramblk_portb
END


# window_design/mixer_cnt
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = window_design_mixer_cnt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004000
 PARAMETER C_HIGHADDR = 0x010040FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = window_design_mixer_cnt_user_data_out
 PORT user_clk = sys_clk
END

# window_design/pol1_window1_dout
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = window_design_pol1_window1_dout
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004100
 PARAMETER C_HIGHADDR = 0x010041FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = window_design_pol1_window1_dout_user_data_in
 PORT user_clk = sys_clk
END

# window_design/pol1_window1_sync
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = window_design_pol1_window1_sync
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004200
 PARAMETER C_HIGHADDR = 0x010042FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = window_design_pol1_window1_sync_user_data_in
 PORT user_clk = sys_clk
END

# window_design/pol2_window1_dout
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = window_design_pol2_window1_dout
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004300
 PARAMETER C_HIGHADDR = 0x010043FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = window_design_pol2_window1_dout_user_data_in
 PORT user_clk = sys_clk
END

# window_design/pol2_window1_sync
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = window_design_pol2_window1_sync
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004400
 PARAMETER C_HIGHADDR = 0x010044FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = window_design_pol2_window1_sync_user_data_in
 PORT user_clk = sys_clk
END

