
---------- Begin Simulation Statistics ----------
final_tick                                34471939500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194965                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491036                       # Number of bytes of host memory used
host_op_rate                                   362339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.77                       # Real time elapsed on the host
host_tick_rate                              421577659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15942046                       # Number of instructions simulated
sim_ops                                      29628019                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034472                       # Number of seconds simulated
sim_ticks                                 34471939500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5942046                       # Number of instructions committed
system.cpu0.committedOps                      8650477                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.602711                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1158312                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1120609                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       215462                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4288404                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        16730                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       57010090                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086187                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1383508                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          269                       # TLB misses on write requests
system.cpu0.numCycles                        68943842                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3028349     35.01%     35.03% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.03% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.05% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               640158      7.40%     42.45% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.46% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.46% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.48% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.48% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.50% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.49%     43.01% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               233348      2.70%     45.71% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           642240      7.42%     53.13% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4054281     46.87%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8650477                       # Class of committed instruction
system.cpu0.tickCycles                       11933752                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.894388                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5693144                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2461072                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35062                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493540                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       28438171                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.145046                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5357687                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          612                       # TLB misses on write requests
system.cpu1.numCycles                        68943879                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40505708                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       593684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1188411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2084540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4169146                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            343                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       553204                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40480                       # Transaction distribution
system.membus.trans_dist::ReadExReq            550638                       # Transaction distribution
system.membus.trans_dist::ReadExResp           550637                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44089                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1783137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1783137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1783137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73467520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73467520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73467520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            594727                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  594727    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              594727                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3618256500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3119058500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1372366                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1372366                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1372366                       # number of overall hits
system.cpu0.icache.overall_hits::total        1372366                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11075                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11075                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11075                       # number of overall misses
system.cpu0.icache.overall_misses::total        11075                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    328449500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    328449500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    328449500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    328449500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1383441                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1383441                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1383441                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1383441                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008005                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29656.839729                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29656.839729                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29656.839729                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29656.839729                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11059                       # number of writebacks
system.cpu0.icache.writebacks::total            11059                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11075                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11075                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11075                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11075                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    317374500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    317374500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    317374500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    317374500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28656.839729                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28656.839729                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28656.839729                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28656.839729                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11059                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1372366                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1372366                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11075                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11075                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    328449500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    328449500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1383441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1383441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29656.839729                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29656.839729                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11075                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11075                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    317374500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    317374500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28656.839729                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28656.839729                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999603                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1383441                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11075                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           124.915666                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999603                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11078603                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11078603                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4318372                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4318372                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4318372                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4318372                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       865611                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        865611                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       865611                       # number of overall misses
system.cpu0.dcache.overall_misses::total       865611                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  58820568000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  58820568000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  58820568000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  58820568000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5183983                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5183983                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5183983                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5183983                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166978                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166978                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166978                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166978                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67952.657718                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67952.657718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67952.657718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67952.657718                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       536803                       # number of writebacks
system.cpu0.dcache.writebacks::total           536803                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       321222                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       321222                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       321222                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       321222                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       544389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       544389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       544389                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       544389                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  46509473500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  46509473500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  46509473500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  46509473500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.105014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.105014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.105014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.105014                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85434.263918                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85434.263918                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85434.263918                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85434.263918                       # average overall mshr miss latency
system.cpu0.dcache.replacements                544372                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       895321                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         895321                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    390287500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    390287500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       904699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       904699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 41617.349115                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41617.349115                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    366457000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    366457000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.009994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 40528.312320                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40528.312320                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3423051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3423051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       856233                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       856233                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  58430280500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58430280500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4279284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4279284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200088                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200088                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68241.098509                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68241.098509                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       320886                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       320886                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       535347                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       535347                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  46143016500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  46143016500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125102                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125102                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86192.724532                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86192.724532                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999629                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4862760                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           544388                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.932526                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999629                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         42016252                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        42016252                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4215207                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4215207                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4215207                       # number of overall hits
system.cpu1.icache.overall_hits::total        4215207                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1142321                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1142321                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1142321                       # number of overall misses
system.cpu1.icache.overall_misses::total      1142321                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  16273245000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  16273245000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  16273245000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  16273245000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5357528                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5357528                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5357528                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5357528                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213218                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213218                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213218                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213218                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14245.772423                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14245.772423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14245.772423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14245.772423                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1142304                       # number of writebacks
system.cpu1.icache.writebacks::total          1142304                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1142321                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1142321                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1142321                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1142321                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  15130925000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  15130925000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  15130925000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  15130925000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213218                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213218                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213218                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213218                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13245.773298                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13245.773298                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13245.773298                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13245.773298                       # average overall mshr miss latency
system.cpu1.icache.replacements               1142304                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4215207                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4215207                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1142321                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1142321                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  16273245000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  16273245000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5357528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5357528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213218                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213218                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14245.772423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14245.772423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1142321                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1142321                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  15130925000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  15130925000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213218                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213218                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13245.773298                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13245.773298                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999586                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5357527                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1142320                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.690040                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999586                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44002544                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44002544                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3327369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3327369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3328309                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3328309                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462196                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462196                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463310                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463310                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  10547951999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10547951999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  10547951999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10547951999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789565                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789565                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791619                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791619                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121965                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121965                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122193                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122193                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 22821.383134                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22821.383134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 22766.510542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22766.510542                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       189291                       # number of writebacks
system.cpu1.dcache.writebacks::total           189291                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76413                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76413                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76413                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76413                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385783                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385783                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386821                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386821                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7991282500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7991282500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   8033081500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8033081500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101801                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101801                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102020                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102020                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 20714.449574                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20714.449574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20766.921910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20766.921910                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386805                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297608                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297608                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6019768000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6019768000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 20227.171313                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20227.171313                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5450293500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5450293500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.119998                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.119998                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 19144.593612                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19144.593612                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252513                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252513                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164588                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164588                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4528183999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4528183999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27512.236609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27512.236609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63496                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63496                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101092                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101092                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2540989000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2540989000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071337                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071337                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25135.411309                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25135.411309                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          940                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          940                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1114                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1114                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.542356                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.542356                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     41799000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     41799000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 40268.786127                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 40268.786127                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999612                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3715130                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386821                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.604261                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999612                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30719773                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30719773                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1127953                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              346567                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1489879                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8503                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6856                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1127953                       # number of overall hits
system.l2.overall_hits::.cpu1.data             346567                       # number of overall hits
system.l2.overall_hits::total                 1489879                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2572                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            537533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14368                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             40254                       # number of demand (read+write) misses
system.l2.demand_misses::total                 594727                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2572                       # number of overall misses
system.l2.overall_misses::.cpu0.data           537533                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14368                       # number of overall misses
system.l2.overall_misses::.cpu1.data            40254                       # number of overall misses
system.l2.overall_misses::total                594727                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    205652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  45593820500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1331230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3744310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50875013500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    205652500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  45593820500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1331230000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3744310500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50875013500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11075                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          544389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1142321                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2084606                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11075                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         544389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1142321                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2084606                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.232235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.987406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.012578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.104064                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.285295                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.232235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.987406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.012578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.104064                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.285295                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79958.203733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84820.504974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92652.422049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 93017.103890                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85543.473728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79958.203733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84820.504974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92652.422049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 93017.103890                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85543.473728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              553204                       # number of writebacks
system.l2.writebacks::total                    553204                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       537533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        40254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            594727                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       537533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        40254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           594727                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    179932500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  40218500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1187550000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3341770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44927753500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    179932500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  40218500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1187550000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3341770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44927753500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.232235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.987406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.012578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.104064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.285295                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.232235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.987406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.012578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.104064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.285295                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69958.203733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74820.523577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82652.422049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 83017.103890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75543.490543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69958.203733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74820.523577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82652.422049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 83017.103890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75543.490543                       # average overall mshr miss latency
system.l2.replacements                         593942                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726094                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726094                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1153363                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1153363                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1153363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1153363                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            84497                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85832                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         534012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              550638                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  45300629000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1472360500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46772989500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       535347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            636470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.164414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84830.732268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88557.710814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84943.264904                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       534012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         550638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  39960519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1306100500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41266619500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.164414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74830.750994                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78557.710814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74943.283064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1127953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1136456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    205652500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1331230000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1536882500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11075                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1142321                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1153396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.232235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.012578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79958.203733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92652.422049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90725.059032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    179932500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1187550000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1367482500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.232235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.012578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69958.203733                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82652.422049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80725.059032                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       262070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            267591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        23628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    293191500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2271950000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2565141500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.389405                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.082703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83269.383698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96154.985610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94483.829975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        23628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    257981500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2035670000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2293651500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.389405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.082703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73269.383698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86154.985610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84483.829975                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.033554                       # Cycle average of tags in use
system.l2.tags.total_refs                     4169060                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    594966                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.007224                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.636316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.986007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      253.906634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      316.023486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      449.481111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.247956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.308617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.438946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33948134                       # Number of tag accesses
system.l2.tags.data_accesses                 33948134                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        164608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34402048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        919552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2576256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38062464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       164608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       919552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1084160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35405056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35405056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         537532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          40254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              594726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       553204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             553204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4775130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        997972510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         26675378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74734872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1104157891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4775130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     26675378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31450508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1027068871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1027068871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1027068871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4775130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       997972510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        26675378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74734872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2131226762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    553184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    537422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     40057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000144646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34496                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34496                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1669760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             519611                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      594727                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     553204                       # Number of write requests accepted
system.mem_ctrls.readBursts                    594727                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   553204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    308                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34732                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9274428750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2972095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20419785000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15602.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34352.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   523448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  508230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                594727                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               553204                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  344326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  231466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       115895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    633.709616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.725600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   436.801151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        30710     26.50%     26.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9510      8.21%     34.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3670      3.17%     37.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2913      2.51%     40.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2542      2.19%     42.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2592      2.24%     44.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2416      2.08%     46.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2791      2.41%     49.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58751     50.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       115895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.231215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.944921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.030585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34388     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            35      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            26      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           18      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           12      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34496                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.035366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.304903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33931     98.36%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              183      0.53%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              187      0.54%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126      0.37%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34496                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38042816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35401984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38062528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35405056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1103.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1026.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1104.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1027.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34471920000                       # Total gap between requests
system.mem_ctrls.avgGap                      30029.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       164608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34395008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       919552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2563648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35401984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4775130.218594170175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 997768286.289780735970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 26675377.519736018032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74369125.647833079100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1026979755.519703269005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       537533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        40254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       553204                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     74456750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  18074404500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    593854750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1677069000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 862763745250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28948.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33624.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41331.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41662.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1559576.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            437639160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            232606935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2140000800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1448753580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2721011280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13788492090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1625863200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22394367045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.640472                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4058973250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1151020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29261946250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            389865420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            207214590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2104150860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1438720740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2721011280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13666734390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1728396000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22256093280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.629274                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4323991500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1151020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28996928000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1448135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1279298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1153363                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          245821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           636470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          636469                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1153396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294740                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1633149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3426945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6253750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1416576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     69196224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146215936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36871168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              253699904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          593942                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35405056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2678548                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000128                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011315                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2678205     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    343      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2678548                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3964030000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580269923                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1713494970                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         822757624                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16652419                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34471939500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
