$date
	Sun Oct 23 00:07:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#320915
b10000 !
1"
#320918
b10000 &
b10000 %
1$
#320919
0"
#320922
b1000 &
b1000 %
#320926
b100 &
b100 %
#320930
b10 &
b10 %
#320934
b1 &
1#
b1 %
#320938
b0 &
b0 %
0#
0$
#1327687
b11001 !
1"
#1327690
b11001 &
b11001 %
1$
#1327691
0"
#1327694
b1001100 &
b1001100 %
#1327698
b100110 &
b100110 %
#1327702
b10011 &
b10011 %
#1327706
b111010 &
b111010 %
#1327710
b11101 &
b11101 %
#1327714
b1011000 &
b1011000 %
#1327718
b101100 &
b101100 %
#1327722
b10110 &
b10110 %
#1327726
b1011 &
b1011 %
#1327730
b100010 &
b100010 %
#1327734
b10001 &
b10001 %
#1327738
b110100 &
b110100 %
#1327742
b11010 &
b11010 %
#1327746
b1101 &
b1101 %
#1327750
b101000 &
b101000 %
#1327754
b10100 &
b10100 %
#1327758
b1010 &
b1010 %
#1327762
b101 &
b101 %
#1327766
b10000 &
b10000 %
#1327770
b1000 &
b1000 %
#1327774
b100 &
b100 %
#1327778
b10 &
b10 %
#1327782
b1 &
1#
b1 %
#1327786
b0 &
b0 %
0#
0$
#2285800
b10100 !
1"
#2285802
b10100 &
b10100 %
1$
#2285803
0"
#2285806
b1010 &
b1010 %
#2285810
b101 &
b101 %
#2285814
b10000 &
b10000 %
#2285818
b1000 &
b1000 %
#2285822
b100 &
b100 %
#2285826
b10 &
b10 %
#2285830
b1 &
1#
b1 %
#2285834
b0 &
b0 %
0#
0$
#4500012
