

================================================================
== Vitis HLS Report for 'kernel0'
================================================================
* Date:           Sat Oct 15 11:10:32 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    32789|    33783|  0.164 ms|  0.169 ms|  32776|  33776|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_A_IO_L3_in_serialize_fu_318                  |A_IO_L3_in_serialize                  |     1035|     1035|  5.175 us|  5.175 us|   1035|   1035|       no|
        |grp_B_IO_L3_in_serialize_fu_326                  |B_IO_L3_in_serialize                  |     1035|     1035|  5.175 us|  5.175 us|   1035|   1035|       no|
        |grp_A_IO_L3_in_fu_334                            |A_IO_L3_in                            |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |grp_B_IO_L3_in_fu_340                            |B_IO_L3_in                            |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |grp_A_IO_L2_in_fu_346                            |A_IO_L2_in                            |     1771|    33645|  8.855 us|  0.168 ms|   1771|  33645|       no|
        |grp_B_IO_L2_in_fu_353                            |B_IO_L2_in                            |     1771|    33775|  8.855 us|  0.169 ms|   1771|  33775|       no|
        |grp_A_IO_L2_in_boundary_fu_360                   |A_IO_L2_in_boundary                   |      811|    33645|  4.055 us|  0.168 ms|    811|  33645|       no|
        |grp_B_IO_L2_in_boundary_fu_366                   |B_IO_L2_in_boundary                   |      811|    33775|  4.055 us|  0.169 ms|    811|  33775|       no|
        |grp_PE_wrapper7_fu_372                           |PE_wrapper7                           |    32775|    32775|  0.164 ms|  0.164 ms|  32775|  32775|       no|
        |grp_PE_wrapper8_fu_381                           |PE_wrapper8                           |    32775|    32775|  0.164 ms|  0.164 ms|  32775|  32775|       no|
        |grp_PE_wrapper9_fu_390                           |PE_wrapper9                           |    32775|    32775|  0.164 ms|  0.164 ms|  32775|  32775|       no|
        |grp_PE_wrapper_fu_399                            |PE_wrapper                            |    32775|    32775|  0.164 ms|  0.164 ms|  32775|  32775|       no|
        |grp_A_PE_dummy_in10_fu_408                       |A_PE_dummy_in10                       |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |grp_B_PE_dummy_in11_fu_413                       |B_PE_dummy_in11                       |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |grp_C_drain_IO_L1_out_boundary_wrapper12_fu_418  |C_drain_IO_L1_out_boundary_wrapper12  |     1297|     1297|  6.485 us|  6.485 us|   1297|   1297|       no|
        |grp_A_PE_dummy_in_fu_424                         |A_PE_dummy_in                         |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |grp_B_PE_dummy_in_fu_429                         |B_PE_dummy_in                         |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |grp_C_drain_IO_L1_out_wrapper13_fu_434           |C_drain_IO_L1_out_wrapper13           |     1506|     1506|  7.530 us|  7.530 us|   1506|   1506|       no|
        |grp_C_drain_IO_L1_out_boundary_wrapper_fu_441    |C_drain_IO_L1_out_boundary_wrapper    |     1297|     1297|  6.485 us|  6.485 us|   1297|   1297|       no|
        |grp_C_drain_IO_L1_out_wrapper_fu_447             |C_drain_IO_L1_out_wrapper             |     1506|     1506|  7.530 us|  7.530 us|   1506|   1506|       no|
        |grp_C_drain_IO_L2_out_boundary_fu_454            |C_drain_IO_L2_out_boundary            |      258|      258|  1.290 us|  1.290 us|    258|    258|       no|
        |grp_C_drain_IO_L2_out_fu_460                     |C_drain_IO_L2_out                     |      641|      641|  3.205 us|  3.205 us|    641|    641|       no|
        |grp_C_drain_IO_L3_out_fu_467                     |C_drain_IO_L3_out                     |      514|      514|  2.570 us|  2.570 us|    514|    514|       no|
        |C_c_channel_entry_proc_fu_473                    |entry_proc                            |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |grp_C_drain_IO_L3_out_serialize_fu_478           |C_drain_IO_L3_out_serialize           |      525|      525|  2.625 us|  2.625 us|    525|    525|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 26 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 27 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 28 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L3_in_serialize = alloca i64 1" [src/kernel_kernel.cpp:1200]   --->   Operation 29 'alloca' 'fifo_A_A_IO_L3_in_serialize' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L3_in_serialize = alloca i64 1" [src/kernel_kernel.cpp:1202]   --->   Operation 30 'alloca' 'fifo_B_B_IO_L3_in_serialize' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize = alloca i64 1" [src/kernel_kernel.cpp:1204]   --->   Operation 31 'alloca' 'fifo_C_drain_C_drain_IO_L3_out_serialize' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L2_in_0 = alloca i64 1" [src/kernel_kernel.cpp:1206]   --->   Operation 32 'alloca' 'fifo_A_A_IO_L2_in_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L2_in_1 = alloca i64 1" [src/kernel_kernel.cpp:1209]   --->   Operation 33 'alloca' 'fifo_A_A_IO_L2_in_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L2_in_0 = alloca i64 1" [src/kernel_kernel.cpp:1215]   --->   Operation 34 'alloca' 'fifo_B_B_IO_L2_in_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L2_in_1 = alloca i64 1" [src/kernel_kernel.cpp:1218]   --->   Operation 35 'alloca' 'fifo_B_B_IO_L2_in_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_0 = alloca i64 1" [src/kernel_kernel.cpp:1224]   --->   Operation 36 'alloca' 'fifo_A_PE_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_1 = alloca i64 1" [src/kernel_kernel.cpp:1227]   --->   Operation 37 'alloca' 'fifo_A_PE_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_2 = alloca i64 1" [src/kernel_kernel.cpp:1230]   --->   Operation 38 'alloca' 'fifo_A_PE_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_0 = alloca i64 1" [src/kernel_kernel.cpp:1233]   --->   Operation 39 'alloca' 'fifo_A_PE_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_1 = alloca i64 1" [src/kernel_kernel.cpp:1236]   --->   Operation 40 'alloca' 'fifo_A_PE_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_2 = alloca i64 1" [src/kernel_kernel.cpp:1239]   --->   Operation 41 'alloca' 'fifo_A_PE_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%fifo_B_PE_0_0 = alloca i64 1" [src/kernel_kernel.cpp:1242]   --->   Operation 42 'alloca' 'fifo_B_PE_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%fifo_B_PE_1_0 = alloca i64 1" [src/kernel_kernel.cpp:1245]   --->   Operation 43 'alloca' 'fifo_B_PE_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%fifo_B_PE_2_0 = alloca i64 1" [src/kernel_kernel.cpp:1248]   --->   Operation 44 'alloca' 'fifo_B_PE_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%fifo_B_PE_0_1 = alloca i64 1" [src/kernel_kernel.cpp:1251]   --->   Operation 45 'alloca' 'fifo_B_PE_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%fifo_B_PE_1_1 = alloca i64 1" [src/kernel_kernel.cpp:1254]   --->   Operation 46 'alloca' 'fifo_B_PE_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%fifo_B_PE_2_1 = alloca i64 1" [src/kernel_kernel.cpp:1257]   --->   Operation 47 'alloca' 'fifo_B_PE_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_0_0 = alloca i64 1" [src/kernel_kernel.cpp:1260]   --->   Operation 48 'alloca' 'fifo_C_drain_PE_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_1_0 = alloca i64 1" [src/kernel_kernel.cpp:1263]   --->   Operation 49 'alloca' 'fifo_C_drain_PE_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_0_1 = alloca i64 1" [src/kernel_kernel.cpp:1266]   --->   Operation 50 'alloca' 'fifo_C_drain_PE_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_1_1 = alloca i64 1" [src/kernel_kernel.cpp:1269]   --->   Operation 51 'alloca' 'fifo_C_drain_PE_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_0_0 = alloca i64 1" [src/kernel_kernel.cpp:1272]   --->   Operation 52 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_0_1 = alloca i64 1" [src/kernel_kernel.cpp:1275]   --->   Operation 53 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_1_0 = alloca i64 1" [src/kernel_kernel.cpp:1281]   --->   Operation 54 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_1_1 = alloca i64 1" [src/kernel_kernel.cpp:1284]   --->   Operation 55 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L2_out_0 = alloca i64 1" [src/kernel_kernel.cpp:1290]   --->   Operation 56 'alloca' 'fifo_C_drain_C_drain_IO_L2_out_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L2_out_1 = alloca i64 1" [src/kernel_kernel.cpp:1293]   --->   Operation 57 'alloca' 'fifo_C_drain_C_drain_IO_L2_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 58 [2/2] (3.65ns)   --->   "%call_ln1302 = call void @A_IO_L3_in_serialize, i512 %gmem_A, i64 %A_read, i256 %fifo_A_A_IO_L3_in_serialize" [src/kernel_kernel.cpp:1302]   --->   Operation 58 'call' 'call_ln1302' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [2/2] (3.65ns)   --->   "%call_ln1333 = call void @B_IO_L3_in_serialize, i512 %gmem_B, i64 %B_read, i256 %fifo_B_B_IO_L3_in_serialize" [src/kernel_kernel.cpp:1333]   --->   Operation 59 'call' 'call_ln1333' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln1302 = call void @A_IO_L3_in_serialize, i512 %gmem_A, i64 %A_read, i256 %fifo_A_A_IO_L3_in_serialize" [src/kernel_kernel.cpp:1302]   --->   Operation 60 'call' 'call_ln1302' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln1333 = call void @B_IO_L3_in_serialize, i512 %gmem_B, i64 %B_read, i256 %fifo_B_B_IO_L3_in_serialize" [src/kernel_kernel.cpp:1333]   --->   Operation 61 'call' 'call_ln1333' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln1309 = call void @A_IO_L3_in, i256 %fifo_A_A_IO_L3_in_serialize, i256 %fifo_A_A_IO_L2_in_0" [src/kernel_kernel.cpp:1309]   --->   Operation 62 'call' 'call_ln1309' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln1340 = call void @B_IO_L3_in, i256 %fifo_B_B_IO_L3_in_serialize, i256 %fifo_B_B_IO_L2_in_0" [src/kernel_kernel.cpp:1340]   --->   Operation 63 'call' 'call_ln1340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln1309 = call void @A_IO_L3_in, i256 %fifo_A_A_IO_L3_in_serialize, i256 %fifo_A_A_IO_L2_in_0" [src/kernel_kernel.cpp:1309]   --->   Operation 64 'call' 'call_ln1309' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln1340 = call void @B_IO_L3_in, i256 %fifo_B_B_IO_L3_in_serialize, i256 %fifo_B_B_IO_L2_in_0" [src/kernel_kernel.cpp:1340]   --->   Operation 65 'call' 'call_ln1340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln1316 = call void @A_IO_L2_in, i256 %fifo_A_A_IO_L2_in_0, i256 %fifo_A_A_IO_L2_in_1, i32 %fifo_A_PE_0_0" [src/kernel_kernel.cpp:1316]   --->   Operation 66 'call' 'call_ln1316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln1347 = call void @B_IO_L2_in, i256 %fifo_B_B_IO_L2_in_0, i256 %fifo_B_B_IO_L2_in_1, i32 %fifo_B_PE_0_0" [src/kernel_kernel.cpp:1347]   --->   Operation 67 'call' 'call_ln1347' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln1316 = call void @A_IO_L2_in, i256 %fifo_A_A_IO_L2_in_0, i256 %fifo_A_A_IO_L2_in_1, i32 %fifo_A_PE_0_0" [src/kernel_kernel.cpp:1316]   --->   Operation 68 'call' 'call_ln1316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln1347 = call void @B_IO_L2_in, i256 %fifo_B_B_IO_L2_in_0, i256 %fifo_B_B_IO_L2_in_1, i32 %fifo_B_PE_0_0" [src/kernel_kernel.cpp:1347]   --->   Operation 69 'call' 'call_ln1347' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln1325 = call void @A_IO_L2_in_boundary, i256 %fifo_A_A_IO_L2_in_1, i32 %fifo_A_PE_1_0" [src/kernel_kernel.cpp:1325]   --->   Operation 70 'call' 'call_ln1325' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln1356 = call void @B_IO_L2_in_boundary, i256 %fifo_B_B_IO_L2_in_1, i32 %fifo_B_PE_0_1" [src/kernel_kernel.cpp:1356]   --->   Operation 71 'call' 'call_ln1356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln1364 = call void @PE_wrapper7, i32 %fifo_A_PE_0_0, i32 %fifo_A_PE_0_1, i32 %fifo_B_PE_0_0, i32 %fifo_B_PE_1_0, i16 %fifo_C_drain_PE_0_0" [src/kernel_kernel.cpp:1364]   --->   Operation 72 'call' 'call_ln1364' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln1325 = call void @A_IO_L2_in_boundary, i256 %fifo_A_A_IO_L2_in_1, i32 %fifo_A_PE_1_0" [src/kernel_kernel.cpp:1325]   --->   Operation 73 'call' 'call_ln1325' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln1356 = call void @B_IO_L2_in_boundary, i256 %fifo_B_B_IO_L2_in_1, i32 %fifo_B_PE_0_1" [src/kernel_kernel.cpp:1356]   --->   Operation 74 'call' 'call_ln1356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln1364 = call void @PE_wrapper7, i32 %fifo_A_PE_0_0, i32 %fifo_A_PE_0_1, i32 %fifo_B_PE_0_0, i32 %fifo_B_PE_1_0, i16 %fifo_C_drain_PE_0_0" [src/kernel_kernel.cpp:1364]   --->   Operation 75 'call' 'call_ln1364' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln1376 = call void @PE_wrapper8, i32 %fifo_A_PE_0_1, i32 %fifo_A_PE_0_2, i32 %fifo_B_PE_0_1, i32 %fifo_B_PE_1_1, i16 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:1376]   --->   Operation 76 'call' 'call_ln1376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln1388 = call void @PE_wrapper9, i32 %fifo_A_PE_1_0, i32 %fifo_A_PE_1_1, i32 %fifo_B_PE_1_0, i32 %fifo_B_PE_2_0, i16 %fifo_C_drain_PE_1_0" [src/kernel_kernel.cpp:1388]   --->   Operation 77 'call' 'call_ln1388' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln1376 = call void @PE_wrapper8, i32 %fifo_A_PE_0_1, i32 %fifo_A_PE_0_2, i32 %fifo_B_PE_0_1, i32 %fifo_B_PE_1_1, i16 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:1376]   --->   Operation 78 'call' 'call_ln1376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln1388 = call void @PE_wrapper9, i32 %fifo_A_PE_1_0, i32 %fifo_A_PE_1_1, i32 %fifo_B_PE_1_0, i32 %fifo_B_PE_2_0, i16 %fifo_C_drain_PE_1_0" [src/kernel_kernel.cpp:1388]   --->   Operation 79 'call' 'call_ln1388' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln1400 = call void @PE_wrapper, i32 %fifo_A_PE_1_1, i32 %fifo_A_PE_1_2, i32 %fifo_B_PE_1_1, i32 %fifo_B_PE_2_1, i16 %fifo_C_drain_PE_1_1" [src/kernel_kernel.cpp:1400]   --->   Operation 80 'call' 'call_ln1400' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln1412 = call void @A_PE_dummy_in10, i32 %fifo_A_PE_0_2" [src/kernel_kernel.cpp:1412]   --->   Operation 81 'call' 'call_ln1412' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln1428 = call void @B_PE_dummy_in11, i32 %fifo_B_PE_2_0" [src/kernel_kernel.cpp:1428]   --->   Operation 82 'call' 'call_ln1428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln1444 = call void @C_drain_IO_L1_out_boundary_wrapper12, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i16 %fifo_C_drain_PE_1_0" [src/kernel_kernel.cpp:1444]   --->   Operation 83 'call' 'call_ln1444' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln1400 = call void @PE_wrapper, i32 %fifo_A_PE_1_1, i32 %fifo_A_PE_1_2, i32 %fifo_B_PE_1_1, i32 %fifo_B_PE_2_1, i16 %fifo_C_drain_PE_1_1" [src/kernel_kernel.cpp:1400]   --->   Operation 84 'call' 'call_ln1400' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln1412 = call void @A_PE_dummy_in10, i32 %fifo_A_PE_0_2" [src/kernel_kernel.cpp:1412]   --->   Operation 85 'call' 'call_ln1412' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln1428 = call void @B_PE_dummy_in11, i32 %fifo_B_PE_2_0" [src/kernel_kernel.cpp:1428]   --->   Operation 86 'call' 'call_ln1428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln1444 = call void @C_drain_IO_L1_out_boundary_wrapper12, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i16 %fifo_C_drain_PE_1_0" [src/kernel_kernel.cpp:1444]   --->   Operation 87 'call' 'call_ln1444' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln1420 = call void @A_PE_dummy_in, i32 %fifo_A_PE_1_2" [src/kernel_kernel.cpp:1420]   --->   Operation 88 'call' 'call_ln1420' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln1436 = call void @B_PE_dummy_in, i32 %fifo_B_PE_2_1" [src/kernel_kernel.cpp:1436]   --->   Operation 89 'call' 'call_ln1436' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln1453 = call void @C_drain_IO_L1_out_wrapper13, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i16 %fifo_C_drain_PE_0_0" [src/kernel_kernel.cpp:1453]   --->   Operation 90 'call' 'call_ln1453' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln1463 = call void @C_drain_IO_L1_out_boundary_wrapper, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i16 %fifo_C_drain_PE_1_1" [src/kernel_kernel.cpp:1463]   --->   Operation 91 'call' 'call_ln1463' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln1420 = call void @A_PE_dummy_in, i32 %fifo_A_PE_1_2" [src/kernel_kernel.cpp:1420]   --->   Operation 92 'call' 'call_ln1420' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln1436 = call void @B_PE_dummy_in, i32 %fifo_B_PE_2_1" [src/kernel_kernel.cpp:1436]   --->   Operation 93 'call' 'call_ln1436' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln1453 = call void @C_drain_IO_L1_out_wrapper13, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i16 %fifo_C_drain_PE_0_0" [src/kernel_kernel.cpp:1453]   --->   Operation 94 'call' 'call_ln1453' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln1463 = call void @C_drain_IO_L1_out_boundary_wrapper, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i16 %fifo_C_drain_PE_1_1" [src/kernel_kernel.cpp:1463]   --->   Operation 95 'call' 'call_ln1463' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln1472 = call void @C_drain_IO_L1_out_wrapper, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i16 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:1472]   --->   Operation 96 'call' 'call_ln1472' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln1472 = call void @C_drain_IO_L1_out_wrapper, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i16 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:1472]   --->   Operation 97 'call' 'call_ln1472' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln1482 = call void @C_drain_IO_L2_out_boundary, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0" [src/kernel_kernel.cpp:1482]   --->   Operation 98 'call' 'call_ln1482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln1482 = call void @C_drain_IO_L2_out_boundary, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0" [src/kernel_kernel.cpp:1482]   --->   Operation 99 'call' 'call_ln1482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln1490 = call void @C_drain_IO_L2_out, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0" [src/kernel_kernel.cpp:1490]   --->   Operation 100 'call' 'call_ln1490' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln1490 = call void @C_drain_IO_L2_out, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0" [src/kernel_kernel.cpp:1490]   --->   Operation 101 'call' 'call_ln1490' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln1499 = call void @C_drain_IO_L3_out, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, i128 %fifo_C_drain_C_drain_IO_L2_out_0" [src/kernel_kernel.cpp:1499]   --->   Operation 102 'call' 'call_ln1499' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln1499 = call void @C_drain_IO_L3_out, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, i128 %fifo_C_drain_C_drain_IO_L2_out_0" [src/kernel_kernel.cpp:1499]   --->   Operation 103 'call' 'call_ln1499' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%C_c_channel = call i64 @entry_proc, i64 %C_read"   --->   Operation 104 'call' 'C_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_24 : Operation 105 [2/2] (3.65ns)   --->   "%call_ln1506 = call void @C_drain_IO_L3_out_serialize, i512 %gmem_C, i64 %C_c_channel, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1506]   --->   Operation 105 'call' 'call_ln1506' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_10"   --->   Operation 106 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_39"   --->   Operation 107 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_30, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_13, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_A"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_30, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_37, void @empty_13, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_B"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_30, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_49, void @empty_13, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_C"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_54, void @empty_6, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_31"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_31"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_54, void @empty_32, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_31"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_31"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_54, void @empty_8, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_31"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_31"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_54, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L3_in_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L3_in_serialize, i256 %fifo_A_A_IO_L3_in_serialize"   --->   Operation 121 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L3_in_serialize, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L3_in_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L3_in_serialize, i256 %fifo_B_B_IO_L3_in_serialize"   --->   Operation 123 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L3_in_serialize, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L3_out_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize"   --->   Operation 125 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_0, i256 %fifo_A_A_IO_L2_in_0"   --->   Operation 127 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln1207 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_A_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1207]   --->   Operation 128 'specmemcore' 'specmemcore_ln1207' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_1, i256 %fifo_A_A_IO_L2_in_1"   --->   Operation 130 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln1210 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_A_IO_L2_in_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1210]   --->   Operation 131 'specmemcore' 'specmemcore_ln1210' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_0, i256 %fifo_B_B_IO_L2_in_0"   --->   Operation 133 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln1216 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1216]   --->   Operation 134 'specmemcore' 'specmemcore_ln1216' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_1, i256 %fifo_B_B_IO_L2_in_1"   --->   Operation 136 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln1219 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1219]   --->   Operation 137 'specmemcore' 'specmemcore_ln1219' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_A_PE_0_0, i32 %fifo_A_PE_0_0"   --->   Operation 139 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln1225 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_0_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1225]   --->   Operation 140 'specmemcore' 'specmemcore_ln1225' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_0_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_A_PE_0_1, i32 %fifo_A_PE_0_1"   --->   Operation 142 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln1228 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_0_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1228]   --->   Operation 143 'specmemcore' 'specmemcore_ln1228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_0_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_A_PE_0_2, i32 %fifo_A_PE_0_2"   --->   Operation 145 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln1231 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_0_2, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1231]   --->   Operation 146 'specmemcore' 'specmemcore_ln1231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_0_2, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_A_PE_1_0, i32 %fifo_A_PE_1_0"   --->   Operation 148 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln1234 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_1_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1234]   --->   Operation 149 'specmemcore' 'specmemcore_ln1234' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_1_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_A_PE_1_1, i32 %fifo_A_PE_1_1"   --->   Operation 151 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln1237 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_1_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1237]   --->   Operation 152 'specmemcore' 'specmemcore_ln1237' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_1_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_A_PE_1_2, i32 %fifo_A_PE_1_2"   --->   Operation 154 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln1240 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_1_2, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1240]   --->   Operation 155 'specmemcore' 'specmemcore_ln1240' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_1_2, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_0, i32 %fifo_B_PE_0_0"   --->   Operation 157 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln1243 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1243]   --->   Operation 158 'specmemcore' 'specmemcore_ln1243' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_0, i32 %fifo_B_PE_1_0"   --->   Operation 160 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln1246 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1246]   --->   Operation 161 'specmemcore' 'specmemcore_ln1246' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_0, i32 %fifo_B_PE_2_0"   --->   Operation 163 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln1249 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1249]   --->   Operation 164 'specmemcore' 'specmemcore_ln1249' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_1, i32 %fifo_B_PE_0_1"   --->   Operation 166 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln1252 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1252]   --->   Operation 167 'specmemcore' 'specmemcore_ln1252' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_1, i32 %fifo_B_PE_1_1"   --->   Operation 169 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln1255 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1255]   --->   Operation 170 'specmemcore' 'specmemcore_ln1255' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_1, i32 %fifo_B_PE_2_1"   --->   Operation 172 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln1258 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1258]   --->   Operation 173 'specmemcore' 'specmemcore_ln1258' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_0, i16 %fifo_C_drain_PE_0_0"   --->   Operation 175 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln1261 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1261]   --->   Operation 176 'specmemcore' 'specmemcore_ln1261' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_0, i16 %fifo_C_drain_PE_1_0"   --->   Operation 178 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln1264 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1264]   --->   Operation 179 'specmemcore' 'specmemcore_ln1264' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_1, i16 %fifo_C_drain_PE_0_1"   --->   Operation 181 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln1267 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1267]   --->   Operation 182 'specmemcore' 'specmemcore_ln1267' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_1, i16 %fifo_C_drain_PE_1_1"   --->   Operation 184 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln1270 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1270]   --->   Operation 185 'specmemcore' 'specmemcore_ln1270' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0"   --->   Operation 187 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln1273 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1273]   --->   Operation 188 'specmemcore' 'specmemcore_ln1273' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1"   --->   Operation 190 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln1276 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1276]   --->   Operation 191 'specmemcore' 'specmemcore_ln1276' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 193 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln1282 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1282]   --->   Operation 194 'specmemcore' 'specmemcore_ln1282' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1"   --->   Operation 196 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln1285 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1285]   --->   Operation 197 'specmemcore' 'specmemcore_ln1285' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i128 %fifo_C_drain_C_drain_IO_L2_out_0"   --->   Operation 199 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln1291 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1291]   --->   Operation 200 'specmemcore' 'specmemcore_ln1291' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L2_out_1"   --->   Operation 202 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln1294 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1294]   --->   Operation 203 'specmemcore' 'specmemcore_ln1294' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln1506 = call void @C_drain_IO_L3_out_serialize, i512 %gmem_C, i64 %C_c_channel, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1506]   --->   Operation 205 'call' 'call_ln1506' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%ret_ln1512 = ret" [src/kernel_kernel.cpp:1512]   --->   Operation 206 'ret' 'ret_ln1512' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read                                   (read                ) [ 00111111111111111111111110]
B_read                                   (read                ) [ 00110000000000000000000000]
A_read                                   (read                ) [ 00110000000000000000000000]
fifo_A_A_IO_L3_in_serialize              (alloca              ) [ 00111111111111111111111111]
fifo_B_B_IO_L3_in_serialize              (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L3_out_serialize (alloca              ) [ 00111111111111111111111111]
fifo_A_A_IO_L2_in_0                      (alloca              ) [ 00111111111111111111111111]
fifo_A_A_IO_L2_in_1                      (alloca              ) [ 00111111111111111111111111]
fifo_B_B_IO_L2_in_0                      (alloca              ) [ 00111111111111111111111111]
fifo_B_B_IO_L2_in_1                      (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_0_0                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_0_1                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_0_2                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_1_0                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_1_1                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_1_2                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_0_0                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_1_0                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_2_0                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_0_1                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_1_1                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_2_1                            (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_PE_0_0                      (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_PE_1_0                      (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_PE_0_1                      (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_PE_1_1                      (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_0_0       (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_0_1       (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_1_0       (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_1_1       (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L2_out_0         (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L2_out_1         (alloca              ) [ 00111111111111111111111111]
call_ln1302                              (call                ) [ 00000000000000000000000000]
call_ln1333                              (call                ) [ 00000000000000000000000000]
call_ln1309                              (call                ) [ 00000000000000000000000000]
call_ln1340                              (call                ) [ 00000000000000000000000000]
call_ln1316                              (call                ) [ 00000000000000000000000000]
call_ln1347                              (call                ) [ 00000000000000000000000000]
call_ln1325                              (call                ) [ 00000000000000000000000000]
call_ln1356                              (call                ) [ 00000000000000000000000000]
call_ln1364                              (call                ) [ 00000000000000000000000000]
call_ln1376                              (call                ) [ 00000000000000000000000000]
call_ln1388                              (call                ) [ 00000000000000000000000000]
call_ln1400                              (call                ) [ 00000000000000000000000000]
call_ln1412                              (call                ) [ 00000000000000000000000000]
call_ln1428                              (call                ) [ 00000000000000000000000000]
call_ln1444                              (call                ) [ 00000000000000000000000000]
call_ln1420                              (call                ) [ 00000000000000000000000000]
call_ln1436                              (call                ) [ 00000000000000000000000000]
call_ln1453                              (call                ) [ 00000000000000000000000000]
call_ln1463                              (call                ) [ 00000000000000000000000000]
call_ln1472                              (call                ) [ 00000000000000000000000000]
call_ln1482                              (call                ) [ 00000000000000000000000000]
call_ln1490                              (call                ) [ 00000000000000000000000000]
call_ln1499                              (call                ) [ 00000000000000000000000000]
C_c_channel                              (call                ) [ 00000000000000000000000001]
specdataflowpipeline_ln0                 (specdataflowpipeline) [ 00000000000000000000000000]
spectopmodule_ln0                        (spectopmodule       ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specbitsmap_ln0                          (specbitsmap         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specbitsmap_ln0                          (specbitsmap         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specbitsmap_ln0                          (specbitsmap         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty                                    (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_73                                 (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_74                                 (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_75                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1207                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_76                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1210                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_77                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1216                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_78                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1219                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_79                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1225                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_80                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1228                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_81                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1231                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_82                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1234                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_83                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1237                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_84                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1240                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_85                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1243                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_86                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1246                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_87                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1249                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_88                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1252                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_89                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1255                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_90                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1258                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_91                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1261                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_92                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1264                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_93                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1267                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_94                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1270                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_95                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1273                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_96                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1276                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_97                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1282                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_98                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1285                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_99                                 (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1291                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
empty_100                                (specchannel         ) [ 00000000000000000000000000]
specmemcore_ln1294                       (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 00000000000000000000000000]
call_ln1506                              (call                ) [ 00000000000000000000000000]
ret_ln1512                               (ret                 ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L3_in_serialize"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L3_in_serialize"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L3_in"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L3_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_boundary"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_PE_dummy_in10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_wrapper12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_PE_dummy_in"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_wrapper13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_wrapper"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_wrapper"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_boundary"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L3_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L3_out_serialize"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_2_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_2_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_2_0_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_2_1_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="fifo_A_A_IO_L3_in_serialize_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L3_in_serialize/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="fifo_B_B_IO_L3_in_serialize_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L3_in_serialize/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="fifo_C_drain_C_drain_IO_L3_out_serialize_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="fifo_A_A_IO_L2_in_0_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L2_in_0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="fifo_A_A_IO_L2_in_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L2_in_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="fifo_B_B_IO_L2_in_0_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L2_in_0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fifo_B_B_IO_L2_in_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L2_in_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="fifo_A_PE_0_0_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="fifo_A_PE_0_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="fifo_A_PE_0_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="fifo_A_PE_1_0_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="fifo_A_PE_1_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fifo_A_PE_1_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="fifo_B_PE_0_0_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_0_0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="fifo_B_PE_1_0_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_1_0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="fifo_B_PE_2_0_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_2_0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="fifo_B_PE_0_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_0_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="fifo_B_PE_1_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_1_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="fifo_B_PE_2_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_2_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="fifo_C_drain_PE_0_0_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_0_0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="fifo_C_drain_PE_1_0_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_1_0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="fifo_C_drain_PE_0_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_0_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="fifo_C_drain_PE_1_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_1_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_0_0_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="128" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_0_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_1_0_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="128" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_1_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="128" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="fifo_C_drain_C_drain_IO_L2_out_0_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="128" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L2_out_0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="fifo_C_drain_C_drain_IO_L2_out_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="128" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L2_out_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="C_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="B_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="A_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_A_IO_L3_in_serialize_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="512" slack="0"/>
<pin id="321" dir="0" index="2" bw="64" slack="1"/>
<pin id="322" dir="0" index="3" bw="256" slack="1"/>
<pin id="323" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1302/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_B_IO_L3_in_serialize_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="512" slack="0"/>
<pin id="329" dir="0" index="2" bw="64" slack="1"/>
<pin id="330" dir="0" index="3" bw="256" slack="1"/>
<pin id="331" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1333/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_A_IO_L3_in_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="256" slack="3"/>
<pin id="337" dir="0" index="2" bw="256" slack="3"/>
<pin id="338" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1309/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_B_IO_L3_in_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="256" slack="3"/>
<pin id="343" dir="0" index="2" bw="256" slack="3"/>
<pin id="344" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1340/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_A_IO_L2_in_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="256" slack="5"/>
<pin id="349" dir="0" index="2" bw="256" slack="5"/>
<pin id="350" dir="0" index="3" bw="32" slack="5"/>
<pin id="351" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1316/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_B_IO_L2_in_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="256" slack="5"/>
<pin id="356" dir="0" index="2" bw="256" slack="5"/>
<pin id="357" dir="0" index="3" bw="32" slack="5"/>
<pin id="358" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1347/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_A_IO_L2_in_boundary_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="256" slack="7"/>
<pin id="363" dir="0" index="2" bw="32" slack="7"/>
<pin id="364" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1325/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_B_IO_L2_in_boundary_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="256" slack="7"/>
<pin id="369" dir="0" index="2" bw="32" slack="7"/>
<pin id="370" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1356/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_PE_wrapper7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="7"/>
<pin id="375" dir="0" index="2" bw="32" slack="7"/>
<pin id="376" dir="0" index="3" bw="32" slack="7"/>
<pin id="377" dir="0" index="4" bw="32" slack="7"/>
<pin id="378" dir="0" index="5" bw="16" slack="7"/>
<pin id="379" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1364/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_PE_wrapper8_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="9"/>
<pin id="384" dir="0" index="2" bw="32" slack="9"/>
<pin id="385" dir="0" index="3" bw="32" slack="9"/>
<pin id="386" dir="0" index="4" bw="32" slack="9"/>
<pin id="387" dir="0" index="5" bw="16" slack="9"/>
<pin id="388" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1376/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_PE_wrapper9_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="9"/>
<pin id="393" dir="0" index="2" bw="32" slack="9"/>
<pin id="394" dir="0" index="3" bw="32" slack="9"/>
<pin id="395" dir="0" index="4" bw="32" slack="9"/>
<pin id="396" dir="0" index="5" bw="16" slack="9"/>
<pin id="397" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1388/10 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_PE_wrapper_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="11"/>
<pin id="402" dir="0" index="2" bw="32" slack="11"/>
<pin id="403" dir="0" index="3" bw="32" slack="11"/>
<pin id="404" dir="0" index="4" bw="32" slack="11"/>
<pin id="405" dir="0" index="5" bw="16" slack="11"/>
<pin id="406" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1400/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_A_PE_dummy_in10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="11"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1412/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_B_PE_dummy_in11_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="0" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="11"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1428/12 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_C_drain_IO_L1_out_boundary_wrapper12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="128" slack="11"/>
<pin id="421" dir="0" index="2" bw="16" slack="11"/>
<pin id="422" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1444/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_A_PE_dummy_in_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="0" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="13"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1420/14 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_B_PE_dummy_in_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="13"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1436/14 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_C_drain_IO_L1_out_wrapper13_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="128" slack="13"/>
<pin id="437" dir="0" index="2" bw="128" slack="13"/>
<pin id="438" dir="0" index="3" bw="16" slack="13"/>
<pin id="439" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1453/14 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_C_drain_IO_L1_out_boundary_wrapper_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="128" slack="13"/>
<pin id="444" dir="0" index="2" bw="16" slack="13"/>
<pin id="445" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1463/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_C_drain_IO_L1_out_wrapper_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="0" slack="0"/>
<pin id="449" dir="0" index="1" bw="128" slack="15"/>
<pin id="450" dir="0" index="2" bw="128" slack="15"/>
<pin id="451" dir="0" index="3" bw="16" slack="15"/>
<pin id="452" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1472/16 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_C_drain_IO_L2_out_boundary_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="128" slack="17"/>
<pin id="457" dir="0" index="2" bw="128" slack="17"/>
<pin id="458" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1482/18 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_C_drain_IO_L2_out_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="0" slack="0"/>
<pin id="462" dir="0" index="1" bw="128" slack="19"/>
<pin id="463" dir="0" index="2" bw="128" slack="19"/>
<pin id="464" dir="0" index="3" bw="128" slack="19"/>
<pin id="465" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1490/20 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_C_drain_IO_L3_out_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="128" slack="21"/>
<pin id="470" dir="0" index="2" bw="128" slack="21"/>
<pin id="471" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1499/22 "/>
</bind>
</comp>

<comp id="473" class="1004" name="C_c_channel_entry_proc_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="23"/>
<pin id="476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_c_channel/24 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_C_drain_IO_L3_out_serialize_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="512" slack="0"/>
<pin id="481" dir="0" index="2" bw="64" slack="0"/>
<pin id="482" dir="0" index="3" bw="128" slack="23"/>
<pin id="483" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1506/24 "/>
</bind>
</comp>

<comp id="487" class="1005" name="C_read_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="23"/>
<pin id="489" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="B_read_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="497" class="1005" name="A_read_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="fifo_A_A_IO_L3_in_serialize_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="256" slack="1"/>
<pin id="504" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L3_in_serialize "/>
</bind>
</comp>

<comp id="508" class="1005" name="fifo_B_B_IO_L3_in_serialize_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="256" slack="1"/>
<pin id="510" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L3_in_serialize "/>
</bind>
</comp>

<comp id="514" class="1005" name="fifo_C_drain_C_drain_IO_L3_out_serialize_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="128" slack="21"/>
<pin id="516" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize "/>
</bind>
</comp>

<comp id="520" class="1005" name="fifo_A_A_IO_L2_in_0_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="256" slack="3"/>
<pin id="522" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L2_in_0 "/>
</bind>
</comp>

<comp id="526" class="1005" name="fifo_A_A_IO_L2_in_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="256" slack="5"/>
<pin id="528" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L2_in_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="fifo_B_B_IO_L2_in_0_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="256" slack="3"/>
<pin id="534" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L2_in_0 "/>
</bind>
</comp>

<comp id="538" class="1005" name="fifo_B_B_IO_L2_in_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="256" slack="5"/>
<pin id="540" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L2_in_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="fifo_A_PE_0_0_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="5"/>
<pin id="546" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_0 "/>
</bind>
</comp>

<comp id="550" class="1005" name="fifo_A_PE_0_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="7"/>
<pin id="552" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="fifo_A_PE_0_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="9"/>
<pin id="558" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="fifo_A_PE_1_0_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="7"/>
<pin id="564" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_0 "/>
</bind>
</comp>

<comp id="568" class="1005" name="fifo_A_PE_1_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="9"/>
<pin id="570" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="fifo_A_PE_1_2_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="11"/>
<pin id="576" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="fifo_B_PE_0_0_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="5"/>
<pin id="582" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="fifo_B_PE_0_0 "/>
</bind>
</comp>

<comp id="586" class="1005" name="fifo_B_PE_1_0_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="7"/>
<pin id="588" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="fifo_B_PE_1_0 "/>
</bind>
</comp>

<comp id="592" class="1005" name="fifo_B_PE_2_0_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="9"/>
<pin id="594" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="fifo_B_PE_2_0 "/>
</bind>
</comp>

<comp id="598" class="1005" name="fifo_B_PE_0_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="7"/>
<pin id="600" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="fifo_B_PE_0_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="fifo_B_PE_1_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="9"/>
<pin id="606" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="fifo_B_PE_1_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="fifo_B_PE_2_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="11"/>
<pin id="612" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="fifo_B_PE_2_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="fifo_C_drain_PE_0_0_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="7"/>
<pin id="618" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_0_0 "/>
</bind>
</comp>

<comp id="622" class="1005" name="fifo_C_drain_PE_1_0_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="9"/>
<pin id="624" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_1_0 "/>
</bind>
</comp>

<comp id="628" class="1005" name="fifo_C_drain_PE_0_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="9"/>
<pin id="630" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_0_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="fifo_C_drain_PE_1_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="11"/>
<pin id="636" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_1_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_0_0_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="128" slack="13"/>
<pin id="642" dir="1" index="1" bw="128" slack="13"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_0 "/>
</bind>
</comp>

<comp id="646" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_0_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="128" slack="11"/>
<pin id="648" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_1_0_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="128" slack="15"/>
<pin id="654" dir="1" index="1" bw="128" slack="15"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_0 "/>
</bind>
</comp>

<comp id="658" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_1_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="128" slack="13"/>
<pin id="660" dir="1" index="1" bw="128" slack="13"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="fifo_C_drain_C_drain_IO_L2_out_0_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="128" slack="19"/>
<pin id="666" dir="1" index="1" bw="128" slack="19"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L2_out_0 "/>
</bind>
</comp>

<comp id="670" class="1005" name="fifo_C_drain_C_drain_IO_L2_out_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="128" slack="17"/>
<pin id="672" dir="1" index="1" bw="128" slack="17"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L2_out_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="C_c_channel_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="C_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="8" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="389"><net_src comp="34" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="398"><net_src comp="36" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="50" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="466"><net_src comp="58" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="472"><net_src comp="60" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="64" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="4" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="300" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="495"><net_src comp="306" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="500"><net_src comp="312" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="505"><net_src comp="184" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="318" pin=3"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="511"><net_src comp="188" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="326" pin=3"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="517"><net_src comp="192" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="478" pin=3"/></net>

<net id="523"><net_src comp="196" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="529"><net_src comp="200" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="535"><net_src comp="204" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="541"><net_src comp="208" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="547"><net_src comp="212" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="553"><net_src comp="216" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="559"><net_src comp="220" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="565"><net_src comp="224" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="571"><net_src comp="228" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="577"><net_src comp="232" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="583"><net_src comp="236" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="353" pin=3"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="589"><net_src comp="240" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="390" pin=3"/></net>

<net id="595"><net_src comp="244" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="390" pin=4"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="601"><net_src comp="248" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="607"><net_src comp="252" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="399" pin=3"/></net>

<net id="613"><net_src comp="256" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="399" pin=4"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="619"><net_src comp="260" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="372" pin=5"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="625"><net_src comp="264" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="390" pin=5"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="631"><net_src comp="268" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="381" pin=5"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="447" pin=3"/></net>

<net id="637"><net_src comp="272" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="399" pin=5"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="643"><net_src comp="276" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="460" pin=3"/></net>

<net id="649"><net_src comp="280" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="655"><net_src comp="284" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="661"><net_src comp="288" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="667"><net_src comp="292" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="673"><net_src comp="296" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="679"><net_src comp="473" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="478" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_C | {24 25 }
 - Input state : 
	Port: kernel0 : gmem_A | {2 3 }
	Port: kernel0 : gmem_B | {2 3 }
	Port: kernel0 : A | {1 }
	Port: kernel0 : B | {1 }
	Port: kernel0 : C | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		call_ln1506 : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_A_IO_L3_in_serialize_fu_318         |    0    |    0    |  0.774  |   1157  |    46   |
|          |         grp_B_IO_L3_in_serialize_fu_326         |    0    |    0    |  0.774  |   1157  |    46   |
|          |              grp_A_IO_L3_in_fu_334              |    0    |    0    |    0    |    11   |    29   |
|          |              grp_B_IO_L3_in_fu_340              |    0    |    0    |    0    |    11   |    29   |
|          |              grp_A_IO_L2_in_fu_346              |    16   |    0    | 2.35486 |    73   |   339   |
|          |              grp_B_IO_L2_in_fu_353              |    16   |    0    | 2.48629 |    87   |   905   |
|          |          grp_A_IO_L2_in_boundary_fu_360         |    16   |    0    | 2.35486 |    64   |   293   |
|          |          grp_B_IO_L2_in_boundary_fu_366         |    16   |    0    | 2.48629 |    78   |   859   |
|          |              grp_PE_wrapper7_fu_372             |    1    |    2    | 1.58086 |   190   |   493   |
|          |              grp_PE_wrapper8_fu_381             |    1    |    2    | 1.58086 |   190   |   493   |
|          |              grp_PE_wrapper9_fu_390             |    1    |    2    | 1.58086 |   190   |   493   |
|          |              grp_PE_wrapper_fu_399              |    1    |    2    | 1.58086 |   190   |   493   |
|   call   |            grp_A_PE_dummy_in10_fu_408           |    0    |    0    |    0    |    16   |    36   |
|          |            grp_B_PE_dummy_in11_fu_413           |    0    |    0    |    0    |    16   |    36   |
|          | grp_C_drain_IO_L1_out_boundary_wrapper12_fu_418 |    4    |    0    |  0.774  |   160   |   125   |
|          |             grp_A_PE_dummy_in_fu_424            |    0    |    0    |    0    |    16   |    36   |
|          |             grp_B_PE_dummy_in_fu_429            |    0    |    0    |    0    |    16   |    36   |
|          |      grp_C_drain_IO_L1_out_wrapper13_fu_434     |    4    |    0    |  0.774  |   174   |   171   |
|          |  grp_C_drain_IO_L1_out_boundary_wrapper_fu_441  |    4    |    0    |  0.774  |   160   |   125   |
|          |       grp_C_drain_IO_L1_out_wrapper_fu_447      |    4    |    0    |  0.774  |   174   |   171   |
|          |      grp_C_drain_IO_L2_out_boundary_fu_454      |    0    |    0    |    0    |    9    |    27   |
|          |           grp_C_drain_IO_L2_out_fu_460          |    0    |    0    |    0    |    33   |   124   |
|          |           grp_C_drain_IO_L3_out_fu_467          |    0    |    0    |    0    |    10   |    28   |
|          |          C_c_channel_entry_proc_fu_473          |    0    |    0    |    0    |    0    |    0    |
|          |      grp_C_drain_IO_L3_out_serialize_fu_478     |    0    |    0    |  0.774  |   1667  |    35   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                C_read_read_fu_300               |    0    |    0    |    0    |    0    |    0    |
|   read   |                B_read_read_fu_306               |    0    |    0    |    0    |    0    |    0    |
|          |                A_read_read_fu_312               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    84   |    8    | 21.4237 |   5849  |   5468  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------+--------+
|                                                |   FF   |
+------------------------------------------------+--------+
|                 A_read_reg_497                 |   64   |
|                 B_read_reg_492                 |   64   |
|               C_c_channel_reg_676              |   64   |
|                 C_read_reg_487                 |   64   |
|           fifo_A_A_IO_L2_in_0_reg_520          |   256  |
|           fifo_A_A_IO_L2_in_1_reg_526          |   256  |
|       fifo_A_A_IO_L3_in_serialize_reg_502      |   256  |
|              fifo_A_PE_0_0_reg_544             |   32   |
|              fifo_A_PE_0_1_reg_550             |   32   |
|              fifo_A_PE_0_2_reg_556             |   32   |
|              fifo_A_PE_1_0_reg_562             |   32   |
|              fifo_A_PE_1_1_reg_568             |   32   |
|              fifo_A_PE_1_2_reg_574             |   32   |
|           fifo_B_B_IO_L2_in_0_reg_532          |   256  |
|           fifo_B_B_IO_L2_in_1_reg_538          |   256  |
|       fifo_B_B_IO_L3_in_serialize_reg_508      |   256  |
|              fifo_B_PE_0_0_reg_580             |   32   |
|              fifo_B_PE_0_1_reg_598             |   32   |
|              fifo_B_PE_1_0_reg_586             |   32   |
|              fifo_B_PE_1_1_reg_604             |   32   |
|              fifo_B_PE_2_0_reg_592             |   32   |
|              fifo_B_PE_2_1_reg_610             |   32   |
|   fifo_C_drain_C_drain_IO_L1_out_0_0_reg_640   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_0_1_reg_646   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_1_0_reg_652   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_1_1_reg_658   |   128  |
|    fifo_C_drain_C_drain_IO_L2_out_0_reg_664    |   128  |
|    fifo_C_drain_C_drain_IO_L2_out_1_reg_670    |   128  |
|fifo_C_drain_C_drain_IO_L3_out_serialize_reg_514|   128  |
|           fifo_C_drain_PE_0_0_reg_616          |   16   |
|           fifo_C_drain_PE_0_1_reg_628          |   16   |
|           fifo_C_drain_PE_1_0_reg_622          |   16   |
|           fifo_C_drain_PE_1_1_reg_634          |   16   |
+------------------------------------------------+--------+
|                      Total                     |  3136  |
+------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
| grp_C_drain_IO_L3_out_serialize_fu_478 |  p2  |   2  |  64  |   128  ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   128  ||  0.387  ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   84   |    8   |   21   |  5849  |  5468  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  3136  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   84   |    8   |   21   |  8985  |  5477  |
+-----------+--------+--------+--------+--------+--------+
