<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Generates an ISB (instruction synchronization barrier) instruction or equivalent CP15 instruction."><title>__isb in core::arch::aarch64 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-bbd8d786.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="1.95.0" data-rustdoc-version="1.95.0-nightly (39052daf9 2026-01-22)" data-channel="nightly" data-search-js="search-86d08462.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../static.files/storage-f9617a14.js"></script><script defer src="sidebar-items1.95.0.js"></script><script defer src="../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-ffcac47a.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc fn"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">__isb</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../core/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-9a9549ea.svg" alt="logo"></a><h2><a href="../../../core/index.html">core</a><span class="version">1.95.0-nightly</span></h2></div><div class="version">(39052daf9	2026-01-22)</div><div class="sidebar-elems"><div id="rustdoc-modnav"><h2><a href="index.html">In core::<wbr>arch::<wbr>aarch64</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">core</a>::<wbr><a href="../index.html">arch</a>::<wbr><a href="index.html">aarch64</a></div><h1>Function <span class="fn">__isb</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/core/stdarch/crates/core_arch/src/arm_shared/barrier/mod.rs.html#140-145">Source</a> </span></div><pre class="rust item-decl"><code>pub unsafe fn __isb&lt;A&gt;(arg: A)<div class="where">where
    A: Isb,</div></code></pre><span class="item-info"><div class="stab unstable"><span class="emoji">ðŸ”¬</span><span>This is a nightly-only experimental API. (<code>stdarch_arm_barrier</code>&nbsp;<a href="https://github.com/rust-lang/rust/issues/117219">#117219</a>)</span></div><div class="stab portability">Available on <strong>AArch64 or <code>target_arch=arm64ec</code></strong> only.</div></span><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Generates an ISB (instruction synchronization barrier) instruction or equivalent CP15
instruction.</p>
<p>This instruction flushes the processor pipeline fetch buffers, so that following instructions
are fetched from cache or memory.</p>
<p>An ISB is needed after some system maintenance operations. An ISB is also needed before
transferring control to code that has been loaded or modified in memory, for example by an
overlay mechanism or just-in-time code generator.  (Note that if instruction and data caches are
separate, privileged cache maintenance operations would be needed in order to unify the caches.)</p>
<p>The only supported argument for the __isb() intrinsic is 15, corresponding to the SY (full
system) scope of the ISB instruction.</p>
</div></details></section></div></main></body></html>