#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* CapSense_CompCH0_ctComp */
#define CapSense_CompCH0_ctComp__CLK CYREG_CMP0_CLK
#define CapSense_CompCH0_ctComp__CMP_MASK 0x01u
#define CapSense_CompCH0_ctComp__CMP_NUMBER 0
#define CapSense_CompCH0_ctComp__CR CYREG_CMP0_CR
#define CapSense_CompCH0_ctComp__LUT__CR CYREG_LUT0_CR
#define CapSense_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CompCH0_ctComp__LUT__MSK_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__MSK_SHIFT 0
#define CapSense_CompCH0_ctComp__LUT__MX CYREG_LUT0_MX
#define CapSense_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CompCH0_ctComp__LUT__SR_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__SR_SHIFT 0
#define CapSense_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CompCH0_ctComp__PM_ACT_MSK 0x01u
#define CapSense_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CompCH0_ctComp__PM_STBY_MSK 0x01u
#define CapSense_CompCH0_ctComp__SW0 CYREG_CMP0_SW0
#define CapSense_CompCH0_ctComp__SW2 CYREG_CMP0_SW2
#define CapSense_CompCH0_ctComp__SW3 CYREG_CMP0_SW3
#define CapSense_CompCH0_ctComp__SW4 CYREG_CMP0_SW4
#define CapSense_CompCH0_ctComp__SW6 CYREG_CMP0_SW6
#define CapSense_CompCH0_ctComp__TR0 CYREG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TR1 CYREG_CMP0_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define CapSense_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define CapSense_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CompCH0_ctComp__WRK_MASK 0x01u
#define CapSense_CompCH0_ctComp__WRK_SHIFT 0

/* CapSense_IdacCH0_viDAC8 */
#define CapSense_IdacCH0_viDAC8__CR0 CYREG_DAC2_CR0
#define CapSense_IdacCH0_viDAC8__CR1 CYREG_DAC2_CR1
#define CapSense_IdacCH0_viDAC8__D CYREG_DAC2_D
#define CapSense_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_IdacCH0_viDAC8__PM_ACT_MSK 0x04u
#define CapSense_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_IdacCH0_viDAC8__PM_STBY_MSK 0x04u
#define CapSense_IdacCH0_viDAC8__STROBE CYREG_DAC2_STROBE
#define CapSense_IdacCH0_viDAC8__SW0 CYREG_DAC2_SW0
#define CapSense_IdacCH0_viDAC8__SW2 CYREG_DAC2_SW2
#define CapSense_IdacCH0_viDAC8__SW3 CYREG_DAC2_SW3
#define CapSense_IdacCH0_viDAC8__SW4 CYREG_DAC2_SW4
#define CapSense_IdacCH0_viDAC8__TR CYREG_DAC2_TR
#define CapSense_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define CapSense_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define CapSense_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define CapSense_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define CapSense_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define CapSense_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define CapSense_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define CapSense_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define CapSense_IdacCH0_viDAC8__TST CYREG_DAC2_TST

/* LineCounter_CounterUDB */
#define LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define LineCounter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define LineCounter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define LineCounter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define LineCounter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define LineCounter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define LineCounter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define LineCounter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define LineCounter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define LineCounter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define LineCounter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define LineCounter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define LineCounter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define LineCounter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define LineCounter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define LineCounter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define LineCounter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define LineCounter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define LineCounter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define LineCounter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define LineCounter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define LineCounter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB02_A0
#define LineCounter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB02_A1
#define LineCounter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define LineCounter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB02_D0
#define LineCounter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB02_D1
#define LineCounter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define LineCounter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB02_F0
#define LineCounter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB02_F1
#define LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define LineCounter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define LineCounter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB03_A0
#define LineCounter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB03_A1
#define LineCounter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define LineCounter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB03_D0
#define LineCounter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB03_D1
#define LineCounter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LineCounter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define LineCounter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB03_F0
#define LineCounter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB03_F1
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x67u
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* RightButtonInterrupt */
#define RightButtonInterrupt__ES2_PATCH 0
#define RightButtonInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define RightButtonInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define RightButtonInterrupt__INTC_MASK 0x04u
#define RightButtonInterrupt__INTC_NUMBER 2
#define RightButtonInterrupt__INTC_PRIOR_NUM 7
#define RightButtonInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define RightButtonInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define RightButtonInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define RightButtonInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04)

/* SensorTimer_TimerUDB */
#define SensorTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define SensorTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define SensorTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SensorTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SensorTimer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define SensorTimer_TimerUDB_rstSts_stsreg__1__POS 1
#define SensorTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define SensorTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define SensorTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define SensorTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define SensorTimer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define SensorTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define SensorTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SensorTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define SensorTimer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define SensorTimer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define SensorTimer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define SensorTimer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define SensorTimer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define SensorTimer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define SensorTimer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define SensorTimer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define SensorTimer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB06_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB07_A0
#define SensorTimer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB07_A1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB07_D0
#define SensorTimer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB07_D1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB07_F0
#define SensorTimer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB07_F1
#define SensorTimer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SensorTimer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* CapSense_MeasureCH0 */
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B1_UDB04_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B1_UDB04_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B1_UDB04_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B1_UDB04_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B1_UDB04_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B1_UDB04_F1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B1_UDB07_A0
#define CapSense_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B1_UDB07_A1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B1_UDB07_D0
#define CapSense_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B1_UDB07_D1
#define CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define CapSense_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B1_UDB07_F0
#define CapSense_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B1_UDB07_F1
#define CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* LeftButtonInterrupt */
#define LeftButtonInterrupt__ES2_PATCH 0
#define LeftButtonInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define LeftButtonInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define LeftButtonInterrupt__INTC_MASK 0x02u
#define LeftButtonInterrupt__INTC_NUMBER 1
#define LeftButtonInterrupt__INTC_PRIOR_NUM 7
#define LeftButtonInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define LeftButtonInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define LeftButtonInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define LeftButtonInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02)

/* Pin_CompositeSynch */
#define Pin_CompositeSynch__0__MASK 0x20u
#define Pin_CompositeSynch__0__PC CYREG_PRT4_PC5
#define Pin_CompositeSynch__0__PORT 4
#define Pin_CompositeSynch__0__SHIFT 5
#define Pin_CompositeSynch__AG CYREG_PRT4_AG
#define Pin_CompositeSynch__AMUX CYREG_PRT4_AMUX
#define Pin_CompositeSynch__BIE CYREG_PRT4_BIE
#define Pin_CompositeSynch__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_CompositeSynch__BYP CYREG_PRT4_BYP
#define Pin_CompositeSynch__CTL CYREG_PRT4_CTL
#define Pin_CompositeSynch__DM0 CYREG_PRT4_DM0
#define Pin_CompositeSynch__DM1 CYREG_PRT4_DM1
#define Pin_CompositeSynch__DM2 CYREG_PRT4_DM2
#define Pin_CompositeSynch__DR CYREG_PRT4_DR
#define Pin_CompositeSynch__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_CompositeSynch__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_CompositeSynch__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_CompositeSynch__MASK 0x20u
#define Pin_CompositeSynch__PORT 4
#define Pin_CompositeSynch__PRT CYREG_PRT4_PRT
#define Pin_CompositeSynch__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_CompositeSynch__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_CompositeSynch__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_CompositeSynch__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_CompositeSynch__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_CompositeSynch__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_CompositeSynch__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_CompositeSynch__PS CYREG_PRT4_PS
#define Pin_CompositeSynch__SHIFT 5
#define Pin_CompositeSynch__SLW CYREG_PRT4_SLW

/* TapeTimer_TimerUDB */
#define TapeTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TapeTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define TapeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define TapeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define TapeTimer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define TapeTimer_TimerUDB_rstSts_stsreg__1__POS 1
#define TapeTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TapeTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define TapeTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TapeTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define TapeTimer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define TapeTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define TapeTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define TapeTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define TapeTimer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define TapeTimer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define TapeTimer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define TapeTimer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define TapeTimer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define TapeTimer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB11_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB12_A0
#define TapeTimer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB12_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB12_D0
#define TapeTimer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB12_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB12_F0
#define TapeTimer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB12_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB13_A0
#define TapeTimer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB13_A1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB13_D0
#define TapeTimer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB13_D1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define TapeTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define TapeTimer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB13_F0
#define TapeTimer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB13_F1

/* CapSense_ClockGen */
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_REG CYREG_B1_UDB07_CTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_REG CYREG_B1_UDB07_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PERIOD_REG CYREG_B1_UDB07_MSK
#define CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS 4
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB07_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B1_UDB05_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B1_UDB05_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B1_UDB05_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B1_UDB05_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B1_UDB05_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B1_UDB05_F1
#define CapSense_ClockGen_sC8_PRSdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define CapSense_ClockGen_sC8_PRSdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define CapSense_ClockGen_sC8_PRSdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define CapSense_ClockGen_sC8_PRSdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define CapSense_ClockGen_sC8_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define CapSense_ClockGen_sC8_PRSdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define CapSense_ClockGen_sC8_PRSdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define CapSense_ClockGen_sC8_PRSdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define CapSense_ClockGen_sC8_PRSdp_u0__A0_REG CYREG_B1_UDB06_A0
#define CapSense_ClockGen_sC8_PRSdp_u0__A1_REG CYREG_B1_UDB06_A1
#define CapSense_ClockGen_sC8_PRSdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define CapSense_ClockGen_sC8_PRSdp_u0__D0_REG CYREG_B1_UDB06_D0
#define CapSense_ClockGen_sC8_PRSdp_u0__D1_REG CYREG_B1_UDB06_D1
#define CapSense_ClockGen_sC8_PRSdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define CapSense_ClockGen_sC8_PRSdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define CapSense_ClockGen_sC8_PRSdp_u0__F0_REG CYREG_B1_UDB06_F0
#define CapSense_ClockGen_sC8_PRSdp_u0__F1_REG CYREG_B1_UDB06_F1

/* CapSense_IntClock */
#define CapSense_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CapSense_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CapSense_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CapSense_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_IntClock__INDEX 0x00u
#define CapSense_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_IntClock__PM_ACT_MSK 0x01u
#define CapSense_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_IntClock__PM_STBY_MSK 0x01u

/* CapSense_CmodCH0 */
#define CapSense_CmodCH0__0__MASK 0x10u
#define CapSense_CmodCH0__0__PC CYREG_PRT6_PC4
#define CapSense_CmodCH0__0__PORT 6
#define CapSense_CmodCH0__0__SHIFT 4
#define CapSense_CmodCH0__AG CYREG_PRT6_AG
#define CapSense_CmodCH0__AMUX CYREG_PRT6_AMUX
#define CapSense_CmodCH0__BIE CYREG_PRT6_BIE
#define CapSense_CmodCH0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CapSense_CmodCH0__BYP CYREG_PRT6_BYP
#define CapSense_CmodCH0__CTL CYREG_PRT6_CTL
#define CapSense_CmodCH0__Cmod_CH0__MASK 0x10u
#define CapSense_CmodCH0__Cmod_CH0__PC CYREG_PRT6_PC4
#define CapSense_CmodCH0__Cmod_CH0__PORT 6
#define CapSense_CmodCH0__Cmod_CH0__SHIFT 4
#define CapSense_CmodCH0__DM0 CYREG_PRT6_DM0
#define CapSense_CmodCH0__DM1 CYREG_PRT6_DM1
#define CapSense_CmodCH0__DM2 CYREG_PRT6_DM2
#define CapSense_CmodCH0__DR CYREG_PRT6_DR
#define CapSense_CmodCH0__INP_DIS CYREG_PRT6_INP_DIS
#define CapSense_CmodCH0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CapSense_CmodCH0__LCD_EN CYREG_PRT6_LCD_EN
#define CapSense_CmodCH0__PORT 6
#define CapSense_CmodCH0__PRT CYREG_PRT6_PRT
#define CapSense_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CapSense_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CapSense_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CapSense_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CapSense_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CapSense_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CapSense_CmodCH0__PS CYREG_PRT6_PS
#define CapSense_CmodCH0__SLW CYREG_PRT6_SLW

/* CapSense_PortCH0 */
#define CapSense_PortCH0__0__MASK 0x40u
#define CapSense_PortCH0__0__PC CYREG_PRT5_PC6
#define CapSense_PortCH0__0__PORT 5
#define CapSense_PortCH0__0__SHIFT 6
#define CapSense_PortCH0__1__MASK 0x20u
#define CapSense_PortCH0__1__PC CYREG_PRT5_PC5
#define CapSense_PortCH0__1__PORT 5
#define CapSense_PortCH0__1__SHIFT 5
#define CapSense_PortCH0__2__MASK 0x01u
#define CapSense_PortCH0__2__PC CYREG_PRT5_PC0
#define CapSense_PortCH0__2__PORT 5
#define CapSense_PortCH0__2__SHIFT 0
#define CapSense_PortCH0__3__MASK 0x02u
#define CapSense_PortCH0__3__PC CYREG_PRT5_PC1
#define CapSense_PortCH0__3__PORT 5
#define CapSense_PortCH0__3__SHIFT 1
#define CapSense_PortCH0__4__MASK 0x04u
#define CapSense_PortCH0__4__PC CYREG_PRT5_PC2
#define CapSense_PortCH0__4__PORT 5
#define CapSense_PortCH0__4__SHIFT 2
#define CapSense_PortCH0__5__MASK 0x08u
#define CapSense_PortCH0__5__PC CYREG_PRT5_PC3
#define CapSense_PortCH0__5__PORT 5
#define CapSense_PortCH0__5__SHIFT 3
#define CapSense_PortCH0__6__MASK 0x10u
#define CapSense_PortCH0__6__PC CYREG_PRT5_PC4
#define CapSense_PortCH0__6__PORT 5
#define CapSense_PortCH0__6__SHIFT 4
#define CapSense_PortCH0__AG CYREG_PRT5_AG
#define CapSense_PortCH0__AMUX CYREG_PRT5_AMUX
#define CapSense_PortCH0__BIE CYREG_PRT5_BIE
#define CapSense_PortCH0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CapSense_PortCH0__BYP CYREG_PRT5_BYP
#define CapSense_PortCH0__Button0__BTN__MASK 0x40u
#define CapSense_PortCH0__Button0__BTN__PC CYREG_PRT5_PC6
#define CapSense_PortCH0__Button0__BTN__PORT 5
#define CapSense_PortCH0__Button0__BTN__SHIFT 6
#define CapSense_PortCH0__Button1__BTN__MASK 0x20u
#define CapSense_PortCH0__Button1__BTN__PC CYREG_PRT5_PC5
#define CapSense_PortCH0__Button1__BTN__PORT 5
#define CapSense_PortCH0__Button1__BTN__SHIFT 5
#define CapSense_PortCH0__CTL CYREG_PRT5_CTL
#define CapSense_PortCH0__DM0 CYREG_PRT5_DM0
#define CapSense_PortCH0__DM1 CYREG_PRT5_DM1
#define CapSense_PortCH0__DM2 CYREG_PRT5_DM2
#define CapSense_PortCH0__DR CYREG_PRT5_DR
#define CapSense_PortCH0__INP_DIS CYREG_PRT5_INP_DIS
#define CapSense_PortCH0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CapSense_PortCH0__LCD_EN CYREG_PRT5_LCD_EN
#define CapSense_PortCH0__LinearSlider0_e0__LS__MASK 0x01u
#define CapSense_PortCH0__LinearSlider0_e0__LS__PC CYREG_PRT5_PC0
#define CapSense_PortCH0__LinearSlider0_e0__LS__PORT 5
#define CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT 0
#define CapSense_PortCH0__LinearSlider0_e1__LS__MASK 0x02u
#define CapSense_PortCH0__LinearSlider0_e1__LS__PC CYREG_PRT5_PC1
#define CapSense_PortCH0__LinearSlider0_e1__LS__PORT 5
#define CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT 1
#define CapSense_PortCH0__LinearSlider0_e2__LS__MASK 0x04u
#define CapSense_PortCH0__LinearSlider0_e2__LS__PC CYREG_PRT5_PC2
#define CapSense_PortCH0__LinearSlider0_e2__LS__PORT 5
#define CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT 2
#define CapSense_PortCH0__LinearSlider0_e3__LS__MASK 0x08u
#define CapSense_PortCH0__LinearSlider0_e3__LS__PC CYREG_PRT5_PC3
#define CapSense_PortCH0__LinearSlider0_e3__LS__PORT 5
#define CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT 3
#define CapSense_PortCH0__LinearSlider0_e4__LS__MASK 0x10u
#define CapSense_PortCH0__LinearSlider0_e4__LS__PC CYREG_PRT5_PC4
#define CapSense_PortCH0__LinearSlider0_e4__LS__PORT 5
#define CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT 4
#define CapSense_PortCH0__PORT 5
#define CapSense_PortCH0__PRT CYREG_PRT5_PRT
#define CapSense_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CapSense_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CapSense_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CapSense_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CapSense_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CapSense_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CapSense_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CapSense_PortCH0__PS CYREG_PRT5_PS
#define CapSense_PortCH0__SLW CYREG_PRT5_SLW

/* CapSense_BufCH0 */
#define CapSense_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_BufCH0__PM_STBY_MSK 0x10u

/* CapSense_IsrCH0 */
#define CapSense_IsrCH0__ES2_PATCH 0
#define CapSense_IsrCH0__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define CapSense_IsrCH0__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define CapSense_IsrCH0__INTC_MASK 0x20u
#define CapSense_IsrCH0__INTC_NUMBER 5
#define CapSense_IsrCH0__INTC_PRIOR_NUM 7
#define CapSense_IsrCH0__INTC_PRIOR_REG CYREG_INTC_PRIOR5
#define CapSense_IsrCH0__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define CapSense_IsrCH0__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define CapSense_IsrCH0__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Au)

/* MotorPWM_PWMUDB */
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define MotorPWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK 0x2Du
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB15_ST

/* SensorInterrupt */
#define SensorInterrupt__ES2_PATCH 0
#define SensorInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define SensorInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define SensorInterrupt__INTC_MASK 0x08u
#define SensorInterrupt__INTC_NUMBER 3
#define SensorInterrupt__INTC_PRIOR_NUM 7
#define SensorInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define SensorInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define SensorInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define SensorInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06)

/* ServoPWM_PWMUDB */
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ServoPWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define ServoPWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK 0x2Du
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB08_ST

/* FrameInterrupt */
#define FrameInterrupt__ES2_PATCH 0
#define FrameInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define FrameInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define FrameInterrupt__INTC_MASK 0x01u
#define FrameInterrupt__INTC_NUMBER 0
#define FrameInterrupt__INTC_PRIOR_NUM 7
#define FrameInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define FrameInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define FrameInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define FrameInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00)

/* CVComp_ctComp */
#define CVComp_ctComp__CLK CYREG_CMP2_CLK
#define CVComp_ctComp__CMP_MASK 0x04u
#define CVComp_ctComp__CMP_NUMBER 2
#define CVComp_ctComp__CR CYREG_CMP2_CR
#define CVComp_ctComp__LUT__CR CYREG_LUT2_CR
#define CVComp_ctComp__LUT__MSK CYREG_LUT_MSK
#define CVComp_ctComp__LUT__MSK_MASK 0x04u
#define CVComp_ctComp__LUT__MSK_SHIFT 2
#define CVComp_ctComp__LUT__MX CYREG_LUT2_MX
#define CVComp_ctComp__LUT__SR CYREG_LUT_SR
#define CVComp_ctComp__LUT__SR_MASK 0x04u
#define CVComp_ctComp__LUT__SR_SHIFT 2
#define CVComp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CVComp_ctComp__PM_ACT_MSK 0x04u
#define CVComp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CVComp_ctComp__PM_STBY_MSK 0x04u
#define CVComp_ctComp__SW0 CYREG_CMP2_SW0
#define CVComp_ctComp__SW2 CYREG_CMP2_SW2
#define CVComp_ctComp__SW3 CYREG_CMP2_SW3
#define CVComp_ctComp__SW4 CYREG_CMP2_SW4
#define CVComp_ctComp__SW6 CYREG_CMP2_SW6
#define CVComp_ctComp__TR0 CYREG_CMP2_TR0
#define CVComp_ctComp__TR1 CYREG_CMP2_TR1
#define CVComp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define CVComp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define CVComp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define CVComp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define CVComp_ctComp__WRK CYREG_CMP_WRK
#define CVComp_ctComp__WRK_MASK 0x04u
#define CVComp_ctComp__WRK_SHIFT 2

/* Pin_motor_for */
#define Pin_motor_for__0__MASK 0x40u
#define Pin_motor_for__0__PC CYREG_PRT4_PC6
#define Pin_motor_for__0__PORT 4
#define Pin_motor_for__0__SHIFT 6
#define Pin_motor_for__AG CYREG_PRT4_AG
#define Pin_motor_for__AMUX CYREG_PRT4_AMUX
#define Pin_motor_for__BIE CYREG_PRT4_BIE
#define Pin_motor_for__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_motor_for__BYP CYREG_PRT4_BYP
#define Pin_motor_for__CTL CYREG_PRT4_CTL
#define Pin_motor_for__DM0 CYREG_PRT4_DM0
#define Pin_motor_for__DM1 CYREG_PRT4_DM1
#define Pin_motor_for__DM2 CYREG_PRT4_DM2
#define Pin_motor_for__DR CYREG_PRT4_DR
#define Pin_motor_for__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_motor_for__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_motor_for__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_motor_for__MASK 0x40u
#define Pin_motor_for__PORT 4
#define Pin_motor_for__PRT CYREG_PRT4_PRT
#define Pin_motor_for__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_motor_for__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_motor_for__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_motor_for__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_motor_for__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_motor_for__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_motor_for__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_motor_for__PS CYREG_PRT4_PS
#define Pin_motor_for__SHIFT 6
#define Pin_motor_for__SLW CYREG_PRT4_SLW

/* TapeInterrupt */
#define TapeInterrupt__ES2_PATCH 0
#define TapeInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define TapeInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define TapeInterrupt__INTC_MASK 0x10u
#define TapeInterrupt__INTC_NUMBER 4
#define TapeInterrupt__INTC_PRIOR_NUM 7
#define TapeInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define TapeInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define TapeInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define TapeInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08)

/* Button_right */
#define Button_right__0__MASK 0x20u
#define Button_right__0__PC CYREG_IO_PC_PRT15_PC5
#define Button_right__0__PORT 15
#define Button_right__0__SHIFT 5
#define Button_right__AG CYREG_PRT15_AG
#define Button_right__AMUX CYREG_PRT15_AMUX
#define Button_right__BIE CYREG_PRT15_BIE
#define Button_right__BIT_MASK CYREG_PRT15_BIT_MASK
#define Button_right__BYP CYREG_PRT15_BYP
#define Button_right__CTL CYREG_PRT15_CTL
#define Button_right__DM0 CYREG_PRT15_DM0
#define Button_right__DM1 CYREG_PRT15_DM1
#define Button_right__DM2 CYREG_PRT15_DM2
#define Button_right__DR CYREG_PRT15_DR
#define Button_right__INP_DIS CYREG_PRT15_INP_DIS
#define Button_right__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Button_right__LCD_EN CYREG_PRT15_LCD_EN
#define Button_right__MASK 0x20u
#define Button_right__PORT 15
#define Button_right__PRT CYREG_PRT15_PRT
#define Button_right__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Button_right__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Button_right__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Button_right__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Button_right__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Button_right__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Button_right__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Button_right__PS CYREG_PRT15_PS
#define Button_right__SHIFT 5
#define Button_right__SLW CYREG_PRT15_SLW

/* Button_left */
#define Button_left__0__MASK 0x02u
#define Button_left__0__PC CYREG_PRT6_PC1
#define Button_left__0__PORT 6
#define Button_left__0__SHIFT 1
#define Button_left__AG CYREG_PRT6_AG
#define Button_left__AMUX CYREG_PRT6_AMUX
#define Button_left__BIE CYREG_PRT6_BIE
#define Button_left__BIT_MASK CYREG_PRT6_BIT_MASK
#define Button_left__BYP CYREG_PRT6_BYP
#define Button_left__CTL CYREG_PRT6_CTL
#define Button_left__DM0 CYREG_PRT6_DM0
#define Button_left__DM1 CYREG_PRT6_DM1
#define Button_left__DM2 CYREG_PRT6_DM2
#define Button_left__DR CYREG_PRT6_DR
#define Button_left__INP_DIS CYREG_PRT6_INP_DIS
#define Button_left__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Button_left__LCD_EN CYREG_PRT6_LCD_EN
#define Button_left__MASK 0x02u
#define Button_left__PORT 6
#define Button_left__PRT CYREG_PRT6_PRT
#define Button_left__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Button_left__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Button_left__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Button_left__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Button_left__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Button_left__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Button_left__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Button_left__PS CYREG_PRT6_PS
#define Button_left__SHIFT 1
#define Button_left__SLW CYREG_PRT6_SLW

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Pin_Camera */
#define Pin_Camera__0__MASK 0x01u
#define Pin_Camera__0__PC CYREG_PRT4_PC0
#define Pin_Camera__0__PORT 4
#define Pin_Camera__0__SHIFT 0
#define Pin_Camera__AG CYREG_PRT4_AG
#define Pin_Camera__AMUX CYREG_PRT4_AMUX
#define Pin_Camera__BIE CYREG_PRT4_BIE
#define Pin_Camera__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Camera__BYP CYREG_PRT4_BYP
#define Pin_Camera__CTL CYREG_PRT4_CTL
#define Pin_Camera__DM0 CYREG_PRT4_DM0
#define Pin_Camera__DM1 CYREG_PRT4_DM1
#define Pin_Camera__DM2 CYREG_PRT4_DM2
#define Pin_Camera__DR CYREG_PRT4_DR
#define Pin_Camera__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Camera__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Camera__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Camera__MASK 0x01u
#define Pin_Camera__PORT 4
#define Pin_Camera__PRT CYREG_PRT4_PRT
#define Pin_Camera__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Camera__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Camera__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Camera__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Camera__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Camera__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Camera__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Camera__PS CYREG_PRT4_PS
#define Pin_Camera__SHIFT 0
#define Pin_Camera__SLW CYREG_PRT4_SLW

/* Pin_sensor */
#define Pin_sensor__0__MASK 0x04u
#define Pin_sensor__0__PC CYREG_PRT4_PC2
#define Pin_sensor__0__PORT 4
#define Pin_sensor__0__SHIFT 2
#define Pin_sensor__AG CYREG_PRT4_AG
#define Pin_sensor__AMUX CYREG_PRT4_AMUX
#define Pin_sensor__BIE CYREG_PRT4_BIE
#define Pin_sensor__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_sensor__BYP CYREG_PRT4_BYP
#define Pin_sensor__CTL CYREG_PRT4_CTL
#define Pin_sensor__DM0 CYREG_PRT4_DM0
#define Pin_sensor__DM1 CYREG_PRT4_DM1
#define Pin_sensor__DM2 CYREG_PRT4_DM2
#define Pin_sensor__DR CYREG_PRT4_DR
#define Pin_sensor__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_sensor__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_sensor__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_sensor__MASK 0x04u
#define Pin_sensor__PORT 4
#define Pin_sensor__PRT CYREG_PRT4_PRT
#define Pin_sensor__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_sensor__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_sensor__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_sensor__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_sensor__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_sensor__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_sensor__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_sensor__PS CYREG_PRT4_PS
#define Pin_sensor__SHIFT 2
#define Pin_sensor__SLW CYREG_PRT4_SLW

/* Pin_vSynch */
#define Pin_vSynch__0__MASK 0x80u
#define Pin_vSynch__0__PC CYREG_PRT4_PC7
#define Pin_vSynch__0__PORT 4
#define Pin_vSynch__0__SHIFT 7
#define Pin_vSynch__AG CYREG_PRT4_AG
#define Pin_vSynch__AMUX CYREG_PRT4_AMUX
#define Pin_vSynch__BIE CYREG_PRT4_BIE
#define Pin_vSynch__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_vSynch__BYP CYREG_PRT4_BYP
#define Pin_vSynch__CTL CYREG_PRT4_CTL
#define Pin_vSynch__DM0 CYREG_PRT4_DM0
#define Pin_vSynch__DM1 CYREG_PRT4_DM1
#define Pin_vSynch__DM2 CYREG_PRT4_DM2
#define Pin_vSynch__DR CYREG_PRT4_DR
#define Pin_vSynch__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_vSynch__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_vSynch__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_vSynch__MASK 0x80u
#define Pin_vSynch__PORT 4
#define Pin_vSynch__PRT CYREG_PRT4_PRT
#define Pin_vSynch__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_vSynch__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_vSynch__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_vSynch__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_vSynch__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_vSynch__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_vSynch__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_vSynch__PS CYREG_PRT4_PS
#define Pin_vSynch__SHIFT 7
#define Pin_vSynch__SLW CYREG_PRT4_SLW

/* Clock_cam */
#define Clock_cam__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_cam__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_cam__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_cam__CFG2_SRC_SEL_MASK 0x07u
#define Clock_cam__INDEX 0x01u
#define Clock_cam__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_cam__PM_ACT_MSK 0x02u
#define Clock_cam__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_cam__PM_STBY_MSK 0x02u

/* Clock_pwm */
#define Clock_pwm__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_pwm__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_pwm__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_pwm__CFG2_SRC_SEL_MASK 0x07u
#define Clock_pwm__INDEX 0x02u
#define Clock_pwm__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_pwm__PM_ACT_MSK 0x04u
#define Clock_pwm__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_pwm__PM_STBY_MSK 0x04u

/* Pin_servo */
#define Pin_servo__0__MASK 0x04u
#define Pin_servo__0__PC CYREG_PRT12_PC2
#define Pin_servo__0__PORT 12
#define Pin_servo__0__SHIFT 2
#define Pin_servo__AG CYREG_PRT12_AG
#define Pin_servo__BIE CYREG_PRT12_BIE
#define Pin_servo__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_servo__BYP CYREG_PRT12_BYP
#define Pin_servo__DM0 CYREG_PRT12_DM0
#define Pin_servo__DM1 CYREG_PRT12_DM1
#define Pin_servo__DM2 CYREG_PRT12_DM2
#define Pin_servo__DR CYREG_PRT12_DR
#define Pin_servo__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_servo__MASK 0x04u
#define Pin_servo__PORT 12
#define Pin_servo__PRT CYREG_PRT12_PRT
#define Pin_servo__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_servo__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_servo__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_servo__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_servo__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_servo__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_servo__PS CYREG_PRT12_PS
#define Pin_servo__SHIFT 2
#define Pin_servo__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_servo__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_servo__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_servo__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_servo__SLW CYREG_PRT12_SLW

/* Pin_Vref */
#define Pin_Vref__0__MASK 0x20u
#define Pin_Vref__0__PC CYREG_PRT6_PC5
#define Pin_Vref__0__PORT 6
#define Pin_Vref__0__SHIFT 5
#define Pin_Vref__AG CYREG_PRT6_AG
#define Pin_Vref__AMUX CYREG_PRT6_AMUX
#define Pin_Vref__BIE CYREG_PRT6_BIE
#define Pin_Vref__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_Vref__BYP CYREG_PRT6_BYP
#define Pin_Vref__CTL CYREG_PRT6_CTL
#define Pin_Vref__DM0 CYREG_PRT6_DM0
#define Pin_Vref__DM1 CYREG_PRT6_DM1
#define Pin_Vref__DM2 CYREG_PRT6_DM2
#define Pin_Vref__DR CYREG_PRT6_DR
#define Pin_Vref__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_Vref__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_Vref__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_Vref__MASK 0x20u
#define Pin_Vref__PORT 6
#define Pin_Vref__PRT CYREG_PRT6_PRT
#define Pin_Vref__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_Vref__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_Vref__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_Vref__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_Vref__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_Vref__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_Vref__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_Vref__PS CYREG_PRT6_PS
#define Pin_Vref__SHIFT 5
#define Pin_Vref__SLW CYREG_PRT6_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
