
---------- Begin Simulation Statistics ----------
final_tick                               9087444275216                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168841                       # Simulator instruction rate (inst/s)
host_mem_usage                               17019632                       # Number of bytes of host memory used
host_op_rate                                   250696                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    59.23                       # Real time elapsed on the host
host_tick_rate                               78293312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000021                       # Number of instructions simulated
sim_ops                                      14848144                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004637                       # Number of seconds simulated
sim_ticks                                  4637127216                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          21                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               35                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         35                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      7                       # Number of float alu accesses
system.cpu.num_fp_insts                             7                       # number of float instructions
system.cpu.num_fp_register_reads                   17                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   5                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    25                       # Number of integer alu accesses
system.cpu.num_int_insts                           25                       # number of integer instructions
system.cpu.num_int_register_reads                  38                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        21     70.00%     70.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     13.33%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      3.33%     86.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     86.67% # Class of executed instruction
system.cpu.op_class::MemRead                        2      6.67%     93.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     93.33% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%     93.33% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2      6.67%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       134121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        272364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       158142                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           52                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       194519                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       157910                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       158142                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          232                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          243297                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           24342                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1032874                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1628359                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           52                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             243010                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1166485                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts          958                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000005                       # Number of instructions committed
system.switch_cpus.commit.committedOps       14848114                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16677932                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.890285                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.279486                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14101959     84.55%     84.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        48646      0.29%     84.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       364516      2.19%     87.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        97215      0.58%     87.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       376676      2.26%     89.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       267296      1.60%     91.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       182246      1.09%     92.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        72893      0.44%     93.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1166485      6.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16677932                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           12320796                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24302                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           5297670                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2393681                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch           50                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      4848107     32.65%     32.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     32.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     32.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2332928     15.71%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     48.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      2187122     14.73%     63.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      2624550     17.68%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        60753      0.41%     81.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        24302      0.16%     81.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2332928     15.71%     97.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       437424      2.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     14848114                       # Class of committed instruction
system.switch_cpus.commit.refs                2855407                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps              14848114                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.668027                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.668027                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13988958                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       14849876                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           635339                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1660734                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             52                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        392988                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2393786                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 12179                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              461734                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   429                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              243297                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            887127                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15789772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10001209                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             104                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.014586                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       888254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       182252                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.599583                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16678078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.890428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.390571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14476861     86.80%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            72884      0.44%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            24404      0.15%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            62346      0.37%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           196045      1.18%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           267191      1.60%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            24354      0.15%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           156306      0.94%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1397687      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16678078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          19684196                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         11883474                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts           70                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           243059                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.910741                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3198213                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             461734                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g   169.580000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles        12165703                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2393862                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       461761                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     14849147                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2736479                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          220                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      15191417                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          72187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             52                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        122401                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        36939                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         6730                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          168                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           33                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          18204247                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              14848652                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.578271                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10526996                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.890192                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               14848682                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          8960563                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2260509                       # number of integer regfile writes
system.switch_cpus.ipc                       0.599511                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.599511                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       4848745     31.92%     31.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     31.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     31.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2332941     15.36%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      2187130     14.40%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      2624560     17.28%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        60882      0.40%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        24323      0.16%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2675634     17.61%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       437426      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       15191641                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        12776581                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     25440122                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     12320844                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12320860                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              113038                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007441                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               2      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           51      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        60761     53.75%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        52224     46.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2528098                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     21734277                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2527808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2529245                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           14849147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          15191641                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined          958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            5                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16678078                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.910875                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.060396                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13191107     79.09%     79.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       490665      2.94%     82.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       421906      2.53%     84.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       459486      2.76%     87.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       495484      2.97%     90.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       480822      2.88%     93.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       375087      2.25%     95.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       266030      1.60%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497491      2.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16678078                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.910755                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              887127                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2393862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       461761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         3684374                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16680277                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13237954                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      15771546                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         621555                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           803393                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups      32336102                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       14849739                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     15773295                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1833846                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             52                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        802827                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1645                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     19684254                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      8276449                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2395058                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             30360519                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            29698373                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       137711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           26                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       275955                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             26                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24140                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109981                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27342                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27342                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110901                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       410607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       410607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 410607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10392512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10392512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10392512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            138243                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  138243    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              138243                       # Request fanout histogram
system.membus.reqLayer2.occupancy           450185716                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          724224146                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   4637127216                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            110901                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51087                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          220771                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            20                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       110881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           40                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       414158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                414198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10570880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10572160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134147                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1544960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           272391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000095                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009769                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 272365     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     26      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             272391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91696354                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         115275480                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             14178                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       138221                       # number of demand (read+write) misses
system.l2.demand_misses::total                 138244                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       138221                       # number of overall misses
system.l2.overall_misses::total                138244                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1162040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11144989976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11146152016                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1162040                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11144989976                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11146152016                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       138221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               138244                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       138221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              138244                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 68355.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80631.669399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80626.660224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 68355.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80631.669399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80626.660224                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24140                       # number of writebacks
system.l2.writebacks::total                     24140                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       138221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            138238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       138221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           138238                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1065082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10357821476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10358886558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1065082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10357821476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10358886558                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 62651.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74936.670086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74935.159348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 62651.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74936.670086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74935.159348                       # average overall mshr miss latency
system.l2.replacements                         134147                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks        26947                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26947                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26947                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        27342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27343                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1833306306                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1833306306                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        27342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 67050.921878                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67048.469663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1677477542                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1677477542                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 61351.676615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61351.676615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1162040                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1162040                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             20                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 68355.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        58102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1065082                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1065082                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.850000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 62651.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62651.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       110879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          110881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   9311683670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9311683670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       110879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        110881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83980.588479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83979.073692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       110879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       110879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   8680343934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8680343934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78286.636189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78286.636189                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3862.781511                       # Cycle average of tags in use
system.l2.tags.total_refs                      275954                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    138243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.996152                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9082807148480                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.385889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.401953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.168219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3859.825450                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.942340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943062                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2823                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2345883                       # Number of tag accesses
system.l2.tags.data_accesses                  2345883                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      8846080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8847552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1544960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1544960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       138220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              138243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24140                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24140                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             41405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             41405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       234628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1907663859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1907981297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        41405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       234628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           276033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      333171795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            333171795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      333171795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            41405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            41405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       234628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1907663859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2241153092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    138220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091411868                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              256572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22646                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      138237                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24140                       # Number of write requests accepted
system.mem_ctrls.readBursts                    138237                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1456                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2749542214                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  518665224                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5077729768                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19890.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36732.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   108116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                138237                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.567354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   254.685520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.105778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3295      9.95%      9.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13866     41.85%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1492      4.50%     56.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11159     33.68%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          455      1.37%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          442      1.33%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          745      2.25%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          408      1.23%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1269      3.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.148667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.250637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.360224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            317     21.13%     21.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1086     72.40%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           38      2.53%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           17      1.13%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.07%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.13%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           29      1.93%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.07%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.53%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.082000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.412379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1440     96.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.27%     96.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50      3.33%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.33%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8847168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1543872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8847168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1544960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1907.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       332.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1907.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    333.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4637013118                       # Total gap between requests
system.mem_ctrls.avgGap                      28557.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8846080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1543872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 234628.024921540142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1907663859.097369432449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 332937167.363665461540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       138220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       438530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5077291238                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 112993142108                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25795.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     36733.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4680743.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         173816592.768000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         85768086.096000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        455023800.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       59877282.528000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     383542121.759998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2221257058.943998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     190963656.743999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3570248598.839996                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        769.926817                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    402321174                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    154700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4080096042                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         175344257.088000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         86522125.536000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        459901655.136000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       62853594.048000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     383542121.759998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2244745944.672000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     171249954.624000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3584159652.863997                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        772.926747                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    357562118                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    154700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4124855098                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 9082807148000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     4637117216                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       887110                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           887128                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       887110                       # number of overall hits
system.cpu.icache.overall_hits::total          887128                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::total            20                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1185948                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1185948                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1185948                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1185948                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       887127                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       887148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       887127                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       887148                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69761.647059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59297.400000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69761.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59297.400000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1176496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1176496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1176496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1176496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69205.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69205.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69205.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69205.647059                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       887110                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          887128                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1185948                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1185948                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       887127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       887148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69761.647059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59297.400000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1176496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1176496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69205.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69205.647059                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              887148                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44357.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9082807148480                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7097204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7097204                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2407012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2407013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2407012                       # number of overall hits
system.cpu.dcache.overall_hits::total         2407013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       441769                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         441772                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       441769                       # number of overall misses
system.cpu.dcache.overall_misses::total        441772                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  26279744212                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26279744212                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  26279744212                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26279744212                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      2848781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2848785                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2848781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2848785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.155073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.155074                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.155073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.155074                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59487.524503                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59487.120533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59487.524503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59487.120533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4142063                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             49029                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    84.481898                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26947                       # number of writebacks
system.cpu.dcache.writebacks::total             26947                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       303548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       303548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       303548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       303548                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       138221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       138221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       138221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       138221                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11263801894                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11263801894                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11263801894                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11263801894                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.048519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.048519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81491.248754                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81491.248754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81491.248754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81491.248754                       # average overall mshr miss latency
system.cpu.dcache.replacements                 137711                       # number of replacements
system.cpu.dcache.csize                      19047804                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1972629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1972629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       414427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        414429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  24408433916                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24408433916                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2387056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2387058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.173614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.173615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58896.823605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58896.539373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       303548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       303548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       110879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       110879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   9407693194                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9407693194                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.046450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84846.483049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84846.483049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       434383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         434384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        27342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1871310296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1871310296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       461725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       461727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.059217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 68440.871041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68438.367992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        27342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1856108700                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1856108700                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.059217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 67884.891376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67884.891376                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9087444275216                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.259352                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2545236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            138223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.413983                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9082807149870                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.258323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22928503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22928503                       # Number of data accesses

---------- End Simulation Statistics   ----------
