INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/MIPS/MIPS.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/MIPS/MIPS.sim/sim_1/impl/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/MIPS/MIPS.sim/sim_1/impl/func/xsim/tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-3107] analyzing entity 'adder_0'
INFO: [VRFC 10-3107] analyzing entity 'data_mem'
INFO: [VRFC 10-3107] analyzing entity 'flop_r'
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [VRFC 10-3107] analyzing entity 'top'
