#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov 30 03:31:12 2021
# Process ID: 344
# Current directory: C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/synth_1
# Command line: vivado.exe -log Conv_Connection.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Conv_Connection.tcl
# Log file: C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/synth_1/Conv_Connection.vds
# Journal file: C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Conv_Connection.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip/blk_mem_gen_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.cache/ip 
Command: synth_design -top Conv_Connection -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Conv_Connection' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Conv_inputwindow_1' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:32]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:36]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv_inputwindow_1' (1#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:32]
INFO: [Synth 8-638] synthesizing module 'ConvolutionalKernel' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:24]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_C_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: 0 - type: integer 
	Parameter C_C_LATENCY bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_16' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2172' bound to instance 'U0' of component 'xbip_multadd_v3_0_16' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'xbip_multadd_0' (8#1) [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ConvolutionalKernel' (9#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Conv_outputwindow_1' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:37]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Conv_outputwindow_1' (10#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv_Connection' (11#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.629 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1135.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1461.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1461.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[0].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[1].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Conv_kernel/\mult_i[2].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    36|
|3     |DSP48E1 |   216|
|4     |LUT1    |    21|
|5     |LUT2    |   220|
|6     |LUT3    |   169|
|7     |LUT4    |   136|
|8     |LUT5    |   134|
|9     |LUT6    |   479|
|10    |FDRE    |  6992|
|11    |IBUF    |  1571|
|12    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1461.012 ; gain = 325.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1461.012 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1461.012 ; gain = 325.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1461.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1461.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7605a440
INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1461.012 ; gain = 325.383
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/synth_1/Conv_Connection.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Conv_Connection_utilization_synth.rpt -pb Conv_Connection_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 03:33:01 2021...
