Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Oct 27 15:39:04 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : tcm
| Device       : 7k160t-ffg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                57295        0.037        0.000                      0                56894        0.264        0.000                       0                 25285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                 ------------         ----------      --------------
LCLK                                                                                                  {0.000 6.250}        12.500          80.000          
MCLKA                                                                                                 {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH_1                                                                              {0.781 2.344}        3.125           320.000         
  CLKA320                                                                                             {0.000 1.563}        3.125           320.000         
  CLKsys40                                                                                            {0.000 12.500}       25.000          40.000          
  LCLK160_LCLK_PLL                                                                                    {0.000 3.125}        6.250           160.000         
  clkfbout_MMCM320_PH_1                                                                               {0.000 12.500}       25.000          40.000          
  l_fbout                                                                                             {0.000 12.500}       25.000          40.000          
MCLKC                                                                                                 {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH                                                                                {0.781 2.344}        3.125           320.000         
  CLKC320                                                                                             {0.000 1.563}        3.125           320.000         
  clkfbout_MMCM320_PH                                                                                 {0.000 12.500}       25.000          40.000          
MGTCLK                                                                                                {0.000 2.500}        5.000           200.000         
RxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
  RXDataCLK                                                                                           {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                      {0.000 4.167}        8.333           120.005         
SPI                                                                                                   {0.000 50.000}       100.000         10.000          
TxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
eth_refclk                                                                                            {0.000 4.000}        8.000           125.000         
  clk_ipb                                                                                             {0.000 16.000}       32.000          31.250          
  clkfbout_PLL125                                                                                     {0.000 4.000}        8.000           125.000         
  dly_clk                                                                                             {0.000 2.500}        5.000           200.000         
  free_clk                                                                                            {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout_MMCM125ETH                                                                                 {0.000 8.000}        16.000          62.500          
  eth_clk_125                                                                                         {0.000 4.000}        8.000           125.000         
  eth_clk_62_5                                                                                        {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
LCLK                                                                                                                                                                                                                                                   11.251        0.000                       0                     2  
MCLKA                                                                                                      20.631        0.000                      0                  257        0.108        0.000                      0                  257        7.500        0.000                       0                   179  
  CLK320_90_MMCM320_PH_1                                                                                                                                                                                                                                1.776        0.000                       0                     2  
  CLKA320                                                                                                   0.014        0.000                      0                19132        0.058        0.000                      0                19132        0.654        0.000                       0                  8701  
  CLKsys40                                                                                                 19.118        0.000                      0                 4689        0.037        0.000                      0                 4689       12.100        0.000                       0                  2428  
  LCLK160_LCLK_PLL                                                                                          2.338        0.000                      0                    7        0.155        0.000                      0                    7        2.725        0.000                       0                    10  
  clkfbout_MMCM320_PH_1                                                                                                                                                                                                                                24.063        0.000                       0                     2  
  l_fbout                                                                                                                                                                                                                                              23.651        0.000                       0                     3  
MCLKC                                                                                                                                                                                                                                                   7.500        0.000                       0                     1  
  CLK320_90_MMCM320_PH                                                                                                                                                                                                                                  1.776        0.000                       0                     2  
  CLKC320                                                                                                   0.147        0.000                      0                 5531        0.080        0.000                      0                 5531        0.654        0.000                       0                  2639  
  clkfbout_MMCM320_PH                                                                                                                                                                                                                                  24.063        0.000                       0                     2  
MGTCLK                                                                                                      4.049        0.000                      0                    7        0.172        0.000                      0                    7        1.950        0.000                       0                    12  
RxWordCLK                                                                                                   2.622        0.000                      0                  760        0.084        0.000                      0                  760        2.167        0.000                       0                   453  
  RXDataCLK                                                                                                11.682        0.000                      0                  108        0.093        0.000                      0                  108       12.099        0.000                       0                   188  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                                                                        6.984        0.000                       0                     3  
SPI                                                                                                        29.330        0.000                      0                  330        0.139        0.000                      0                  330       49.600        0.000                       0                   172  
TxWordCLK                                                                                                   4.810        0.000                      0                  130        0.095        0.000                      0                  130        3.766        0.000                       0                    46  
eth_refclk                                                                                                  4.279        0.000                      0                  110        0.119        0.000                      0                  110        2.000        0.000                       0                    70  
  clk_ipb                                                                                                  12.640        0.000                      0                14837        0.047        0.000                      0                14837       15.600        0.000                       0                  5304  
  clkfbout_PLL125                                                                                                                                                                                                                                       7.063        0.000                       0                     2  
  dly_clk                                                                                                                                                                                                                                               0.264        0.000                       0                     6  
  free_clk                                                                                                 13.378        0.000                      0                  503        0.093        0.000                      0                  503        7.600        0.000                       0                   280  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK       13.389        0.000                      0                  607        0.091        0.000                      0                  607        7.326        0.000                       0                   220  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout_MMCM125ETH                                                                                                                                                                                                                                  15.063        0.000                       0                     2  
  eth_clk_125                                                                                               1.910        0.000                      0                 9045        0.084        0.000                      0                 9045        3.326        0.000                       0                  4488  
  eth_clk_62_5                                                                                             14.032        0.000                      0                   82        0.152        0.000                      0                   82        7.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
LCLK160_LCLK_PLL  LCLK                    0.054        0.000                      0                    1        0.544        0.000                      0                    1  
CLKsys40          MCLKA                   2.461        0.000                      0                    1                                                                        
MCLKA             CLKA320                 1.836        0.000                      0                    2                                                                        
CLKsys40          CLKA320                 0.285        0.000                      0                  244        0.057        0.000                      0                  210  
CLKC320           CLKA320                 0.715        0.000                      0                  746                                                                        
RXDataCLK         CLKA320                 1.309        0.000                      0                   77                                                                        
CLKA320           CLKsys40                0.430        0.000                      0                  252        0.074        0.000                      0                  218  
MCLKA             LCLK160_LCLK_PLL        2.108        0.000                      0                    2        0.224        0.000                      0                    2  
RXDataCLK         RxWordCLK               3.480        0.000                      0                    1        0.240        0.000                      0                    1  
RxWordCLK         RXDataCLK               4.849        0.000                      0                  161        0.117        0.000                      0                  161  
eth_refclk        clk_ipb                 3.473        0.000                      0                    4        0.801        0.000                      0                    4  
eth_refclk        free_clk                4.931        0.000                      0                   35        0.457        0.000                      0                   35  
eth_clk_62_5      eth_clk_125             6.138        0.000                      0                    1        0.393        0.000                      0                    1  
eth_clk_125       eth_clk_62_5            6.176        0.000                      0                   22        0.108        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKsys40           CLKsys40                21.458        0.000                      0                  137        0.440        0.000                      0                  137  
**async_default**  RxWordCLK          RXDataCLK                2.383        0.000                      0                   13        4.348        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.465        0.000                      0                   73        0.539        0.000                      0                   73  
**async_default**  SPI                SPI                     39.006        0.000                      0                    9       54.391        0.000                      0                    9  
**async_default**  TxWordCLK          TxWordCLK                6.052        0.000                      0                    2        1.009        0.000                      0                    2  
**async_default**  eth_clk_125        eth_clk_125              5.513        0.000                      0                   19        0.484        0.000                      0                   19  
**async_default**  eth_refclk         eth_refclk               5.569        0.000                      0                   17        0.845        0.000                      0                   17  
**async_default**  eth_refclk         free_clk                 5.482        0.000                      0                   16        0.564        0.000                      0                   16  
**default**        CLKA320                                     7.047        0.000                      0                    1                                                                        
**default**        CLKC320                                     7.746        0.000                      0                    1                                                                        
**default**        CLKsys40                                    7.017        0.000                      0                    4                                                                        
**default**        eth_clk_125                                 7.677        0.000                      0                    2                                                                        
**default**        eth_refclk                                  7.731        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  LCLK
  To Clock:  LCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { LCLK_P }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     BUFIO/I  n/a            1.249         12.500      11.251     BUFIO_X1Y6  LB0/I



---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  MCLKA

Setup :            0  Failing Endpoints,  Worst Slack       20.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.631ns  (required time - arrival time)
  Source:                 lfreq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            lpatt_sreg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MCLKA rise@25.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.395ns (10.324%)  route 3.431ns (89.676%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 28.243 - 25.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.266     3.707    clka_BUFG
    SLICE_X67Y99         FDRE                                         r  lfreq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.216     3.923 f  lfreq_cnt_reg[2]/Q
                         net (fo=3, routed)           0.613     4.536    lfreq_cnt_reg[2]
    SLICE_X68Y103        LUT4 (Prop_lut4_I1_O)        0.043     4.579 f  lpatt_sreg[63]_i_9/O
                         net (fo=1, routed)           0.359     4.938    lpatt_sreg[63]_i_9_n_0
    SLICE_X68Y103        LUT5 (Prop_lut5_I4_O)        0.043     4.981 r  lpatt_sreg[63]_i_6/O
                         net (fo=1, routed)           0.322     5.304    lpatt_sreg[63]_i_6_n_0
    SLICE_X69Y102        LUT3 (Prop_lut3_I1_O)        0.043     5.347 r  lpatt_sreg[63]_i_4/O
                         net (fo=114, routed)         0.661     6.008    lfreq_cnt1
    SLICE_X65Y102        LUT4 (Prop_lut4_I3_O)        0.050     6.058 r  lpatt_sreg[63]_i_1/O
                         net (fo=63, routed)          1.476     7.534    lpatt_sreg[63]
    SLICE_X54Y100        FDRE                                         r  lpatt_sreg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCLKA rise edge)     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.999    28.243    clka_BUFG
    SLICE_X54Y100        FDRE                                         r  lpatt_sreg_reg[40]/C
                         clock pessimism              0.209    28.452    
                         clock uncertainty           -0.035    28.417    
    SLICE_X54Y100        FDRE (Setup_fdre_C_CE)      -0.252    28.165    lpatt_sreg_reg[40]
  -------------------------------------------------------------------
                         required time                         28.165    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 20.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 readout_laser_out_ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_laser_out_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLKA rise@0.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.738    clka_BUFG
    SLICE_X63Y84         FDRE                                         r  readout_laser_out_ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.100     1.838 r  readout_laser_out_ff0_reg/Q
                         net (fo=1, routed)           0.055     1.893    readout_laser_out_ff0
    SLICE_X63Y84         FDRE                                         r  readout_laser_out_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.810     2.104    clka_BUFG
    SLICE_X63Y84         FDRE                                         r  readout_laser_out_ff1_reg/C
                         clock pessimism             -0.366     1.738    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.047     1.785    readout_laser_out_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLKA
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKA_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.349         25.000      23.651     BUFGCTRL_X0Y3   clka_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH_1
  To Clock:  CLK320_90_MMCM320_PH_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH_1
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         3.125       1.776      BUFGCTRL_X0Y1    tcma/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKA320
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 tcma/Avg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            C_vertex/T_o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLKA320 rise@6.250ns - CLKA320 rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 3.316ns (56.666%)  route 2.536ns (43.334%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 9.711 - 3.125 ) 
    Source Clock Delay      (SCD):    6.929ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=8699, routed)        1.252     6.929    tcma/CLK320
    SLICE_X74Y77         FDRE                                         r  tcma/Avg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.232     7.161 r  tcma/Avg_reg[6]/Q
                         net (fo=2, routed)           0.224     7.385    MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[6]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      2.468     9.853 r  MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=4, routed)           0.547    10.401    C_vertex/P[1]
    SLICE_X74Y81         LUT4 (Prop_lut4_I1_O)        0.043    10.444 r  C_vertex/V_str_i_46/O
                         net (fo=1, routed)           0.000    10.444    C_vertex/V_str_i_46_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    10.682 r  C_vertex/V_str_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.682    C_vertex/V_str_reg_i_20_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122    10.804 r  C_vertex/V_str_reg_i_7/CO[0]
                         net (fo=1, routed)           0.332    11.135    tcma/V_str_reg_1[0]
    SLICE_X74Y85         LUT6 (Prop_lut6_I5_O)        0.127    11.262 r  tcma/V_str_i_3/O
                         net (fo=1, routed)           0.175    11.438    tcma/V_str_i_3_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.043    11.481 r  tcma/V_str_i_1/O
                         net (fo=2, routed)           0.172    11.653    C_vertex/T_in
    SLICE_X74Y88         LUT6 (Prop_lut6_I2_O)        0.043    11.696 r  C_vertex/T_o_i_1/O
                         net (fo=4, routed)           1.085    12.781    C_vertex/D[0]
    OLOGIC_X1Y98         FDRE                                         r  C_vertex/T_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    6.250     6.250 r  
    AB2                                               0.000     6.250 r  CLKA_P (IN)
                         net (fo=0)                   0.000     6.250    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     7.034 r  CLKA0/O
                         net (fo=1, routed)           1.388     8.422    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.494 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311     9.805    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.870 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572    11.442    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.514 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=8699, routed)        1.322    12.836    C_vertex/CLK320_o
    OLOGIC_X1Y98         FDRE                                         r  C_vertex/T_o_reg/C
                         clock pessimism              0.486    13.322    
                         clock uncertainty           -0.080    13.243    
    OLOGIC_X1Y98         FDRE (Setup_fdre_C_D)       -0.448    12.795    C_vertex/T_o_reg
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            m_crA/m_wr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKA320 rise@0.000ns - CLKA320 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.179ns (67.116%)  route 0.088ns (32.884%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.806ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=8699, routed)        0.602     3.211    m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X47Y99         FDRE                                         r  m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.100     3.311 r  m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[11]/Q
                         net (fo=2, routed)           0.088     3.399    m_crA/m_rd[11]
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     3.478 r  m_crA/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     3.478    m_crA/plusOp_carry__1_n_5
    SLICE_X45Y100        FDRE                                         r  m_crA/m_wr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=8699, routed)        0.748     3.806    m_crA/CLK320
    SLICE_X45Y100        FDRE                                         r  m_crA/m_wr_reg[11]/C
                         clock pessimism             -0.457     3.349    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.071     3.420    m_crA/m_wr_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKA320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.125       1.125      IDELAY_X1Y93     tcma/HDMIA[0].HDMI_RX/IDLY[0].IDLN/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack       19.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.118ns  (required time - arrival time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/Trigger_O_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLKsys40 rise@25.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.477ns (8.762%)  route 4.967ns (91.238%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 31.486 - 25.000 ) 
    Source Clock Delay      (SCD):    6.921ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        1.244     6.921    FitGbtPrg/ltu_rx_decoder_comp/CLKsys40_o
    SLICE_X58Y78         FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/Trigger_O_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.254     7.175 r  FitGbtPrg/ltu_rx_decoder_comp/Trigger_O_reg[17]/Q
                         net (fo=3, routed)           0.602     7.777    FitGbtPrg/ltu_rx_decoder_comp/din[61]
    SLICE_X53Y76         LUT4 (Prop_lut4_I0_O)        0.043     7.820 r  FitGbtPrg/ltu_rx_decoder_comp/trg_fifo_comp_c_i_18/O
                         net (fo=1, routed)           0.175     7.995    FitGbtPrg/ltu_rx_decoder_comp/trg_fifo_comp_c_i_18_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I4_O)        0.043     8.038 r  FitGbtPrg/ltu_rx_decoder_comp/trg_fifo_comp_c_i_15/O
                         net (fo=1, routed)           0.410     8.449    FitGbtPrg/ltu_rx_decoder_comp/trg_fifo_comp_c_i_15_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.043     8.492 r  FitGbtPrg/ltu_rx_decoder_comp/trg_fifo_comp_c_i_6/O
                         net (fo=1, routed)           0.601     9.093    FitGbtPrg/ltu_rx_decoder_comp/trg_fifo_comp_c_i_6_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.043     9.136 r  FitGbtPrg/ltu_rx_decoder_comp/trg_fifo_comp_c_i_1/O
                         net (fo=11, routed)          0.893    10.029    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y79         LUT2 (Prop_lut2_I0_O)        0.051    10.080 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4/O
                         net (fo=45, routed)          2.286    12.366    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X4Y10         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        1.223    31.486    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y10         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.486    31.973    
                         clock uncertainty           -0.108    31.865    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.381    31.484    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.484    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                 19.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.803%)  route 0.158ns (55.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        0.582     3.191    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/CLKsys40_o
    SLICE_X100Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y149       FDRE (Prop_fdre_C_Q)         0.100     3.291 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[3]/Q
                         net (fo=5, routed)           0.158     3.449    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/Q[0]
    SLICE_X100Y150       LUT4 (Prop_lut4_I3_O)        0.028     3.477 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/pll_reset_asserted_i_1/O
                         net (fo=1, routed)           0.000     3.477    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/pll_reset_asserted_i_1_n_0
    SLICE_X100Y150       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        0.771     3.829    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/CLKsys40_o
    SLICE_X100Y150       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/C
                         clock pessimism             -0.449     3.380    
    SLICE_X100Y150       FDRE (Hold_fdre_C_D)         0.060     3.440    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/pll_reset_asserted_reg
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKsys40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.000      19.286     GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2    n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1     tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C                n/a            0.400         12.500      12.100     SLICE_X81Y38        FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         12.500      12.150     SLICE_X63Y78        FitGbtPrg/ltu_rx_decoder_comp/sync_bc_corr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  LCLK160_LCLK_PLL
  To Clock:  LCLK160_LCLK_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 an_t_reg/C
                            (falling edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            l_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (LCLK160_LCLK_PLL rise@6.250ns - LCLK160_LCLK_PLL fall@3.125ns)
  Data Path Delay:        0.690ns  (logic 0.266ns (38.546%)  route 0.424ns (61.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 9.639 - 6.250 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 6.825 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL fall edge)
                                                      3.125     3.125 f  
    AB2                                               0.000     3.125 f  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     4.018 f  CLKA0/O
                         net (fo=1, routed)           1.468     5.486    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     5.566 f  clka_BUFG_inst/O
                         net (fo=178, routed)         1.455     7.021    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.855     5.166 f  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021     6.187    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.095     6.282 f  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.543     6.825    lclk160
    SLICE_X59Y99         FDRE                                         r  an_t_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.223     7.048 r  an_t_reg/Q
                         net (fo=3, routed)           0.424     7.472    an_t
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.043     7.515 r  l_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.515    l_cnt[0]_i_1_n_0
    SLICE_X61Y99         FDRE                                         r  l_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      6.250     6.250 r  
    AB2                                               0.000     6.250 r  CLKA_P (IN)
                         net (fo=0)                   0.000     6.250    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     7.034 r  CLKA0/O
                         net (fo=1, routed)           1.388     8.422    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.494 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.330     9.824    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.679     8.145 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.928     9.073    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.064     9.137 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.502     9.639    lclk160
    SLICE_X61Y99         FDRE                                         r  l_cnt_reg[0]/C
                         clock pessimism              0.270     9.909    
                         clock uncertainty           -0.088     9.822    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)        0.032     9.854    l_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  2.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 a0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            l_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK160_LCLK_PLL rise@0.000ns - LCLK160_LCLK_PLL rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (73.159%)  route 0.058ns (26.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.651     1.795    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.745     1.050 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.426    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.023     1.449 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.290     1.739    lclk160
    SLICE_X61Y99         FDRE                                         r  a0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.091     1.830 r  a0_t_reg/Q
                         net (fo=2, routed)           0.058     1.887    a0_t
    SLICE_X61Y99         LUT4 (Prop_lut4_I2_O)        0.066     1.953 r  l_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.953    l_cnt[1]_i_1_n_0
    SLICE_X61Y99         FDRE                                         r  l_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.881     2.175    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.985     1.190 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.622    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.045     1.667 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.441     2.108    lclk160
    SLICE_X61Y99         FDRE                                         r  l_cnt_reg[1]/C
                         clock pessimism             -0.369     1.739    
    SLICE_X61Y99         FDRE (Hold_fdre_C_D)         0.060     1.799    l_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LCLK160_LCLK_PLL
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Lclk0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFH/I             n/a            1.349         6.250       4.901      BUFHCE_X1Y22    Lclk0/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.250       153.750    PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.125       2.725      SLICE_X61Y99    a0_t_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         3.125       2.775      SLICE_X61Y99    a0_t_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH_1
  To Clock:  clkfbout_MMCM320_PH_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  l_fbout
  To Clock:  l_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         l_fbout
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Lclk0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFH/I             n/a            1.349         25.000      23.651     BUFHCE_X1Y23    lclk_fbH/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLKC
  To Clock:  MCLKC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLKC
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKC_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH
  To Clock:  CLK320_90_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         3.125       1.776      BUFGCTRL_X0Y6    tcmc/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKC320
  To Clock:  CLKC320

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 tcmc/HDMIA[9].HDMI_RX/TTsr_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tcmc/HDMIA[9].HDMI_RX/TD_bpos_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKC320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKC320 rise@3.125ns - CLKC320 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.474ns (17.656%)  route 2.211ns (82.344%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 7.542 - 3.125 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.732     0.732 r  CLKC0/O
                         net (fo=1, routed)           0.962     1.694    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.763 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     3.423    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.080     3.503 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2637, routed)        1.268     4.771    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X75Y53         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/TTsr_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y53         FDRE (Prop_fdre_C_Q)         0.216     4.987 r  tcmc/HDMIA[9].HDMI_RX/TTsr_reg[1][4]/Q
                         net (fo=4, routed)           0.603     5.590    tcmc/HDMIA[9].HDMI_RX/p_0_in69_in
    SLICE_X75Y53         LUT4 (Prop_lut4_I0_O)        0.043     5.633 r  tcmc/HDMIA[9].HDMI_RX/TD_bpos[1]_i_3__18/O
                         net (fo=4, routed)           0.308     5.941    tcmc/HDMIA[9].HDMI_RX/R73_out
    SLICE_X73Y52         LUT6 (Prop_lut6_I4_O)        0.043     5.984 r  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_19__18/O
                         net (fo=2, routed)           0.093     6.076    tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_19__18_n_0
    SLICE_X73Y52         LUT6 (Prop_lut6_I0_O)        0.043     6.119 r  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_18__18/O
                         net (fo=2, routed)           0.334     6.453    tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_18__18_n_0
    SLICE_X74Y53         LUT6 (Prop_lut6_I5_O)        0.043     6.496 f  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_9__18/O
                         net (fo=1, routed)           0.289     6.786    tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_9__18_n_0
    SLICE_X75Y54         LUT6 (Prop_lut6_I0_O)        0.043     6.829 f  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_4__18/O
                         net (fo=3, routed)           0.314     7.143    tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_4__18_n_0
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.043     7.186 r  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_1__18/O
                         net (fo=6, routed)           0.269     7.455    tcmc/HDMIA[9].HDMI_RX/TD_bpos
    SLICE_X70Y54         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/TD_bpos_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKC320 rise edge)    3.125     3.125 r  
    P23                                               0.000     3.125 r  CLKC_P (IN)
                         net (fo=0)                   0.000     3.125    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.657     3.782 r  CLKC0/O
                         net (fo=1, routed)           0.895     4.677    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     4.742 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     6.320    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.392 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2637, routed)        1.150     7.542    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X70Y54         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/TD_bpos_0_reg[0]/C
                         clock pessimism              0.309     7.851    
                         clock uncertainty           -0.080     7.771    
    SLICE_X70Y54         FDRE (Setup_fdre_C_CE)      -0.169     7.602    tcmc/HDMIA[9].HDMI_RX/TD_bpos_0_reg[0]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKC320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKC320 rise@0.000ns - CLKC320 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.697%)  route 0.276ns (68.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  CLKC0/O
                         net (fo=1, routed)           0.503     0.905    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.955 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748     1.703    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.729 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2637, routed)        0.634     2.363    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X17Y50         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.100     2.463 r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[1][2]/Q
                         net (fo=7, routed)           0.276     2.739    tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[1]_211[2]
    SLICE_X17Y49         LUT6 (Prop_lut6_I3_O)        0.028     2.767 r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou[1][5]_i_1__18/O
                         net (fo=1, routed)           0.000     2.767    tcmc/HDMIA[9].HDMI_RX/plusOp__1[5]
    SLICE_X17Y49         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  CLKC0/O
                         net (fo=1, routed)           0.553     1.028    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.081 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811     1.892    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.922 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2637, routed)        0.926     2.848    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X17Y49         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[1][5]/C
                         clock pessimism             -0.221     2.627    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.060     2.687    tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKC320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.426         3.125       0.699      DSP48_X4Y20      MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH
  To Clock:  clkfbout_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         25.000      24.063     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MGTCLK
  To Clock:  MGTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]__0/D
                            (rising edge-triggered cell FDRE clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MGTCLK rise@5.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.914ns = ( 14.914 - 5.000 ) 
    Source Clock Delay      (SCD):    12.212ns
    Clock Pessimism Removal (CPR):    2.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  GTEBUF/O
                         net (fo=2, routed)           9.246    11.381    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/CLKS_I[mgt_clks][mgtRefClk]
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300    11.681 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.531    12.212    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980    13.192 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000    13.192    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     5.000     5.000 r  
    H6                                                0.000     5.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     5.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     6.285 r  GTEBUF/O
                         net (fo=2, routed)           7.877    14.162    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/CLKS_I[mgt_clks][mgtRefClk]
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    14.436 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.478    14.914    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]__0/C
                         clock pessimism              2.298    17.212    
                         clock uncertainty           -0.035    17.177    
    SLICE_X104Y149       FDRE (Setup_fdre_C_D)        0.064    17.241    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]__0
  -------------------------------------------------------------------
                         required time                         17.241    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  4.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTCLK rise@0.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.936ns
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    1.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTEBUF/O
                         net (fo=2, routed)           4.696     5.137    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/CLKS_I[mgt_clks][mgtRefClk]
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     5.227 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.277     5.504    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     5.775 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.775    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTEBUF/O
                         net (fo=2, routed)           5.797     6.529    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/CLKS_I[mgt_clks][mgtRefClk]
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     6.622 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.314     6.936    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -1.432     5.504    
    SLICE_X104Y149       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     5.603    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -5.603    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGTCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MGTCLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I       n/a            1.666         5.000       3.334      BUFR_X1Y11      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X98Y149   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/DONE_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.340ns (26.661%)  route 0.935ns (73.339%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 6.022 - 4.167 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.121     2.026    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X74Y155        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDCE (Prop_fdce_C_Q)         0.254     2.280 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/DONE_O_reg/Q
                         net (fo=2, routed)           0.515     2.795    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/deserializerDone
    SLICE_X73Y156        LUT4 (Prop_lut4_I0_O)        0.043     2.838 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3/O
                         net (fo=1, routed)           0.138     2.976    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3_n_0
    SLICE_X73Y156        LUT4 (Prop_lut4_I3_O)        0.043     3.019 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1/O
                         net (fo=4, routed)           0.282     3.301    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1_n_0
    SLICE_X73Y156        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.998     6.022    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X73Y156        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.125     6.147    
                         clock uncertainty           -0.035     6.111    
    SLICE_X73Y156        FDPE (Setup_fdpe_C_CE)      -0.188     5.923    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  2.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.582     0.943    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X89Y105        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDCE (Prop_fdce_C_Q)         0.100     1.043 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[28]/Q
                         net (fo=1, routed)           0.054     1.097    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg1[28]
    SLICE_X88Y105        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.781     1.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X88Y105        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[28]/C
                         clock pessimism             -0.227     0.954    
    SLICE_X88Y105        FDCE (Hold_fdce_C_D)         0.059     1.013    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.682ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.259ns (37.615%)  route 0.430ns (62.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 14.357 - 12.500 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.121     2.026    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RX_FRAMECLK_O
    SLICE_X75Y154        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.216     2.242 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.257     2.499    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X75Y154        LUT1 (Prop_lut1_I0_O)        0.043     2.542 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.173     2.715    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X75Y155        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    13.285    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    14.599    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    11.806 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    13.284    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.000    14.356    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RX_FRAMECLK_O
    SLICE_X75Y155        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.146    14.502    
                         clock uncertainty           -0.090    14.413    
    SLICE_X75Y155        FDRE (Setup_fdre_C_D)       -0.016    14.397    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 11.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.031%)  route 0.063ns (32.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658     1.019    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    -0.423 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.568     0.929    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X87Y127        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDCE (Prop_fdce_C_Q)         0.100     1.029 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[9]/Q
                         net (fo=2, routed)           0.063     1.092    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/p_17_in
    SLICE_X86Y127        LUT3 (Prop_lut3_I2_O)        0.028     1.120 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O[7]_i_1/O
                         net (fo=1, routed)           0.000     1.120    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/p_40_out[7]
    SLICE_X86Y127        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.765     1.165    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X86Y127        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[7]/C
                         clock pessimism             -0.225     0.940    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.087     1.027    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.349         24.999      23.649     BUFGCTRL_X0Y29   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.499      12.099     SLICE_X82Y108    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X79Y108    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         8.333       6.984      BUFGCTRL_X0Y28   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       29.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.330ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MISO
                            (output port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        5.635ns  (logic 4.385ns (77.815%)  route 1.250ns (22.185%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            10.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    B20                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         1.445    61.445 f  cs1/O
                         net (fo=20, routed)          1.250    62.695    CSi
    D21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.939    65.635 r  miso1/O
                         net (fo=0)                   0.000    65.635    MISO
    D21                                                               r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -5.000    94.965    
  -------------------------------------------------------------------
                         required time                         94.965    
                         arrival time                         -65.635    
  -------------------------------------------------------------------
                         slack                                 29.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SPI_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ldr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPI rise@0.000ns - SPI rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.846%)  route 0.113ns (53.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  sck1/O
                         net (fo=1, routed)           0.704     1.165    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.191 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.542     1.733    SCKi_BUFG
    SLICE_X60Y103        FDRE                                         r  SPI_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.100     1.833 r  SPI_DATA_reg[2]/Q
                         net (fo=11, routed)          0.113     1.946    SPI_DATA_reg_n_0_[2]
    SLICE_X59Y102        FDRE                                         r  ldr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sck1/O
                         net (fo=1, routed)           0.769     1.426    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.456 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.741     2.197    SCKi_BUFG
    SLICE_X59Y102        FDRE                                         r  ldr_reg[3]/C
                         clock pessimism             -0.433     1.764    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.043     1.807    ldr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPI
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         100.000     98.651     BUFGCTRL_X0Y4  SCKi_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X54Y147  mac_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X54Y147  mac_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXDATA[13]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.539ns (18.191%)  route 2.424ns (81.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 10.393 - 8.333 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.343     2.248    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.539     2.787 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[6]
                         net (fo=1, routed)           2.424     5.211    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/doutb[15]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.203    10.393    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.048    10.441    
                         clock uncertainty           -0.035    10.405    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[13])
                                                     -0.385    10.020    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         10.020    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  4.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.253ns (72.172%)  route 0.098ns (27.828%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.584     0.945    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X93Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.100     1.045 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.097     1.142    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X93Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.254 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.255    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X93Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.296 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.296    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_7
    SLICE_X93Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.769     1.169    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X93Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism             -0.039     1.130    
    SLICE_X93Y150        FDRE (Hold_fdre_C_D)         0.071     1.201    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         4.166       3.766      SLICE_X98Y150       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         4.167       3.817      SLICE_X87Y90        FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        4.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 ipbus_module/eth/to_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/to_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.436ns (13.180%)  route 2.872ns (86.820%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 10.279 - 8.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.979ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.527     3.258    ipbus_module/eth/gtrefclk_bufg
    SLICE_X57Y172        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y172        FDRE (Prop_fdre_C_Q)         0.216     3.474 r  ipbus_module/eth/to_cnt_reg[20]/Q
                         net (fo=2, routed)           0.534     4.007    ipbus_module/eth/to_cnt_reg[20]
    SLICE_X56Y168        LUT4 (Prop_lut4_I2_O)        0.043     4.050 f  ipbus_module/eth/to_cnt[0]_i_10/O
                         net (fo=1, routed)           0.224     4.275    ipbus_module/eth/to_cnt[0]_i_10_n_0
    SLICE_X56Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.318 f  ipbus_module/eth/to_cnt[0]_i_7/O
                         net (fo=1, routed)           0.516     4.833    ipbus_module/eth/to_cnt[0]_i_7_n_0
    SLICE_X58Y171        LUT6 (Prop_lut6_I5_O)        0.043     4.876 f  ipbus_module/eth/to_cnt[0]_i_4/O
                         net (fo=2, routed)           0.423     5.300    ipbus_module/eth/to_cnt[0]_i_4_n_0
    SLICE_X58Y170        LUT3 (Prop_lut3_I2_O)        0.043     5.343 r  ipbus_module/eth/rst_cnt[2]_i_2/O
                         net (fo=6, routed)           0.309     5.652    ipbus_module/eth/rst_cnt[2]_i_2_n_0
    SLICE_X59Y171        LUT4 (Prop_lut4_I3_O)        0.048     5.700 r  ipbus_module/eth/to_cnt[0]_i_1/O
                         net (fo=23, routed)          0.865     6.566    ipbus_module/eth/to_cnt[0]_i_1_n_0
    SLICE_X57Y172        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442     9.728    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.064     9.792 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.487    10.279    ipbus_module/eth/gtrefclk_bufg
    SLICE_X57Y172        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/C
                         clock pessimism              0.979    11.258    
                         clock uncertainty           -0.035    11.222    
    SLICE_X57Y172        FDRE (Setup_fdre_C_R)       -0.378    10.844    ipbus_module/eth/to_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  4.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (39.049%)  route 0.228ns (60.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.283     0.884    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y166        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.118     1.002 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=9, routed)           0.228     1.229    ipbus_module/eth/pma_reset
    SLICE_X59Y170        LUT6 (Prop_lut6_I5_O)        0.028     1.257 r  ipbus_module/eth/rst_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.257    ipbus_module/eth/rst_cnt[1]_i_1_n_0
    SLICE_X59Y170        FDRE                                         r  ipbus_module/eth/rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.428     1.370    ipbus_module/eth/gtrefclk_bufg
    SLICE_X59Y170        FDRE                                         r  ipbus_module/eth/rst_cnt_reg[1]/C
                         clock pessimism             -0.291     1.079    
    SLICE_X59Y170        FDRE (Hold_fdre_C_D)         0.060     1.139    ipbus_module/eth/rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETHCLK_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKIN1      n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       12.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.640ns  (required time - arrival time)
  Source:                 MISOA[0]
                            (input port clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        11.208ns  (logic 1.714ns (15.290%)  route 9.495ns (84.710%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=5)
  Input Delay:            10.000ns
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 36.967 - 32.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.995ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.740     3.471    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.540 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                 10.000    13.540    
    J8                                                0.000    13.540 f  MISOA[0] (IN)
                         net (fo=0)                   0.000    13.540    MISOA[0]
    J8                   IBUF (Prop_ibuf_I_O)         1.413    14.952 f  SPI_IO[0].SPI_misoa/O
                         net (fo=3, routed)           4.901    19.853    ipbus_module/ipbus/trans/sm/misoai_0
    SLICE_X65Y117        LUT5 (Prop_lut5_I4_O)        0.043    19.896 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_63/O
                         net (fo=1, routed)           0.088    19.984    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_63_n_0
    SLICE_X65Y117        LUT4 (Prop_lut4_I0_O)        0.043    20.027 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_46/O
                         net (fo=1, routed)           0.742    20.769    ipbus_module/ipbus/trans/sm/DO[24]
    SLICE_X51Y116        LUT6 (Prop_lut6_I1_O)        0.043    20.812 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_33/O
                         net (fo=1, routed)           0.223    21.035    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_33_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I5_O)        0.043    21.078 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_18/O
                         net (fo=1, routed)           0.812    21.890    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_18_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.043    21.933 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_8/O
                         net (fo=1, routed)           0.297    22.230    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_8_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.043    22.273 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_3/O
                         net (fo=2, routed)           0.527    22.800    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_3_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I4_O)        0.043    22.843 r  ipbus_module/ipbus/trans/sm/ram_reg_6_i_4/O
                         net (fo=1, routed)           1.905    24.748    ipbus_module/ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    K6                                                0.000    32.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    32.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    33.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    33.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    33.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    34.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    34.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.277    35.822    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072    35.894 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5302, routed)        1.074    36.967    ipbus_module/ipbus/udp_if/ipbus_tx_ram/CLK
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.995    37.962    
                         clock uncertainty           -0.085    37.877    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    37.388    ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         37.388    
                         arrival time                         -24.748    
  -------------------------------------------------------------------
                         slack                                 12.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 PM_SC[2].pm_spiA/Dreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            PM_SC[2].pm_spiA/Dreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.124%)  route 0.169ns (56.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.347     0.948    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.998 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.577    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.603 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5302, routed)        0.542     2.145    PM_SC[2].pm_spiA/clkout1
    SLICE_X55Y109        FDRE                                         r  PM_SC[2].pm_spiA/Dreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.100     2.245 r  PM_SC[2].pm_spiA/Dreg_reg[18]/Q
                         net (fo=4, routed)           0.169     2.413    PM_SC[2].pm_spiA/din[18]
    SLICE_X57Y111        LUT5 (Prop_lut5_I4_O)        0.028     2.441 r  PM_SC[2].pm_spiA/Dreg[19]_i_1__3/O
                         net (fo=1, routed)           0.000     2.441    PM_SC[2].pm_spiA/Dreg[19]_i_1__3_n_0
    SLICE_X57Y111        FDRE                                         r  PM_SC[2].pm_spiA/Dreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.642     2.146    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     2.176 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5302, routed)        0.740     2.916    PM_SC[2].pm_spiA/clkout1
    SLICE_X57Y111        FDRE                                         r  PM_SC[2].pm_spiA/Dreg_reg[19]/C
                         clock pessimism             -0.581     2.335    
    SLICE_X57Y111        FDRE (Hold_fdre_C_D)         0.060     2.395    PM_SC[2].pm_spiA/Dreg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK         n/a            10.000        32.000      22.000     ICAP_X0Y1       fl_upg/icp/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.400         16.000      15.600     SLICE_X55Y135   PM_SC[9].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         16.000      15.650     SLICE_X53Y139   PM_SC[9].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL125
  To Clock:  clkfbout_PLL125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            0.937         8.000       7.063      PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dly_clk
  To Clock:  dly_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dly_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDL1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDL1/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  free_clk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.378ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (free_clk rise@16.000ns - free_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.345ns (14.813%)  route 1.984ns (85.187%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 20.043 - 16.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    1.142ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.740     3.471    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.540 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.029     4.569    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.095     4.664 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.544     5.208    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X63Y163        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.216     5.424 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[26]/Q
                         net (fo=2, routed)           0.620     6.043    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[26]
    SLICE_X62Y160        LUT4 (Prop_lut4_I3_O)        0.043     6.086 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_9/O
                         net (fo=1, routed)           0.352     6.438    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_9_n_0
    SLICE_X62Y160        LUT5 (Prop_lut5_I4_O)        0.043     6.481 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_4/O
                         net (fo=2, routed)           0.436     6.917    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_4_n_0
    SLICE_X62Y161        LUT4 (Prop_lut4_I1_O)        0.043     6.960 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_1/O
                         net (fo=32, routed)          0.577     7.537    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count
    SLICE_X63Y164        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.500    20.043    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X63Y164        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                         clock pessimism              1.142    21.185    
                         clock uncertainty           -0.076    21.108    
    SLICE_X63Y164        FDRE (Setup_fdre_C_CE)      -0.194    20.914    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]
  -------------------------------------------------------------------
                         required time                         20.914    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 13.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - free_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.145%)  route 0.063ns (32.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.347     0.948    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.998 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.380     1.378    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     1.401 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.289     1.690    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X63Y165        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y165        FDRE (Prop_fdre_C_Q)         0.100     1.790 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/Q
                         net (fo=3, routed)           0.063     1.852    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/Q[1]
    SLICE_X62Y165        LUT5 (Prop_lut5_I1_O)        0.028     1.880 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/mmcm_lock_reclocked_i_1/O
                         net (fo=1, routed)           0.000     1.880    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked_n_0
    SLICE_X62Y165        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.437     2.422    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X62Y165        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                         clock pessimism             -0.721     1.701    
    SLICE_X62Y165        FDRE (Hold_fdre_C_D)         0.087     1.788    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         free_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1             n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X56Y175       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X65Y170       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       13.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.389ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@16.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.319ns (13.793%)  route 1.994ns (86.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.046ns = ( 17.046 - 16.000 ) 
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.532     1.127    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X61Y180        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y180        FDPE (Prop_fdpe_C_Q)         0.198     1.325 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.469     1.794    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X59Y183        LUT2 (Prop_lut2_I0_O)        0.121     1.915 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          1.524     3.440    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X78Y178        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.540    17.046    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X78Y178        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/C
                         clock pessimism              0.089    17.135    
                         clock uncertainty           -0.035    17.100    
    SLICE_X78Y178        FDRE (Setup_fdre_C_R)       -0.271    16.829    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 13.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.464%)  route 0.105ns (53.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.288     0.447    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X65Y183        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y183        FDRE (Prop_fdre_C_Q)         0.091     0.538 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.105     0.643    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/DIB
    SLICE_X64Y183        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.436     0.645    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X64Y183        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.187     0.458    
    SLICE_X64Y183        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     0.552    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Fast    RAMD64E/CLK             n/a            0.674         8.000       7.326      SLICE_X58Y184       ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK             n/a            0.674         8.000       7.326      SLICE_X58Y184       ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM125ETH
  To Clock:  clkfbout_MMCM125ETH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM125ETH
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         16.000      15.063     MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        1.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.150ns (19.128%)  route 4.862ns (80.872%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 10.752 - 8.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.545     3.054    ipbus_module/ipbus/udp_if/clkout2
    SLICE_X39Y181        FDRE                                         r  ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_fdre_C_Q)         0.198     3.252 f  ipbus_module/ipbus/udp_if/my_rx_valid_reg/Q
                         net (fo=269, routed)         2.083     5.335    ipbus_module/ipbus/udp_if/rx_reset_block/my_rx_valid
    SLICE_X4Y156         LUT2 (Prop_lut2_I1_O)        0.121     5.456 r  ipbus_module/ipbus/udp_if/rx_reset_block/set_addr_i_1__3/O
                         net (fo=762, routed)         1.383     6.839    ipbus_module/ipbus/udp_if/primary_mode.ping/cksum_pending_reg_0
    SLICE_X37Y157        LUT3 (Prop_lut3_I2_O)        0.052     6.891 r  ipbus_module/ipbus/udp_if/primary_mode.ping/low_addr_i_i_2/O
                         net (fo=6, routed)           0.513     7.405    ipbus_module/ipbus/udp_if/primary_mode.ping/set_addr_buf1
    SLICE_X39Y153        LUT5 (Prop_lut5_I3_O)        0.131     7.536 r  ipbus_module/ipbus/udp_if/primary_mode.ping/addr_int[1]_i_2__0/O
                         net (fo=2, routed)           0.322     7.857    ipbus_module/ipbus/udp_if/primary_mode.ping/addr_int[1]_i_2__0_n_0
    SLICE_X42Y153        LUT5 (Prop_lut5_I0_O)        0.043     7.900 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.900    ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr[4]_i_5_n_0
    SLICE_X42Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.138 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.138    ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[4]_i_1_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.188 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.188    ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[8]_i_1_n_0
    SLICE_X42Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     8.342 f  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.317     8.659    ipbus_module/ipbus/udp_if/primary_mode.ping/plusOp[12]
    SLICE_X43Y155        LUT4 (Prop_lut4_I0_O)        0.120     8.779 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_2/O
                         net (fo=1, routed)           0.244     9.023    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_2_n_0
    SLICE_X41Y154        LUT4 (Prop_lut4_I0_O)        0.043     9.066 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_1/O
                         net (fo=1, routed)           0.000     9.066    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_1_n_0
    SLICE_X41Y154        FDRE                                         r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.513    10.752    ipbus_module/ipbus/udp_if/primary_mode.ping/clkout2
    SLICE_X41Y154        FDRE                                         r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/C
                         clock pessimism              0.270    11.022    
                         clock uncertainty           -0.077    10.945    
    SLICE_X41Y154        FDRE (Setup_fdre_C_D)        0.031    10.976    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg
  -------------------------------------------------------------------
                         required time                         10.976    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  1.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus_module/ipbus/udp_if/payload/payload_len_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/payload/buf_to_load_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.328     1.263    ipbus_module/ipbus/udp_if/payload/clkout2
    SLICE_X17Y154        FDRE                                         r  ipbus_module/ipbus/udp_if/payload/payload_len_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y154        FDRE (Prop_fdre_C_Q)         0.100     1.363 r  ipbus_module/ipbus/udp_if/payload/payload_len_reg[7]/Q
                         net (fo=1, routed)           0.054     1.417    ipbus_module/ipbus/udp_if/payload/payload_len[7]
    SLICE_X16Y154        LUT6 (Prop_lut6_I1_O)        0.028     1.445 r  ipbus_module/ipbus/udp_if/payload/buf_to_load_int[7]_i_1__0/O
                         net (fo=2, routed)           0.000     1.445    ipbus_module/ipbus/udp_if/payload/buf_to_load_int[7]_i_1__0_n_0
    SLICE_X16Y154        FDRE                                         r  ipbus_module/ipbus/udp_if/payload/buf_to_load_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.479     1.704    ipbus_module/ipbus/udp_if/payload/clkout2
    SLICE_X16Y154        FDRE                                         r  ipbus_module/ipbus/udp_if/payload/buf_to_load_int_reg[7]/C
                         clock pessimism             -0.430     1.274    
    SLICE_X16Y154        FDRE (Hold_fdre_C_D)         0.087     1.361    ipbus_module/ipbus/udp_if/payload/buf_to_load_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         8.000       6.107      RAMB36_X2Y32     ipbus_module/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         4.000       3.326      SLICE_X42Y188    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         4.000       3.326      SLICE_X40Y188    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack       14.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.032ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.345ns (20.655%)  route 1.325ns (79.345%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 18.732 - 16.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.531     3.040    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X60Y170        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y170        FDRE (Prop_fdre_C_Q)         0.216     3.256 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.525     3.781    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X61Y168        LUT5 (Prop_lut5_I1_O)        0.043     3.824 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.410     4.234    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X61Y168        LUT4 (Prop_lut4_I1_O)        0.043     4.277 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.092     4.369    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X61Y168        LUT2 (Prop_lut2_I0_O)        0.043     4.412 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     4.710    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X60Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669    17.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    17.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935    18.175    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.064    18.239 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.493    18.732    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X60Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.289    19.021    
                         clock uncertainty           -0.085    18.936    
    SLICE_X60Y168        FDRE (Setup_fdre_C_CE)      -0.194    18.742    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 14.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.494%)  route 0.055ns (37.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.283     1.218    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X56Y166        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y166        FDPE (Prop_fdpe_C_Q)         0.091     1.309 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.055     1.364    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X56Y166        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.432     1.657    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X56Y166        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.439     1.218    
    SLICE_X56Y166        FDPE (Hold_fdpe_C_D)        -0.006     1.212    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_62_5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         8.000       7.600      SLICE_X61Y165       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         8.000       7.650      SLICE_X78Y167       ipbus_module/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  LCLK160_LCLK_PLL
  To Clock:  LCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 las_o_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            lasi_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             LCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        0.520ns  (logic 0.216ns (41.557%)  route 0.304ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns
  Timing Exception:       MaxDelay Path 2.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.455     3.896    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.855     2.041 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021     3.062    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.095     3.157 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.655     3.812    lclk160
    SLICE_X109Y53        FDRE                                         r  las_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.216     4.028 r  las_o_reg/Q
                         net (fo=1, routed)           0.304     4.332    las_o
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    AC9                                               0.000     2.900 r  LCLK_P (IN)
                         net (fo=0)                   0.000     2.900    LCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.763     3.663 r  CLKL0/O
                         net (fo=1, routed)           0.270     3.933    LCLKI
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.930     4.863 r  LB0/O
                         net (fo=1, routed)           0.256     5.119    LCLK
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/C
                         clock pessimism              0.000     5.119    
                         clock uncertainty           -0.285     4.834    
    OLOGIC_X1Y52         FDRE (Setup_fdre_C_D)       -0.448     4.386    lasi_reg
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  0.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 las_o_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            lasi_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             LCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK rise@0.000ns - LCLK160_LCLK_PLL rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.872%)  route 0.179ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.651     1.795    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.745     1.050 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.426    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.023     1.449 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.359     1.808    lclk160
    SLICE_X109Y53        FDRE                                         r  las_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.100     1.908 r  las_o_reg/Q
                         net (fo=1, routed)           0.179     2.087    las_o
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK rise edge)       0.000     0.000 r  
    AC9                                               0.000     0.000 r  LCLK_P (IN)
                         net (fo=0)                   0.000     0.000    LCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  CLKL0/O
                         net (fo=1, routed)           0.217     0.695    LCLKI
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.506     1.201 r  LB0/O
                         net (fo=1, routed)           0.144     1.345    LCLK
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/C
                         clock pessimism              0.000     1.345    
                         clock uncertainty            0.285     1.630    
    OLOGIC_X1Y52         FDRE (Hold_fdre_C_D)        -0.087     1.543    lasi_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  MCLKA

Setup :            0  Failing Endpoints,  Worst Slack        2.461ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 readout_laser_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_laser_out_ff0_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.528ns  (logic 0.254ns (48.145%)  route 0.274ns (51.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83                                      0.000     0.000 r  readout_laser_out_reg/C
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  readout_laser_out_reg/Q
                         net (fo=1, routed)           0.274     0.528    readout_laser_out
    SLICE_X63Y84         FDRE                                         r  readout_laser_out_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X63Y84         FDRE (Setup_fdre_C_D)       -0.011     2.989    readout_laser_out_ff0_reg
  -------------------------------------------------------------------
                         required time                          2.989    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  2.461    





---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        1.836ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 tblock_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tblock1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.163ns  (logic 0.216ns (18.567%)  route 0.947ns (81.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87                                      0.000     0.000 r  tblock_reg/C
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  tblock_reg/Q
                         net (fo=1, routed)           0.947     1.163    tblock
    SLICE_X55Y87         FDRE                                         r  tblock1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)       -0.001     2.999    tblock1_reg
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  1.836    





---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKA320 rise@3.125ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.216ns (8.947%)  route 2.198ns (91.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 9.548 - 3.125 ) 
    Source Clock Delay      (SCD):    6.927ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        1.250     6.927    FitGbtPrg/Reset_Generator_comp/CLKsys40_o
    SLICE_X65Y71         FDSE                                         r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDSE (Prop_fdse_C_Q)         0.216     7.143 r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/Q
                         net (fo=143, routed)         2.198     9.341    FitGbtPrg/Reset_Generator_comp/Reset_DClk_O
    SLICE_X27Y55         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    3.125     3.125 r  
    AB2                                               0.000     3.125 r  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     3.909 r  CLKA0/O
                         net (fo=1, routed)           1.388     5.297    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.369 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311     6.680    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.745 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     8.317    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.389 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=8699, routed)        1.159     9.548    FitGbtPrg/Reset_Generator_comp/CLK320_o
    SLICE_X27Y55         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_4/C
                         clock pessimism              0.325     9.873    
                         clock uncertainty           -0.228     9.645    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)       -0.019     9.626    FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_4
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/sync_orbit_corr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Orbit_ID_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKA320 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.192ns (28.882%)  route 0.473ns (71.118%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        0.594     3.203    FitGbtPrg/ltu_rx_decoder_comp/CLKsys40_o
    SLICE_X70Y83         FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/sync_orbit_corr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.118     3.321 r  FitGbtPrg/ltu_rx_decoder_comp/sync_orbit_corr_reg[27]/Q
                         net (fo=2, routed)           0.473     3.794    FitGbtPrg/ltu_rx_decoder_comp/sync_orbit_corr_reg[31]_1[27]
    SLICE_X76Y85         LUT3 (Prop_lut3_I0_O)        0.028     3.822 r  FitGbtPrg/ltu_rx_decoder_comp/Orbit_ID[24]_i_2/O
                         net (fo=1, routed)           0.000     3.822    FitGbtPrg/ltu_rx_decoder_comp/Orbit_ID[24]_i_2_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     3.868 r  FitGbtPrg/ltu_rx_decoder_comp/Orbit_ID_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.868    FitGbtPrg_n_54
    SLICE_X76Y85         FDRE                                         r  Orbit_ID_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=8699, routed)        0.815     3.873    CLK320A
    SLICE_X76Y85         FDRE                                         r  Orbit_ID_reg[27]/C
                         clock pessimism             -0.382     3.491    
                         clock uncertainty            0.228     3.719    
    SLICE_X76Y85         FDRE (Hold_fdre_C_D)         0.092     3.811    Orbit_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  CLKC320
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 tcmc/Nchan_A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Nchan_C2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.261ns  (logic 0.259ns (11.456%)  route 2.002ns (88.544%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54                                      0.000     0.000 r  tcmc/Nchan_A_reg[3]/C
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  tcmc/Nchan_A_reg[3]/Q
                         net (fo=5, routed)           1.709     1.925    tcmc/Nchan_C0[3]
    SLICE_X88Y93         LUT4 (Prop_lut4_I3_O)        0.043     1.968 r  tcmc/Nchan_C1[3]_i_1/O
                         net (fo=2, routed)           0.293     2.261    Nchan_C[3]
    SLICE_X89Y93         FDRE                                         r  Nchan_C2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X89Y93         FDRE (Setup_fdre_C_D)       -0.024     2.976    Nchan_C2_reg[3]
  -------------------------------------------------------------------
                         required time                          2.976    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  0.715    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        1.309ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.712ns  (logic 0.254ns (35.684%)  route 0.458ns (64.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90                                      0.000     0.000 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/Q
                         net (fo=2, routed)           0.458     0.712    FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg
    SLICE_X78Y90         FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X78Y90         FDRE (Setup_fdre_C_D)        0.021     2.021    FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg
  -------------------------------------------------------------------
                         required time                          2.021    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  1.309    





---------------------------------------------------------------------------------------------------
From Clock:  CLKA320
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKsys40 rise@25.000ns - CLKA320 rise@21.875ns)
  Data Path Delay:        2.164ns  (logic 0.520ns (24.032%)  route 1.644ns (75.968%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 31.407 - 25.000 ) 
    Source Clock Delay      (SCD):    6.938ns = ( 28.813 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)   21.875    21.875 r  
    AB2                                               0.000    21.875 r  CLKA_P (IN)
                         net (fo=0)                   0.000    21.875    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893    22.768 r  CLKA0/O
                         net (fo=1, routed)           1.468    24.236    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    24.316 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435    25.751    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    25.820 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    27.472    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.552 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=8699, routed)        1.261    28.813    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X54Y53         FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.254    29.067 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/Q
                         net (fo=3, routed)           1.004    30.071    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_105
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.043    30.114 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_16/O
                         net (fo=1, routed)           0.000    30.114    FitGbtPrg_n_179
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173    30.287 r  Event_Selector_comp/fifo_cnt_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.287    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]_0[0]
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.640    30.977    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X55Y58         FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        1.143    31.407    FitGbtPrg/Event_Selector_comp/CLKsys40_o
    SLICE_X55Y58         FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/C
                         clock pessimism              0.325    31.732    
                         clock uncertainty           -0.228    31.504    
    SLICE_X55Y58         FDRE (Setup_fdre_C_CE)      -0.097    31.407    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]
  -------------------------------------------------------------------
                         required time                         31.407    
                         arrival time                         -30.977    
  -------------------------------------------------------------------
                         slack                                  0.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/drop_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKA320 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.100ns (16.043%)  route 0.523ns (83.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=8699, routed)        0.594     3.203    FitGbtPrg/Event_Selector_comp/CLK320_o
    SLICE_X32Y72         FDRE                                         r  FitGbtPrg/Event_Selector_comp/drop_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.100     3.303 r  FitGbtPrg/Event_Selector_comp/drop_counter_reg[9]/Q
                         net (fo=3, routed)           0.523     3.826    FitGbtPrg/Event_Selector_comp/drop_counter_reg[9]
    SLICE_X36Y72         FDRE                                         r  FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        0.810     3.868    FitGbtPrg/Event_Selector_comp/CLKsys40_o
    SLICE_X36Y72         FDRE                                         r  FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[9]/C
                         clock pessimism             -0.382     3.486    
                         clock uncertainty            0.228     3.714    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.038     3.752    FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  LCLK160_LCLK_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 a_t_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            an_t_reg/D
                            (falling edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (LCLK160_LCLK_PLL fall@3.125ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.254ns (42.287%)  route 0.347ns (57.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 6.512 - 3.125 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.259     3.700    clka_BUFG
    SLICE_X58Y99         FDRE                                         r  a_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.254     3.954 r  a_t_reg/Q
                         net (fo=2, routed)           0.347     4.301    a_t
    SLICE_X59Y99         FDRE                                         r  an_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL fall edge)
                                                      3.125     3.125 f  
    AB2                                               0.000     3.125 f  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     3.909 f  CLKA0/O
                         net (fo=1, routed)           1.388     5.297    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.369 f  clka_BUFG_inst/O
                         net (fo=178, routed)         1.330     6.699    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.679     5.020 f  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.928     5.948    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.064     6.012 f  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.500     6.512    lclk160
    SLICE_X59Y99         FDRE                                         r  an_t_reg/C  (IS_INVERTED)
                         clock pessimism              0.197     6.709    
                         clock uncertainty           -0.285     6.425    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)       -0.016     6.409    an_t_reg
  -------------------------------------------------------------------
                         required time                          6.409    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  2.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 l_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            l_on_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK160_LCLK_PLL rise@0.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.174ns (22.037%)  route 0.616ns (77.963%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.738    clka_BUFG
    SLICE_X58Y99         FDRE                                         r  l_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.118     1.856 r  l_on1_reg/Q
                         net (fo=1, routed)           0.416     2.272    l_on1
    SLICE_X59Y99         LUT5 (Prop_lut5_I2_O)        0.028     2.300 r  l_on_i_2/O
                         net (fo=1, routed)           0.200     2.499    l_on_i_2_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.028     2.527 r  l_on_i_1/O
                         net (fo=1, routed)           0.000     2.527    l_on_i_1_n_0
    SLICE_X61Y99         FDRE                                         r  l_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.881     2.175    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.985     1.190 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.622    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.045     1.667 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.441     2.108    lclk160
    SLICE_X61Y99         FDRE                                         r  l_on_reg/C
                         clock pessimism             -0.150     1.958    
                         clock uncertainty            0.285     2.243    
    SLICE_X61Y99         FDRE (Hold_fdre_C_D)         0.061     2.304    l_on_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.259ns (62.117%)  route 0.158ns (37.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.024 - 4.167 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.121     2.026    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RX_FRAMECLK_O
    SLICE_X75Y154        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.216     2.242 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.158     2.400    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X74Y154        LUT2 (Prop_lut2_I1_O)        0.043     2.443 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000     2.443    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X74Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.000     6.023    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X74Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.048     6.071    
                         clock uncertainty           -0.215     5.856    
    SLICE_X74Y154        FDCE (Setup_fdce_C_D)        0.067     5.923    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -2.443    
  -------------------------------------------------------------------
                         slack                                  3.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.752ns  (logic 0.135ns (17.949%)  route 0.617ns (82.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 13.637 - 12.500 ) 
    Source Clock Delay      (SCD):    0.894ns = ( 13.393 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658    13.519    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    12.076 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.533    13.394    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RX_FRAMECLK_O
    SLICE_X75Y155        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDRE (Prop_fdre_C_Q)         0.107    13.501 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.617    14.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X74Y154        LUT2 (Prop_lut2_I0_O)        0.028    14.146 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000    14.146    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X74Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370    12.870    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    12.899 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.737    13.636    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X74Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.039    13.597    
                         clock uncertainty            0.215    13.813    
    SLICE_X74Y154        FDCE (Hold_fdce_C_D)         0.093    13.906    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.906    
                         arrival time                          14.146    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.221ns  (logic 0.530ns (16.457%)  route 2.691ns (83.543%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 26.911 - 24.999 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 18.738 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    17.491    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    17.571 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.167    18.738    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X88Y106        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.232    18.970 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[95]/Q
                         net (fo=9, routed)           0.685    19.655    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Q[47]
    SLICE_X83Y106        LUT6 (Prop_lut6_I0_O)        0.126    19.781 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/i___71_i_4/O
                         net (fo=1, routed)           0.755    20.536    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/i___71_i_4_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043    20.579 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/i___71_i_1/O
                         net (fo=39, routed)          0.783    21.361    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_2__0_1
    SLICE_X88Y108        LUT4 (Prop_lut4_I0_O)        0.043    21.404 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_4/O
                         net (fo=1, routed)           0.210    21.614    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_4_n_0
    SLICE_X89Y108        LUT5 (Prop_lut5_I4_O)        0.043    21.657 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_2__0/O
                         net (fo=1, routed)           0.258    21.916    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_2__0_n_0
    SLICE_X90Y108        LUT6 (Prop_lut6_I5_O)        0.043    21.959 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1__0/O
                         net (fo=1, routed)           0.000    21.959    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg_1
    SLICE_X90Y108        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.055    26.911    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/RX_FRAMECLK_O
    SLICE_X90Y108        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/C
                         clock pessimism              0.048    26.959    
                         clock uncertainty           -0.215    26.744    
    SLICE_X90Y108        FDRE (Setup_fdre_C_D)        0.064    26.808    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         26.808    
                         arrival time                         -21.959    
  -------------------------------------------------------------------
                         slack                                  4.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.156ns (26.290%)  route 0.437ns (73.710%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.578     0.939    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X81Y105        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDCE (Prop_fdce_C_Q)         0.100     1.039 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[13]/Q
                         net (fo=10, routed)          0.266     1.305    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[119]_0[13]
    SLICE_X84Y102        LUT6 (Prop_lut6_I1_O)        0.028     1.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[17]_i_1__2/O
                         net (fo=2, routed)           0.171     1.504    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[17]
    SLICE_X84Y101        LUT3 (Prop_lut3_I1_O)        0.028     1.532 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O[17]_i_1/O
                         net (fo=1, routed)           0.000     1.532    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_40_out[17]
    SLICE_X84Y101        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.779     1.179    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X84Y101        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]/C
                         clock pessimism             -0.039     1.140    
                         clock uncertainty            0.215     1.355    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.060     1.415    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack        3.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            IPB_rdy0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        6.835ns  (logic 0.439ns (6.423%)  route 6.396ns (93.577%))
  Logic Levels:           3  (LUT1=2 LUT3=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.891 - 32.000 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 27.259 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.850ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    K6                                                0.000    24.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    24.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    26.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    26.636    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.095    26.731 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.528    27.259    ipbus_module/eth/gtrefclk_bufg
    SLICE_X59Y171        FDRE                                         r  ipbus_module/eth/sgmii_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y171        FDRE (Prop_fdre_C_Q)         0.216    27.475 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=8, routed)           1.302    28.776    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X56Y150        LUT1 (Prop_lut1_I0_O)        0.043    28.819 r  ipbus_module/eth/sgmii_reg_n_0_hold_fix/O
                         net (fo=1, routed)           1.843    30.662    ipbus_module/eth/sgmii_reg_n_0_hold_fix_1
    SLICE_X57Y194        LUT1 (Prop_lut1_I0_O)        0.051    30.713 r  ipbus_module/eth/sgmii_reg_n_0_hold_fix_1_hold_fix/O
                         net (fo=2, routed)           2.741    33.454    ipbus_module/eth/sgmii_reg_n_0_hold_fix_1_hold_fix_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I2_O)        0.129    33.583 r  ipbus_module/eth/IPB_rdy0_i_1/O
                         net (fo=2, routed)           0.510    34.093    ipb_leds[0]
    SLICE_X58Y108        FDRE                                         r  IPB_rdy0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    K6                                                0.000    32.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    32.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    33.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    33.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    33.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    34.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    34.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.277    35.822    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072    35.894 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5302, routed)        0.997    36.891    ipb_clk
    SLICE_X58Y108        FDRE                                         r  IPB_rdy0_reg/C
                         clock pessimism              0.850    37.741    
                         clock uncertainty           -0.182    37.559    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)        0.007    37.566    IPB_rdy0_reg
  -------------------------------------------------------------------
                         required time                         37.566    
                         arrival time                         -34.093    
  -------------------------------------------------------------------
                         slack                                  3.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.220ns (8.253%)  route 2.446ns (91.747%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.283     0.884    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y166        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.118     1.002 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           0.870     1.872    ipbus_module/clocks/rst_reg_n_0
    SLICE_X0Y150         LUT1 (Prop_lut1_I0_O)        0.030     1.902 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=1, routed)           0.667     2.569    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X1Y169         LUT1 (Prop_lut1_I0_O)        0.072     2.641 r  ipbus_module/clocks/rst_reg_n_0_hold_fix_1_hold_fix/O
                         net (fo=2, routed)           0.909     3.549    ipbus_module/clocks/rst_reg_n_0_hold_fix_1_hold_fix_1
    SLICE_X47Y158        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.642     2.146    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     2.176 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5302, routed)        0.735     2.911    ipbus_module/clocks/CLK
    SLICE_X47Y158        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
                         clock pessimism             -0.341     2.570    
                         clock uncertainty            0.182     2.751    
    SLICE_X47Y158        FDRE (Hold_fdre_C_D)        -0.003     2.748    ipbus_module/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.801    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.329ns  (logic 0.297ns (6.860%)  route 4.032ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 20.033 - 16.000 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 11.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    10.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    10.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095    10.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.536    11.267    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y166        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.254    11.521 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=9, routed)           1.526    13.047    ipbus_module/clocks/pma_reset
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.043    13.090 r  ipbus_module/clocks/pma_reset_hold_fix/O
                         net (fo=51, routed)          2.506    15.596    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_hold_fix_1_alias
    SLICE_X62Y175        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.490    20.033    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X62Y175        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[10]/C
                         clock pessimism              0.939    20.972    
                         clock uncertainty           -0.173    20.798    
    SLICE_X62Y175        FDRE (Setup_fdre_C_R)       -0.271    20.527    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[10]
  -------------------------------------------------------------------
                         required time                         20.527    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                  4.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.146ns (8.065%)  route 1.664ns (91.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.283     0.884    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y166        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.118     1.002 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=9, routed)           0.887     1.889    ipbus_module/clocks/pma_reset
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.028     1.917 r  ipbus_module/clocks/pma_reset_hold_fix/O
                         net (fo=51, routed)          0.777     2.694    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_hold_fix_1_alias
    SLICE_X60Y165        FDSE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.434     2.419    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X60Y165        FDSE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[0]/C
                         clock pessimism             -0.341     2.078    
                         clock uncertainty            0.173     2.251    
    SLICE_X60Y165        FDSE (Hold_fdse_C_S)        -0.014     2.237    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        6.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.254ns (17.749%)  route 1.177ns (82.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.100ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.591     3.100    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X90Y166        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        FDRE (Prop_fdre_C_Q)         0.254     3.354 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.177     4.531    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X53Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.495    10.734    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X53Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.144    10.878    
                         clock uncertainty           -0.205    10.673    
    SLICE_X53Y168        FDRE (Setup_fdre_C_D)       -0.004    10.669    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  6.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.118ns (14.319%)  route 0.706ns (85.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.322     1.257    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X90Y166        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        FDRE (Prop_fdre_C_Q)         0.118     1.375 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.706     2.081    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X53Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.432     1.657    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X53Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.214     1.443    
                         clock uncertainty            0.205     1.648    
    SLICE_X53Y168        FDRE (Hold_fdre_C_D)         0.040     1.688    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_125 rise@8.000ns)
  Data Path Delay:        1.429ns  (logic 0.198ns (13.859%)  route 1.231ns (86.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 18.782 - 16.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 11.042 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     8.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     8.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     9.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     9.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030    10.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095    10.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.533    11.042    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X55Y169        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y169        FDRE (Prop_fdre_C_Q)         0.198    11.240 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.231    12.471    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[2]
    SLICE_X78Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669    17.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    17.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935    18.175    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.064    18.239 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.543    18.782    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X78Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.144    18.926    
                         clock uncertainty           -0.205    18.721    
    SLICE_X78Y168        FDRE (Setup_fdre_C_D)       -0.075    18.646    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -12.471    
  -------------------------------------------------------------------
                         slack                                  6.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.091ns (16.597%)  route 0.457ns (83.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.282     1.217    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X55Y167        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y167        FDRE (Prop_fdre_C_Q)         0.091     1.308 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.457     1.765    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[7]
    SLICE_X72Y167        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.438     1.663    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X72Y167        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.214     1.449    
                         clock uncertainty            0.205     1.654    
    SLICE_X72Y167        FDRE (Hold_fdre_C_D)         0.004     1.658    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKsys40
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack       21.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.458ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[1]/CLR
                            (recovery check against rising-edge clock CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLKsys40 rise@25.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.216ns (6.706%)  route 3.005ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 31.406 - 25.000 ) 
    Source Clock Delay      (SCD):    6.838ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        1.161     6.838    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/CLKsys40_o
    SLICE_X79Y148        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDPE (Prop_fdpe_C_Q)         0.216     7.054 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          3.005    10.060    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[0]_0
    SLICE_X67Y83         FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        1.142    31.406    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/CLKsys40_o
    SLICE_X67Y83         FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[1]/C
                         clock pessimism              0.425    31.831    
                         clock uncertainty           -0.108    31.723    
    SLICE_X67Y83         FDCE (Recov_fdce_C_CLR)     -0.206    31.517    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[1]
  -------------------------------------------------------------------
                         required time                         31.517    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                 21.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.118ns (19.026%)  route 0.502ns (80.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        0.561     3.170    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/CLKsys40_o
    SLICE_X78Y150        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDPE (Prop_fdpe_C_Q)         0.118     3.288 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/Q
                         net (fo=25, routed)          0.502     3.790    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg_0
    SLICE_X102Y145       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2426, routed)        0.810     3.868    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/CLKsys40_o
    SLICE_X102Y145       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.449     3.419    
    SLICE_X102Y145       FDCE (Remov_fdce_C_CLR)     -0.069     3.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        1.241ns  (logic 0.301ns (24.252%)  route 0.940ns (75.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 26.855 - 24.999 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 22.858 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    21.658    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    21.738 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.120    22.858    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X72Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDCE (Prop_fdce_C_Q)         0.258    23.116 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.481    23.596    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X72Y149        LUT2 (Prop_lut2_I1_O)        0.043    23.639 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.460    24.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X73Y150        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.999    26.855    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X73Y150        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/C
                         clock pessimism              0.048    26.903    
                         clock uncertainty           -0.215    26.688    
    SLICE_X73Y150        FDCE (Recov_fdce_C_CLR)     -0.206    26.482    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]
  -------------------------------------------------------------------
                         required time                         26.482    
                         arrival time                         -24.099    
  -------------------------------------------------------------------
                         slack                                  2.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.348ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.545ns  (logic 0.151ns (27.689%)  route 0.394ns (72.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.893ns = ( 5.060 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     4.502    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     4.528 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.532     5.060    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X72Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDCE (Prop_fdce_C_Q)         0.123     5.183 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.256     5.438    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X72Y149        LUT2 (Prop_lut2_I1_O)        0.028     5.466 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.139     5.605    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X73Y149        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.750     1.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X73Y149        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/C
                         clock pessimism             -0.039     1.111    
                         clock uncertainty            0.215     1.326    
    SLICE_X73Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.257    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           5.605    
  -------------------------------------------------------------------
                         slack                                  4.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.347ns  (logic 0.223ns (16.557%)  route 1.124ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 10.196 - 8.333 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 6.191 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     4.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     5.071 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.119     6.190    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X71Y156        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y156        FDPE (Prop_fdpe_C_Q)         0.223     6.413 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          1.124     7.537    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg_0
    SLICE_X69Y148        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.006    10.196    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X69Y148        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/C
                         clock pessimism              0.048    10.244    
                         clock uncertainty           -0.035    10.209    
    SLICE_X69Y148        FDCE (Recov_fdce_C_CLR)     -0.206    10.003    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.003    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  2.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.171ns (24.323%)  route 0.532ns (75.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.564     0.925    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X88Y150        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y150        FDCE (Prop_fdce_C_Q)         0.107     1.032 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.342     1.374    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.064     1.438 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.190     1.628    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X82Y148        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.778     1.178    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X82Y148        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/C
                         clock pessimism             -0.039     1.139    
    SLICE_X82Y148        FDCE (Remov_fdce_C_CLR)     -0.050     1.089    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       39.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       54.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.006ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_na_reg/CLR
                            (recovery check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        2.578ns  (logic 0.665ns (25.808%)  route 1.913ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 101.737 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    B20                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         0.665    60.665 f  cs1/O
                         net (fo=20, routed)          1.913    62.578    CSi
    SLICE_X63Y106        FDCE                                         f  spi_na_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
    D23                                               0.000   100.000 r  SCK (IN)
                         net (fo=0)                   0.000   100.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.461   100.461 r  sck1/O
                         net (fo=1, routed)           0.704   101.165    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   101.191 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.546   101.737    SCKi_BUFG
    SLICE_X63Y106        FDCE                                         r  spi_na_reg/C
                         clock pessimism              0.000   101.737    
                         clock uncertainty           -0.035   101.702    
    SLICE_X63Y106        FDCE (Recov_fdce_C_CLR)     -0.117   101.585    spi_na_reg
  -------------------------------------------------------------------
                         required time                        101.585    
                         arrival time                         -62.578    
  -------------------------------------------------------------------
                         slack                                 39.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.391ns  (arrival time - required time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_bit_count_reg[1]/CLR
                            (removal check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (SPI rise@0.000ns - SPI fall@50.000ns)
  Data Path Delay:        3.449ns  (logic 1.320ns (38.270%)  route 2.129ns (61.730%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    B20                                               0.000    55.000 f  CS (IN)
                         net (fo=0)                   0.000    55.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         1.320    56.320 f  cs1/O
                         net (fo=20, routed)          2.129    58.449    CSi
    SLICE_X62Y107        FDCE                                         f  spi_bit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sck1/O
                         net (fo=1, routed)           1.476     2.913    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080     2.993 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         1.112     4.105    SCKi_BUFG
    SLICE_X62Y107        FDCE                                         r  spi_bit_count_reg[1]/C
                         clock pessimism              0.000     4.105    
                         clock uncertainty            0.035     4.141    
    SLICE_X62Y107        FDCE (Remov_fdce_C_CLR)     -0.083     4.058    spi_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.058    
                         arrival time                          58.449    
  -------------------------------------------------------------------
                         slack                                 54.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.910ns (49.580%)  route 0.925ns (50.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 10.248 - 8.333 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.324     2.229    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.867     3.096 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.644     3.739    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]__0_5
    SLICE_X98Y148        LUT1 (Prop_lut1_I0_O)        0.043     3.782 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.282     4.064    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_82
    SLICE_X98Y148        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.058    10.248    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]__0_5
    SLICE_X98Y148        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.048    10.296    
                         clock uncertainty           -0.035    10.261    
    SLICE_X98Y148        FDCE (Recov_fdce_C_CLR)     -0.145    10.116    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  6.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.557ns (54.320%)  route 0.468ns (45.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.718     1.079    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.608 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.332     1.939    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]__0_5
    SLICE_X98Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.967 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.137     2.104    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_82
    SLICE_X98Y148        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.784     1.184    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]__0_5
    SLICE_X98Y148        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.039     1.145    
    SLICE_X98Y148        FDCE (Remov_fdce_C_CLR)     -0.050     1.095    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  1.009    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/stretch/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 1.023ns (46.894%)  route 1.159ns (53.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.655     3.164    ipbus_module/stretch/clkdiv/CLK
    SLICE_X2Y151         SRL16E                                       r  ipbus_module/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.144 r  ipbus_module/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.294     4.438    ipbus_module/stretch/clkdiv/rst_b
    SLICE_X1Y151         LUT1 (Prop_lut1_I0_O)        0.043     4.481 f  ipbus_module/stretch/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.864     5.346    ipbus_module/stretch/clkdiv/cnt[0]_i_2__0_n_0
    SLICE_X0Y154         FDCE                                         f  ipbus_module/stretch/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.610    10.849    ipbus_module/stretch/clkdiv/CLK
    SLICE_X0Y154         FDCE                                         r  ipbus_module/stretch/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.292    11.141    
                         clock uncertainty           -0.077    11.064    
    SLICE_X0Y154         FDCE (Recov_fdce_C_CLR)     -0.206    10.858    ipbus_module/stretch/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  5.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.157ns (35.491%)  route 0.285ns (64.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.276     1.211    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X55Y173        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDPE (Prop_fdpe_C_Q)         0.091     1.302 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.149     1.451    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X55Y174        LUT2 (Prop_lut2_I0_O)        0.066     1.517 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.137     1.653    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X54Y174        FDPE                                         f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.423     1.648    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X54Y174        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.427     1.221    
    SLICE_X54Y174        FDPE (Remov_fdpe_C_PRE)     -0.052     1.169    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.484    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.032ns (49.586%)  route 1.049ns (50.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.290 - 8.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.541     3.272    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X54Y162        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y162        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.252 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.352     4.603    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X54Y164        LUT1 (Prop_lut1_I0_O)        0.052     4.655 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.698     5.353    ipbus_module/clocks/clkdiv/clear
    SLICE_X55Y162        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442     9.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064     9.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.498    10.290    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X55Y162        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.963    11.253    
                         clock uncertainty           -0.035    11.217    
    SLICE_X55Y162        FDCE (Recov_fdce_C_CLR)     -0.295    10.922    ipbus_module/clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  5.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.428ns (57.637%)  route 0.315ns (42.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.285     0.886    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X54Y162        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y162        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.284 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.185     1.468    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X54Y164        LUT1 (Prop_lut1_I0_O)        0.030     1.498 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.130     1.628    ipbus_module/clocks/clkdiv/clear
    SLICE_X55Y166        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.432     1.374    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X55Y166        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.478     0.896    
    SLICE_X55Y166        FDCE (Remov_fdce_C_CLR)     -0.112     0.784    ipbus_module/clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.845    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        3.848ns  (logic 0.297ns (7.719%)  route 3.551ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 20.037 - 16.000 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 11.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    10.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    10.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095    10.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.536    11.267    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y166        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.254    11.521 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=9, routed)           1.526    13.047    ipbus_module/clocks/pma_reset
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.043    13.090 f  ipbus_module/clocks/pma_reset_hold_fix/O
                         net (fo=51, routed)          2.025    15.114    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_hold_fix_1_alias
    SLICE_X67Y171        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.494    20.037    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y171        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.939    20.976    
                         clock uncertainty           -0.173    20.802    
    SLICE_X67Y171        FDCE (Recov_fdce_C_CLR)     -0.206    20.596    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.596    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                  5.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.146ns (7.756%)  route 1.736ns (92.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.283     0.884    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y166        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.118     1.002 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=9, routed)           0.887     1.889    ipbus_module/clocks/pma_reset
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.028     1.917 f  ipbus_module/clocks/pma_reset_hold_fix/O
                         net (fo=51, routed)          0.849     2.766    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_hold_fix_1_alias
    SLICE_X64Y167        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.435     2.420    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y167        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.341     2.079    
                         clock uncertainty            0.173     2.252    
    SLICE_X64Y167        FDCE (Remov_fdce_C_CLR)     -0.050     2.202    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKA320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.047ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 tcma/done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LED[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.953ns  (logic 3.457ns (43.471%)  route 4.496ns (56.529%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88                                      0.000     0.000 r  tcma/done_reg/C
    SLICE_X99Y88         FDRE (Prop_fdre_C_Q)         0.216     0.216 f  tcma/done_reg/Q
                         net (fo=57, routed)          2.909     3.125    tcma/side_OK
    SLICE_X22Y129        LUT1 (Prop_lut1_I0_O)        0.043     3.168 r  tcma/ledo1[6].leso0_i_1/O
                         net (fo=1, routed)           1.586     4.755    tcma_n_377
    E21                  OBUF (Prop_obuf_I_O)         3.198     7.953 r  ledo1[6].leso0/O
                         net (fo=0)                   0.000     7.953    LED[6]
    E21                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  7.047    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKC320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.746ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 tcmc/done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LED[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.254ns  (logic 3.453ns (47.600%)  route 3.801ns (52.400%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57                                      0.000     0.000 r  tcmc/done_reg/C
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.216     0.216 f  tcmc/done_reg/Q
                         net (fo=56, routed)          2.807     3.023    tcmc/sideC_OK
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.043     3.066 r  tcmc/ledo1[7].leso0_i_1/O
                         net (fo=1, routed)           0.994     4.060    tcmc_n_129
    E22                  OBUF (Prop_obuf_I_O)         3.194     7.254 r  ledo1[7].leso0/O
                         net (fo=0)                   0.000     7.254    LED[7]
    E22                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  7.746    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKsys40
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.983ns  (logic 3.439ns (43.084%)  route 4.543ns (56.916%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133                                     0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.216     0.216 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/Q
                         net (fo=14, routed)          2.941     3.157    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O[gbtRx_Ready]
    SLICE_X23Y123        LUT1 (Prop_lut1_I0_O)        0.043     3.200 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/ledo1[2].leso0_i_1/O
                         net (fo=1, routed)           1.602     4.802    FitGbtPrg_n_162
    F22                  OBUF (Prop_obuf_I_O)         3.180     7.983 r  ledo1[2].leso0/O
                         net (fo=0)                   0.000     7.983    LED[2]
    F22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  7.017    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_clk_125
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.677ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.323ns  (logic 3.509ns (47.925%)  route 3.813ns (52.075%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y174                                     0.000     0.000 r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
    SLICE_X53Y174        FDRE (Prop_fdre_C_Q)         0.198     0.198 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/Q
                         net (fo=9, routed)           1.844     2.042    ipbus_module/eth/status_vector[0]
    SLICE_X55Y117        LUT3 (Prop_lut3_I2_O)        0.121     2.163 r  ipbus_module/eth/ledo1[0].leso0_i_1/O
                         net (fo=1, routed)           1.970     4.132    ipbus_module_n_1445
    G25                  OBUF (Prop_obuf_I_O)         3.190     7.323 r  ledo1[0].leso0/O
                         net (fo=0)                   0.000     7.323    LED[0]
    G25                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  7.677    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_refclk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.269ns  (logic 3.449ns (47.455%)  route 3.819ns (52.545%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y171                                     0.000     0.000 r  ipbus_module/eth/sgmii_reg/C
    SLICE_X59Y171        FDRE (Prop_fdre_C_Q)         0.216     0.216 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=8, routed)           1.850     2.066    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X55Y117        LUT3 (Prop_lut3_I0_O)        0.043     2.109 r  ipbus_module/eth/ledo1[0].leso0_i_1/O
                         net (fo=1, routed)           1.970     4.078    ipbus_module_n_1445
    G25                  OBUF (Prop_obuf_I_O)         3.190     7.269 r  ledo1[0].leso0/O
                         net (fo=0)                   0.000     7.269    LED[0]
    G25                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.731    





