Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 15 22:33:28 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ats/newpic_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ats/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ats/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.572        0.000                      0                  242        0.118        0.000                      0                  242        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.572        0.000                      0                  242        0.118        0.000                      0                  242        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 ats/nolabel_line67/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/bitcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.828ns (21.019%)  route 3.111ns (78.981%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  ats/nolabel_line67/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ats/nolabel_line67/counter_reg[12]/Q
                         net (fo=3, routed)           0.855     6.397    ats/nolabel_line67/counter_reg[12]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  ats/nolabel_line67/counter[0]_i_3/O
                         net (fo=1, routed)           0.821     7.342    ats/nolabel_line67/counter[0]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  ats/nolabel_line67/counter[0]_i_1__0/O
                         net (fo=19, routed)          0.956     8.422    ats/nolabel_line67/counter[0]_i_1__0_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.546 r  ats/nolabel_line67/bitcounter[3]_i_1__0/O
                         net (fo=4, routed)           0.480     9.026    ats/nolabel_line67/bitcounter[3]_i_1__0_n_0
    SLICE_X40Y44         FDRE                                         r  ats/nolabel_line67/bitcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.447    14.788    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  ats/nolabel_line67/bitcounter_reg[0]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429    14.598    ats/nolabel_line67/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 ats/nolabel_line67/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/bitcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.828ns (21.019%)  route 3.111ns (78.981%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  ats/nolabel_line67/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ats/nolabel_line67/counter_reg[12]/Q
                         net (fo=3, routed)           0.855     6.397    ats/nolabel_line67/counter_reg[12]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  ats/nolabel_line67/counter[0]_i_3/O
                         net (fo=1, routed)           0.821     7.342    ats/nolabel_line67/counter[0]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  ats/nolabel_line67/counter[0]_i_1__0/O
                         net (fo=19, routed)          0.956     8.422    ats/nolabel_line67/counter[0]_i_1__0_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.546 r  ats/nolabel_line67/bitcounter[3]_i_1__0/O
                         net (fo=4, routed)           0.480     9.026    ats/nolabel_line67/bitcounter[3]_i_1__0_n_0
    SLICE_X40Y44         FDRE                                         r  ats/nolabel_line67/bitcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.447    14.788    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  ats/nolabel_line67/bitcounter_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429    14.598    ats/nolabel_line67/bitcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 ats/nolabel_line67/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/bitcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.828ns (21.019%)  route 3.111ns (78.981%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  ats/nolabel_line67/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ats/nolabel_line67/counter_reg[12]/Q
                         net (fo=3, routed)           0.855     6.397    ats/nolabel_line67/counter_reg[12]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  ats/nolabel_line67/counter[0]_i_3/O
                         net (fo=1, routed)           0.821     7.342    ats/nolabel_line67/counter[0]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  ats/nolabel_line67/counter[0]_i_1__0/O
                         net (fo=19, routed)          0.956     8.422    ats/nolabel_line67/counter[0]_i_1__0_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.546 r  ats/nolabel_line67/bitcounter[3]_i_1__0/O
                         net (fo=4, routed)           0.480     9.026    ats/nolabel_line67/bitcounter[3]_i_1__0_n_0
    SLICE_X40Y44         FDRE                                         r  ats/nolabel_line67/bitcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.447    14.788    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  ats/nolabel_line67/bitcounter_reg[2]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429    14.598    ats/nolabel_line67/bitcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 ats/nolabel_line67/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/bitcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.828ns (21.019%)  route 3.111ns (78.981%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  ats/nolabel_line67/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ats/nolabel_line67/counter_reg[12]/Q
                         net (fo=3, routed)           0.855     6.397    ats/nolabel_line67/counter_reg[12]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  ats/nolabel_line67/counter[0]_i_3/O
                         net (fo=1, routed)           0.821     7.342    ats/nolabel_line67/counter[0]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  ats/nolabel_line67/counter[0]_i_1__0/O
                         net (fo=19, routed)          0.956     8.422    ats/nolabel_line67/counter[0]_i_1__0_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.546 r  ats/nolabel_line67/bitcounter[3]_i_1__0/O
                         net (fo=4, routed)           0.480     9.026    ats/nolabel_line67/bitcounter[3]_i_1__0_n_0
    SLICE_X40Y44         FDRE                                         r  ats/nolabel_line67/bitcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.447    14.788    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  ats/nolabel_line67/bitcounter_reg[3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429    14.598    ats/nolabel_line67/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 ats/nolabel_line67/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.828ns (21.368%)  route 3.047ns (78.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  ats/nolabel_line67/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ats/nolabel_line67/counter_reg[12]/Q
                         net (fo=3, routed)           0.855     6.397    ats/nolabel_line67/counter_reg[12]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  ats/nolabel_line67/counter[0]_i_3/O
                         net (fo=1, routed)           0.821     7.342    ats/nolabel_line67/counter[0]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  ats/nolabel_line67/counter[0]_i_1__0/O
                         net (fo=19, routed)          0.732     8.197    ats/nolabel_line67/counter[0]_i_1__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.321 r  ats/nolabel_line67/rightshiftreg[8]_i_1/O
                         net (fo=4, routed)           0.640     8.961    ats/nolabel_line67/rightshiftreg[8]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    14.597    ats/nolabel_line67/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 ats/nolabel_line67/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.828ns (21.368%)  route 3.047ns (78.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  ats/nolabel_line67/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ats/nolabel_line67/counter_reg[12]/Q
                         net (fo=3, routed)           0.855     6.397    ats/nolabel_line67/counter_reg[12]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  ats/nolabel_line67/counter[0]_i_3/O
                         net (fo=1, routed)           0.821     7.342    ats/nolabel_line67/counter[0]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  ats/nolabel_line67/counter[0]_i_1__0/O
                         net (fo=19, routed)          0.732     8.197    ats/nolabel_line67/counter[0]_i_1__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.321 r  ats/nolabel_line67/rightshiftreg[8]_i_1/O
                         net (fo=4, routed)           0.640     8.961    ats/nolabel_line67/rightshiftreg[8]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[4]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    14.597    ats/nolabel_line67/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 ats/nolabel_line67/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.828ns (21.368%)  route 3.047ns (78.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  ats/nolabel_line67/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ats/nolabel_line67/counter_reg[12]/Q
                         net (fo=3, routed)           0.855     6.397    ats/nolabel_line67/counter_reg[12]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  ats/nolabel_line67/counter[0]_i_3/O
                         net (fo=1, routed)           0.821     7.342    ats/nolabel_line67/counter[0]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  ats/nolabel_line67/counter[0]_i_1__0/O
                         net (fo=19, routed)          0.732     8.197    ats/nolabel_line67/counter[0]_i_1__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.321 r  ats/nolabel_line67/rightshiftreg[8]_i_1/O
                         net (fo=4, routed)           0.640     8.961    ats/nolabel_line67/rightshiftreg[8]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[6]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    14.597    ats/nolabel_line67/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 ats/nolabel_line67/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.828ns (21.368%)  route 3.047ns (78.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  ats/nolabel_line67/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ats/nolabel_line67/counter_reg[12]/Q
                         net (fo=3, routed)           0.855     6.397    ats/nolabel_line67/counter_reg[12]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  ats/nolabel_line67/counter[0]_i_3/O
                         net (fo=1, routed)           0.821     7.342    ats/nolabel_line67/counter[0]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  ats/nolabel_line67/counter[0]_i_1__0/O
                         net (fo=19, routed)          0.732     8.197    ats/nolabel_line67/counter[0]_i_1__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.321 r  ats/nolabel_line67/rightshiftreg[8]_i_1/O
                         net (fo=4, routed)           0.640     8.961    ats/nolabel_line67/rightshiftreg[8]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[8]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    14.597    ats/nolabel_line67/rightshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.952ns (23.614%)  route 3.080ns (76.386%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.567     5.088    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.503    ats/receiver_unit/counter_reg[5]
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.566     7.193    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.162     7.479    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.603 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          0.625     8.228    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.768     9.120    ats/receiver_unit/rxshiftreg
    SLICE_X41Y40         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.806    ats/receiver_unit/rxshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.952ns (23.614%)  route 3.080ns (76.386%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.567     5.088    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.503    ats/receiver_unit/counter_reg[5]
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.566     7.193    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.162     7.479    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.603 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          0.625     8.228    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.768     9.120    ats/receiver_unit/rxshiftreg
    SLICE_X41Y40         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.806    ats/receiver_unit/rxshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.454%)  route 0.285ns (60.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.557     1.440    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ats/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=21, routed)          0.285     1.867    ats/vga_sync_unit/v_count_reg_reg[9]_1[6]
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.912 r  ats/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.912    ats/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     1.951    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.091     1.793    ats/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.696%)  route 0.321ns (63.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.557     1.440    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ats/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=20, routed)          0.321     1.902    ats/vga_sync_unit/v_count_reg_reg[9]_1[4]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.947 r  ats/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.947    ats/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     1.951    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     1.794    ats/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ats/receiver_unit/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  ats/receiver_unit/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  ats/receiver_unit/bitcounter_reg[0]/Q
                         net (fo=5, routed)           0.101     1.689    ats/receiver_unit/bitcounter_reg__0[0]
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  ats/receiver_unit/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.734    ats/receiver_unit/nextstate_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  ats/receiver_unit/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  ats/receiver_unit/nextstate_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.120     1.579    ats/receiver_unit/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ats/nolabel_line67/rightshiftreg_reg[8]/Q
                         net (fo=1, routed)           0.085     1.671    ats/nolabel_line67/rightshiftreg_reg_n_0_[8]
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.716 r  ats/nolabel_line67/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.716    ats/nolabel_line67/rightshiftreg[7]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[7]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     1.550    ats/nolabel_line67/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.583%)  route 0.337ns (64.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.557     1.440    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ats/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=20, routed)          0.337     1.918    ats/vga_sync_unit/v_count_reg_reg[9]_1[1]
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.963 r  ats/vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.963    ats/vga_sync_unit/vsync_next
    SLICE_X33Y31         FDRE                                         r  ats/vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.823     1.950    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  ats/vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091     1.792    ats/vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ats/nolabel_line67/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.116     1.702    ats/nolabel_line67/rightshiftreg_reg_n_0_[7]
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[6]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.070     1.528    ats/nolabel_line67/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ats/nolabel_line67/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.122     1.708    ats/nolabel_line67/rightshiftreg_reg_n_0_[1]
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.070     1.528    ats/nolabel_line67/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.021%)  route 0.361ns (65.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.557     1.440    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ats/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=20, routed)          0.361     1.942    ats/vga_sync_unit/v_count_reg_reg[9]_1[1]
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.987 r  ats/vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.987    ats/vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     1.951    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.091     1.793    ats/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.916%)  route 0.302ns (55.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.438    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.148     1.586 r  ats/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.302     1.888    ats/vga_sync_unit/Q[7]
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.098     1.986 r  ats/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.986    ats/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X36Y29         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.821     1.948    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.092     1.791    ats/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.866%)  route 0.154ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ats/nolabel_line67/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.154     1.740    ats/nolabel_line67/rightshiftreg_reg_n_0_[0]
    SLICE_X40Y43         FDSE                                         r  ats/nolabel_line67/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X40Y43         FDSE                                         r  ats/nolabel_line67/TxD_reg/C
                         clock pessimism             -0.498     1.462    
    SLICE_X40Y43         FDSE (Hold_fdse_C_D)         0.070     1.532    ats/nolabel_line67/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41   ats/TxData_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41   ats/TxData_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41   ats/TxData_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41   ats/TxData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   ats/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   ats/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   ats/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44   ats/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44   ats/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   ats/TxData_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   ats/TxData_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   ats/TxData_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   ats/TxData_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   ats/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   ats/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   ats/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   ats/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   ats/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   ats/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y29   ats/vga_sync_unit/hsync_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   ats/vga_sync_unit/v_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   ats/vga_sync_unit/v_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   ats/vga_sync_unit/v_count_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   ats/vga_sync_unit/v_count_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   ats/TxData_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   ats/TxData_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   ats/TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   ats/TxData_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   ats/counter_reg[10]/C



