#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 18 10:45:34 2023
# Process ID: 36832
# Current directory: C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35800 C:\Users\otienom\Documents\ece212_alex_maurice\lab3\project file\lab3\lab3.xpr
# Log file: C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3/vivado.log
# Journal file: C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3/lab3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Documents/ece212_alex_maurice/lab3/project file/lab3' since last save.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/otienom/AppData/Roaming/Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/User/AppData/Roaming/Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3/lab3.gen/sources_1', nor could it be found using path 'C:/Users/User/Documents/ece212_alex_maurice/lab3/project file/lab3/lab3.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2023) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2023) not recognized by Vivado. 

CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
WARNING: [Project 1-231] Project 'lab3.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as lab3_0 {C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0} -force
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_behav xil_defaultlib.tconvert xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_behav xil_defaultlib.tconvert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project -notrace
couldn't read file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 18 10:49:09 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_behav -key {Behavioral:sim_1:Functional:tconvert} -tclbatch {tconvert.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.801 ; gain = 0.000
set_property top tconvert_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project -notrace
couldn't read file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 18 10:51:35 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_tb_behav -key {Behavioral:sim_1:Functional:tconvert_tb} -tclbatch {tconvert_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_tb_behav -key {Behavioral:sim_1:Functional:tconvert_tb} -tclbatch {tconvert_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_tb_behav -key {Behavioral:sim_1:Functional:tconvert_tb} -tclbatch {tconvert_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_tb_behav -key {Behavioral:sim_1:Functional:tconvert_tb} -tclbatch {tconvert_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_tb_behav -key {Behavioral:sim_1:Functional:tconvert_tb} -tclbatch {tconvert_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1123.562 ; gain = 1.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_tb_behav -key {Behavioral:sim_1:Functional:tconvert_tb} -tclbatch {tconvert_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_tb_behav -key {Behavioral:sim_1:Functional:tconvert_tb} -tclbatch {tconvert_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tconvert_tb_behav -key {Behavioral:sim_1:Functional:tconvert_tb} -tclbatch {tconvert_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tconvert_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tconvert_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1216.777 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1429.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1429.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2121.234 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2121.234 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.234 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tconvert_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tconvert_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim'
"xelab -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0fd03e7cccb49bf964801fdbfd16df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv" Line 22. Module tconvert doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
