static int F_1 ( unsigned short V_1 , unsigned short V_2 ,\r\nunsigned short V_3 , unsigned short V_4 ,\r\nunsigned short * V_5 , unsigned short * V_6 ,\r\nunsigned short * V_7 , unsigned short * V_8 ,\r\nunsigned short * V_9 , unsigned short * V_10 )\r\n{\r\nunsigned short V_11 = 2 , * V_12 = & V_11 ;\r\nunsigned short V_13 = 3 , * V_14 = & V_13 ;\r\nunsigned short V_15 = 4 , * V_16 = & V_15 ;\r\nunsigned short V_17 = 5 , * V_18 = & V_17 ;\r\nunsigned short V_19 = 6 , * V_20 = & V_19 ;\r\nunsigned short V_21 = 7 , * V_22 = & V_21 ;\r\nunsigned short V_23 = - V_24 , * V_25 = & V_23 ;\r\nunsigned int V_26 = ( V_1 << 16 ) | V_2 ;\r\nunsigned int V_27 = ( V_3 << 16 ) | V_4 ;\r\nint V_28 = 0 ;\r\nF_2 ( V_29 , L_1 ,\r\nV_1 , V_2 , V_3 , V_4 ) ;\r\n__asm__ __volatile__("movw $0x5380,%%ax\n\t"\r\n"movl %7,%%ebx\n\t"\r\n"shrl $16, %%ebx\n\t"\r\n"movw %7,%%cx\n\t"\r\n"movl %8,%%edi\n\t"\r\n"shrl $16,%%edi\n\t"\r\n"movw %8,%%si\n\t"\r\n"movw %9,%%dx\n\t"\r\n"out %%al,%%dx\n\t"\r\n"out %%al,$0x4F\n\t"\r\n"cmpb $0x53,%%ah\n\t"\r\n"je 2f\n\t"\r\n"1:\n\t"\r\n"orb %%ah,%%ah\n\t"\r\n"jnz 2f\n\t"\r\n"movw %%ax,%0\n\t"\r\n"movw %%bx,%1\n\t"\r\n"movw %%cx,%2\n\t"\r\n"movw %%dx,%3\n\t"\r\n"movw %%di,%4\n\t"\r\n"movw %%si,%5\n\t"\r\n"movw $1,%6\n\t"\r\n"2:\n\t":"=m"(*(unsigned short *) pmyoutAX),\r\n"=m"(*(unsigned short *) pmyoutBX),\r\n"=m"(*(unsigned short *) pmyoutCX),\r\n"=m"(*(unsigned short *) pmyoutDX),\r\n"=m"(*(unsigned short *) pmyoutDI),\r\n"=m"(*(unsigned short *) pmyoutSI),\r\n"=m"(*(unsigned short *) pusSmapiOK)\r\n:"m"(inBXCX), "m"(inDISI), "m"(g_usSmapiPort)\r\n:"%eax", "%ebx", "%ecx", "%edx", "%edi",\r\n"%esi");\r\nF_3 ( V_29 ,\r\nL_2 ,\r\nV_11 , V_13 , V_15 , V_17 , V_19 , V_21 ,\r\nV_23 ) ;\r\n* V_5 = V_11 ;\r\n* V_6 = V_13 ;\r\n* V_7 = V_15 ;\r\n* V_8 = V_17 ;\r\n* V_9 = V_19 ;\r\n* V_10 = V_21 ;\r\nV_28 = ( V_23 == 1 ) ? 0 : - V_24 ;\r\nF_4 ( V_29 , L_3 , V_28 ) ;\r\nreturn V_28 ;\r\n}\r\nint F_5 ( T_1 * V_30 )\r\n{\r\nint V_31 = - V_24 ;\r\nunsigned short V_32 , V_33 , V_34 , V_35 , V_36 , V_37 ;\r\nunsigned short V_38 [] = { 0x0030 , 0x4E30 , 0x8E30 , 0xCE30 , 0x0130 , 0x0350 , 0x0070 , 0x0DB0 } ;\r\nunsigned short V_39 [] = { 0x03F8 , 0x02F8 , 0x03E8 , 0x02E8 } ;\r\nunsigned short V_40 = 8 ;\r\nunsigned short V_41 = 4 ;\r\nF_6 ( V_29 , L_4 ) ;\r\nV_31 = F_1 ( 0x1802 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) {\r\nF_7 ( V_42 L_5 ) ;\r\nreturn V_31 ;\r\n}\r\nF_6 ( V_29 , L_6 ) ;\r\nV_30 -> V_43 = ( ( V_33 & 0x0100 ) != 0 ) ;\r\nV_30 -> V_44 = ( ( V_34 & 0x0001 ) != 0 ) ;\r\nV_30 -> V_45 = V_37 & 0x00FF ;\r\nV_30 -> V_46 = ( V_37 & 0xFF00 ) >> 8 ;\r\nif ( ( V_36 & 0x00FF ) < V_40 ) {\r\nV_30 -> V_47 = V_38 [ V_36 & 0x00FF ] ;\r\n} else {\r\nV_30 -> V_47 = 0 ;\r\n}\r\nF_8 ( V_29 ,\r\nL_7 ,\r\nV_30 -> V_43 , V_30 -> V_44 ,\r\nV_30 -> V_45 , V_30 -> V_46 ,\r\nV_30 -> V_47 ) ;\r\nif ( V_30 -> V_47 == 0 )\r\nF_7 ( V_42 L_8 ) ;\r\nif ( V_30 -> V_45 == 0 )\r\nF_7 ( V_42 L_9 ) ;\r\nV_31 = F_1 ( 0x1804 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) {\r\nF_7 ( L_10 ) ;\r\nreturn V_31 ;\r\n}\r\nF_6 ( V_29 , L_6 ) ;\r\nV_30 -> V_48 = ( ( V_34 & 0x0001 ) != 0 ) ;\r\nV_30 -> V_49 = V_37 & 0x000F ;\r\nif ( ( ( V_37 & 0xFF00 ) >> 8 ) < V_41 ) {\r\nV_30 -> V_50 = V_39 [ ( V_37 & 0xFF00 ) >> 8 ] ;\r\n} else {\r\nV_30 -> V_50 = 0 ;\r\n}\r\nF_9 ( V_29 ,\r\nL_11 ,\r\nV_30 -> V_48 ,\r\nV_30 -> V_49 ,\r\nV_30 -> V_50 ) ;\r\nif ( V_30 -> V_50 == 0 )\r\nF_7 ( V_42 L_12 ) ;\r\nif ( V_30 -> V_49 == 0 )\r\nF_7 ( V_42 L_13 ) ;\r\nF_4 ( V_29 , L_14 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nint F_10 ( void )\r\n{\r\nint V_31 = - V_24 ;\r\nint V_51 ;\r\nunsigned short V_32 , V_33 , V_34 , V_35 , V_36 , V_37 ;\r\nunsigned short V_38 [] = { 0x0030 , 0x4E30 , 0x8E30 , 0xCE30 , 0x0130 , 0x0350 , 0x0070 , 0x0DB0 } ;\r\nunsigned short V_39 [] = { 0x03F8 , 0x02F8 , 0x03E8 , 0x02E8 } ;\r\nunsigned short V_52 [] = { 5 , 7 , 10 , 11 , 15 } ;\r\nunsigned short V_53 [] = { 3 , 4 } ;\r\nunsigned short V_40 = 8 ;\r\nunsigned short V_41 = 4 ;\r\nunsigned short V_54 = 5 ;\r\nunsigned short V_55 = 2 ;\r\nunsigned short V_56 = 0 , V_57 = 0 ;\r\nF_2 ( V_29 ,\r\nL_15 ,\r\nV_58 , V_59 , V_60 , V_61 ) ;\r\nif ( V_59 ) {\r\nfor ( V_51 = 0 ; V_51 < V_40 ; V_51 ++ ) {\r\nif ( V_59 == V_38 [ V_51 ] )\r\nbreak;\r\n}\r\nif ( V_51 == V_40 ) {\r\nF_7 ( V_42 L_16 , V_59 ) ;\r\nreturn V_31 ;\r\n}\r\nV_56 = V_51 ;\r\n}\r\nif ( V_58 ) {\r\nfor ( V_51 = 0 ; V_51 < V_54 ; V_51 ++ ) {\r\nif ( V_58 == V_52 [ V_51 ] )\r\nbreak;\r\n}\r\nif ( V_51 == V_54 ) {\r\nF_7 ( V_42 L_17 , V_58 ) ;\r\nreturn V_31 ;\r\n}\r\n}\r\nif ( V_61 ) {\r\nfor ( V_51 = 0 ; V_51 < V_41 ; V_51 ++ ) {\r\nif ( V_61 == V_39 [ V_51 ] )\r\nbreak;\r\n}\r\nif ( V_51 == V_41 ) {\r\nF_7 ( V_42 L_18 , V_61 ) ;\r\nreturn V_31 ;\r\n}\r\nV_57 = V_51 ;\r\n}\r\nif ( V_60 ) {\r\nfor ( V_51 = 0 ; V_51 < V_55 ; V_51 ++ ) {\r\nif ( V_60 == V_53 [ V_51 ] )\r\nbreak;\r\n}\r\nif ( V_51 == V_55 ) {\r\nF_7 ( V_42 L_19 , V_60 ) ;\r\nreturn V_31 ;\r\n}\r\n}\r\nif ( V_60 || V_61 ) {\r\nV_31 = F_1 ( 0x1402 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nif ( V_33 & 0x0100 ) {\r\nif ( V_34 & 1 ) {\r\nif ( ( V_37 & 0xFF ) == V_60 ) {\r\n#ifndef F_11\r\nF_7 ( V_42\r\nL_20 , V_37 & 0xFF , V_60 ) ;\r\n#else\r\nF_12 ( V_29 ,\r\nL_20 , V_37 & 0xFF , V_60 ) ;\r\n#endif\r\n#ifdef F_11\r\nF_6 ( V_29 ,\r\nL_21 ) ;\r\nV_31 = F_1 ( 0x1403 , 0x0100 , 0 , V_37 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1402 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\n#else\r\ngoto V_63;\r\n#endif\r\n} else {\r\nif ( ( V_37 >> 8 ) == V_57 ) {\r\n#ifndef F_11\r\nF_7 ( V_42\r\nL_22 , V_39 [ V_37 >> 8 ] , V_39 [ V_57 ] ) ;\r\n#else\r\nF_12 ( V_29 ,\r\nL_22 , V_39 [ V_37 >> 8 ] , V_39 [ V_57 ] ) ;\r\n#endif\r\n#ifdef F_11\r\nF_6 ( V_29 ,\r\nL_23 ) ;\r\nV_31 = F_1 ( 0x1403 , 0x0100 , 0 , V_37 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1402 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\n#else\r\ngoto V_63;\r\n#endif\r\n}\r\n}\r\n}\r\n}\r\nV_31 = F_1 ( 0x1404 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nif ( V_33 & 0x0100 ) {\r\nif ( V_34 & 1 ) {\r\nif ( ( V_37 & 0xFF ) == V_60 ) {\r\n#ifndef F_11\r\nF_7 ( V_42\r\nL_24 , V_37 & 0xFF , V_60 ) ;\r\n#else\r\nF_12 ( V_29 ,\r\nL_24 , V_37 & 0xFF , V_60 ) ;\r\n#endif\r\n#ifdef F_11\r\nF_6 ( V_29 ,\r\nL_25 ) ;\r\nV_31 = F_1 ( 0x1405 , 0x0100 , 0 , V_37 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1404 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\n#else\r\ngoto V_63;\r\n#endif\r\n} else {\r\nif ( ( V_37 >> 8 ) == V_57 ) {\r\n#ifndef F_11\r\nF_7 ( V_42\r\nL_26 , V_39 [ V_37 >> 8 ] , V_39 [ V_57 ] ) ;\r\n#else\r\nF_12 ( V_29 ,\r\nL_26 , V_39 [ V_37 >> 8 ] , V_39 [ V_57 ] ) ;\r\n#endif\r\n#ifdef F_11\r\nF_6 ( V_29 ,\r\nL_25 ) ;\r\nV_31 = F_1 ( 0x1405 , 0x0100 , 0 , V_37 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1404 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\n#else\r\ngoto V_63;\r\n#endif\r\n}\r\n}\r\n}\r\n}\r\nV_31 = F_1 ( 0x1700 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1704 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nif ( ( V_34 & 0xff ) != 0xff ) {\r\nif ( ( V_34 & 0xff ) == V_60 ) {\r\n#ifndef F_11\r\nF_7 ( V_42\r\nL_27 , V_34 & 0xff , V_60 ) ;\r\n#else\r\nF_12 ( V_29 ,\r\nL_27 , V_34 & 0xff , V_60 ) ;\r\n#endif\r\n#ifdef F_11\r\nF_6 ( V_29 ,\r\nL_28 ) ;\r\nV_31 = F_1 ( 0x1701 , 0x0100 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1700 , 0 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1705 , 0x01ff , 0 , V_37 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1704 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\n#else\r\ngoto V_63;\r\n#endif\r\n} else {\r\nif ( ( V_37 & 0xff ) == V_57 ) {\r\n#ifndef F_11\r\nF_7 ( V_42\r\nL_29 , V_39 [ V_37 & 0xff ] , V_39 [ V_57 ] ) ;\r\n#else\r\nF_12 ( V_29 ,\r\nL_29 , V_39 [ V_37 & 0xff ] , V_39 [ V_57 ] ) ;\r\n#endif\r\n#ifdef F_11\r\nF_6 ( V_29 ,\r\nL_28 ) ;\r\nV_31 = F_1 ( 0x1701 , 0x0100 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1700 , 0 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1705 , 0x01ff , 0 , V_37 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1704 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\n#else\r\ngoto V_63;\r\n#endif\r\n}\r\n}\r\n}\r\n}\r\nV_31 = F_1 ( 0x1802 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nif ( V_59 ) {\r\nV_36 = V_56 ;\r\n}\r\nif ( V_58 ) {\r\nV_37 = ( V_37 & 0xff00 ) | V_58 ;\r\n}\r\nV_31 = F_1 ( 0x1803 , 0x0101 , V_36 , V_37 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1804 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nif ( V_61 ) {\r\nV_37 = ( V_37 & 0x00ff ) | ( V_57 << 8 ) ;\r\n}\r\nif ( V_60 ) {\r\nV_37 = ( V_37 & 0xff00 ) | V_60 ;\r\n}\r\nV_31 = F_1 ( 0x1805 , 0x0101 , 0 , V_37 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1802 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nV_31 = F_1 ( 0x1804 , 0x0000 , 0 , 0 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nif ( V_31 ) goto V_62;\r\nF_6 ( V_29 , L_30 ) ;\r\nreturn 0 ;\r\nV_63:\r\nreturn - V_24 ;\r\nV_62:\r\nF_7 ( V_42 L_31 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nint F_13 ( bool V_64 )\r\n{\r\nint V_31 = - V_24 ;\r\nunsigned short V_32 , V_33 , V_34 , V_35 , V_36 , V_37 ;\r\nunsigned short V_65 ;\r\nF_4 ( V_29 , L_32 , V_64 ) ;\r\nV_65 = ( V_64 ) ? 1 : 0 ;\r\nV_31 = F_1 ( 0x4901 , 0x0000 , 0 , V_65 ,\r\n& V_32 , & V_33 , & V_34 , & V_35 , & V_36 , & V_37 ) ;\r\nF_4 ( V_29 , L_33 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nint F_14 ( void )\r\n{\r\nint V_28 = - V_24 ;\r\nunsigned short V_66 = 0 ;\r\nunsigned long V_67 ;\r\nF_6 ( V_29 , L_34 ) ;\r\nF_15 ( & V_68 , V_67 ) ;\r\nV_66 = F_16 ( 0x7C ) ;\r\nV_66 |= ( F_16 ( 0x7D ) << 8 ) ;\r\nF_17 ( & V_68 , V_67 ) ;\r\nF_4 ( V_29 , L_35 , V_66 ) ;\r\nif ( V_66 == 0x5349 ) {\r\nF_15 ( & V_68 , V_67 ) ;\r\nV_69 = F_16 ( 0x7E ) ;\r\nV_69 |= ( F_16 ( 0x7F ) << 8 ) ;\r\nF_17 ( & V_68 , V_67 ) ;\r\nif ( V_69 == 0 ) {\r\nF_7 ( L_36 ) ;\r\n} else {\r\nF_4 ( V_29 ,\r\nL_37 ,\r\nV_69 ) ;\r\nV_28 = 0 ;\r\n}\r\n} else {\r\nF_7 ( L_38 ) ;\r\nV_28 = - V_70 ;\r\n}\r\nreturn V_28 ;\r\n}
