{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "99c470a6_ba669ec8",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 2
      },
      "lineNbr": 0,
      "author": {
        "id": 29916
      },
      "writtenOn": "2024-10-18T07:39:40Z",
      "side": 1,
      "message": "Updated the change with added folding.",
      "revId": "cdf72d5bfd8b669a2d7e70eabbf78ed02cd5f27f",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "1cff1215_9db9635c",
        "filename": "src/cmd/compile/internal/ssa/_gen/ARM64Ops.go",
        "patchSetId": 2
      },
      "lineNbr": 408,
      "author": {
        "id": 5200
      },
      "writtenOn": "2024-10-21T21:46:49Z",
      "side": 1,
      "message": "It isn\u0027t listed here, but I think STP has restrictions on the offsets it can encode in an instruction. It\u0027s pretty small. +/- 512 bytes?\n\nMaybe the assembler handles larger offsets by materializing the offset in the temporary register first. Something to check out and make sure the generated change here is still worth it.",
      "revId": "cdf72d5bfd8b669a2d7e70eabbf78ed02cd5f27f",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    }
  ]
}