
*** Running vivado
    with args -log design_1_axis_jtag_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_jtag_0_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_axis_jtag_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1840.387 ; gain = 89.984 ; free physical = 2314 ; free virtual = 6411
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_jtag_0_0
Command: synth_design -top design_1_axis_jtag_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2284
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3057.078 ; gain = 235.754 ; free physical = 360 ; free virtual = 3690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4039.941; parent = 3063.020; children = 976.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_jtag_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/synth/design_1_axis_jtag_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_jtag_v1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/axis_jtag_v1_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'jtag_fifo' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/jtag_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_fifo' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/jtag_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'jtag_fifo_proc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/jtag_fifo_proc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'jtag_fifo_proc' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/jtag_fifo_proc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'axis_jtag_v1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/axis_jtag_v1_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_jtag_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/synth/design_1_axis_jtag_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element tdo_capture_reg was removed.  [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/jtag_fifo_proc.v:143]
WARNING: [Synth 8-3848] Net TDO in module/entity axis_jtag_v1_0 does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/axis_jtag_v1_0.v:55]
WARNING: [Synth 8-7129] Port TDO_VECTOR[31] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[30] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[29] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[28] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[27] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[26] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[25] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[24] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[23] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[22] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[21] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[20] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[19] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[18] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[17] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[16] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[15] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[14] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[13] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[12] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[11] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[10] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[9] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[8] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[7] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[6] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[5] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[4] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[3] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[2] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[1] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[0] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_0 in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_1 in module axis_jtag_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3134.984 ; gain = 313.660 ; free physical = 404 ; free virtual = 3381
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4111.910; parent = 3134.988; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3149.828 ; gain = 328.504 ; free physical = 355 ; free virtual = 3343
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4126.754; parent = 3149.832; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3149.828 ; gain = 328.504 ; free physical = 376 ; free virtual = 3364
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4126.754; parent = 3149.832; children = 976.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3149.828 ; gain = 0.000 ; free physical = 293 ; free virtual = 3283
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'PULL' constraint because invalid IO constraint value '2'b10' specified. 'PULL' is ignored by Vivado but preserved for implementation tool. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4532/axis_jtag_v1_0.v:90]

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.766 ; gain = 0.000 ; free physical = 260 ; free virtual = 2882
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3315.578 ; gain = 23.812 ; free physical = 256 ; free virtual = 2875
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.578 ; gain = 494.254 ; free physical = 388 ; free virtual = 2524
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.488; parent = 3283.566; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.578 ; gain = 494.254 ; free physical = 431 ; free virtual = 2566
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.488; parent = 3283.566; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.578 ; gain = 494.254 ; free physical = 440 ; free virtual = 2576
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.488; parent = 3283.566; children = 976.922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_fifo_proc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               01 |                               01
                    PULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    TCKL |                              010 |                              010
                    TCKH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_fifo_proc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3315.578 ; gain = 494.254 ; free physical = 429 ; free virtual = 2566
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.488; parent = 3283.566; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 73    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_0 in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_1 in module design_1_axis_jtag_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.578 ; gain = 494.254 ; free physical = 415 ; free virtual = 2557
Synthesis current peak Physical Memory [PSS] (MB): peak = 2231.351; parent = 2100.696; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.488; parent = 3283.566; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3688.234 ; gain = 866.910 ; free physical = 260 ; free virtual = 1616
Synthesis current peak Physical Memory [PSS] (MB): peak = 2718.800; parent = 2604.786; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4665.160; parent = 3688.238; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3688.234 ; gain = 866.910 ; free physical = 257 ; free virtual = 1615
Synthesis current peak Physical Memory [PSS] (MB): peak = 2718.800; parent = 2604.786; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4665.160; parent = 3688.238; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3717.281 ; gain = 895.957 ; free physical = 278 ; free virtual = 1599
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.355; parent = 2607.342; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.207; parent = 3717.285; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 3717.281 ; gain = 895.957 ; free physical = 259 ; free virtual = 1366
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.355; parent = 2607.342; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.207; parent = 3717.285; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.281 ; gain = 895.957 ; free physical = 258 ; free virtual = 1366
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.355; parent = 2607.342; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.207; parent = 3717.285; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.281 ; gain = 895.957 ; free physical = 245 ; free virtual = 1356
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.355; parent = 2607.342; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.207; parent = 3717.285; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.281 ; gain = 895.957 ; free physical = 239 ; free virtual = 1350
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.355; parent = 2607.342; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.207; parent = 3717.285; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.281 ; gain = 895.957 ; free physical = 248 ; free virtual = 1359
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.355; parent = 2607.342; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.207; parent = 3717.285; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.281 ; gain = 895.957 ; free physical = 248 ; free virtual = 1359
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.355; parent = 2607.342; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.207; parent = 3717.285; children = 976.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |    31|
|3     |LUT2   |     8|
|4     |LUT3   |    13|
|5     |LUT4   |    14|
|6     |LUT5   |     8|
|7     |LUT6   |    68|
|8     |FDRE   |   172|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.281 ; gain = 895.957 ; free physical = 241 ; free virtual = 1352
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.355; parent = 2607.342; children = 130.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.207; parent = 3717.285; children = 976.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3717.281 ; gain = 730.207 ; free physical = 310 ; free virtual = 1407
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.289 ; gain = 895.957 ; free physical = 289 ; free virtual = 1387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3725.281 ; gain = 0.000 ; free physical = 317 ; free virtual = 1435
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3770.105 ; gain = 0.000 ; free physical = 432 ; free virtual = 1636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8acbef95
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3770.105 ; gain = 1863.094 ; free physical = 854 ; free virtual = 2065
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_axis_jtag_0_0_synth_1/design_1_axis_jtag_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_jtag_0_0, cache-ID = 9a7d9b143fe60df9
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_axis_jtag_0_0_synth_1/design_1_axis_jtag_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_jtag_0_0_utilization_synth.rpt -pb design_1_axis_jtag_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:38:28 2023...
