# Digital-Stopwatch-FSM-in-Verilog
This project implements a digital stopwatch using Verilog HDL based on an FSM (Finite State Machine) architecture. It simulates the stopwatch in Xilinx Vivado, and optionally supports deployment on FPGA boards like Basys 3 or Nexys A7.
