
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {pe_border.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryparallel/pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_border line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 17 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 79 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryparallel/pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 5 designs.
Current design is 'ireg_border'.
ireg_border wreg mul_border acc pe_border
set current_design pe_border
pe_border
link

  Linking design 'pe_border'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  pe_border                   /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryparallel/pe_border.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (4 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryparallel/ireg_border.db, etc

Information: Building the design 'ireg_border' instantiated from design 'pe_border' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine ireg_border_WIDTH8 line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_border' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_border' instantiated from design 'pe_border' with
	the parameters "WIDTH=8". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH8)
Information: Building the design 'acc' instantiated from design 'pe_border' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 17 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i clr_i en_w clr_w en_o clr_o ifm[7] ifm[6] ifm[5] ifm[4] ifm[3] ifm[2] ifm[1] ifm[0] wght[7] wght[6] wght[5] wght[4] wght[3] wght[2] wght[1] wght[0] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i clr_i en_w clr_w en_o clr_o ifm[7] ifm[6] ifm[5] ifm[4] ifm[3] ifm[2] ifm[1] ifm[0] wght[7] wght[6] wght[5] wght[4] wght[3] wght[2] wght[1] wght[0] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'pe_border'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_border has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24'
  Processing 'mul_border_WIDTH8'
  Processing 'wreg_WIDTH8'
  Processing 'ireg_border_WIDTH8'
  Processing 'pe_border'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_DW01_add_0'
  Processing 'mul_border_WIDTH8_DW02_mult_0'
  Processing 'mul_border_WIDTH8_DW01_add_0_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    1538.1      0.72       7.8       0.0                          
    0:00:05    1534.8      0.72       7.8       0.0                          
    0:00:05    1534.8      0.72       7.8       0.0                          
    0:00:05    1534.8      0.71       7.7       0.0                          
    0:00:05    1534.8      0.71       7.7       0.0                          
    0:00:05    1466.7      0.72       7.1       0.0                          
    0:00:05    1469.2      0.70       6.9       0.0                          
    0:00:06    1458.8      0.68       6.8       0.0                          
    0:00:06    1458.5      0.68       6.8       0.0                          
    0:00:06    1458.5      0.68       6.8       0.0                          
    0:00:06    1458.5      0.69       6.8       0.0                          
    0:00:06    1458.5      0.69       6.9       0.0                          
    0:00:06    1458.5      0.69       6.9       0.0                          
    0:00:06    1458.5      0.69       6.9       0.0                          
    0:00:06    1458.5      0.69       6.9       0.0                          
    0:00:06    1458.5      0.69       6.9       0.0                          
    0:00:06    1458.5      0.69       6.9       0.0                          
    0:00:06    1458.5      0.69       6.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    1458.5      0.69       6.9       0.0                          
    0:00:06    1477.1      0.66       6.7       0.0 U_acc/o_data_reg[22]/D   
    0:00:06    1477.8      0.63       6.5       0.0 U_acc/o_data_reg[22]/D   
    0:00:06    1481.9      0.61       6.3       0.0 U_acc/o_data_reg[22]/D   
    0:00:06    1491.6      0.61       6.3       0.0 U_acc/o_data_reg[22]/D   
    0:00:06    1493.1      0.60       6.2       0.0 U_acc/o_data_reg[22]/D   
    0:00:06    1505.5      0.57       6.0       0.0 U_acc/o_data_reg[22]/D   
    0:00:06    1498.7      0.56       5.9       0.0 U_acc/o_data_reg[18]/D   
    0:00:06    1503.0      0.55       5.8       0.0 U_acc/o_data_reg[23]/D   
    0:00:06    1505.0      0.54       5.8       0.0 U_acc/o_data_reg[18]/D   
    0:00:06    1509.1      0.54       5.7       0.0 U_acc/o_data_reg[23]/D   
    0:00:06    1505.5      0.53       5.7       0.0 U_acc/o_data_reg[23]/D   
    0:00:06    1511.1      0.53       5.7       0.0 U_acc/o_data_reg[18]/D   
    0:00:06    1518.3      0.52       5.7       0.0 U_acc/o_data_reg[23]/D   
    0:00:07    1515.5      0.52       5.6       0.0 U_acc/o_data_reg[18]/D   
    0:00:07    1522.8      0.50       5.4       0.0 U_acc/o_data_reg[20]/D   
    0:00:07    1522.8      0.50       5.4       0.0                          
    0:00:07    1520.3      0.50       5.4       0.0                          
    0:00:07    1519.0      0.49       5.4       0.0 U_acc/o_data_reg[20]/D   
    0:00:07    1522.6      0.49       5.3       0.0 U_acc/o_data_reg[15]/D   
    0:00:07    1521.1      0.48       5.3       0.0 U_acc/o_data_reg[20]/D   
    0:00:08    1525.6      0.47       5.3       0.0 U_acc/o_data_reg[23]/D   
    0:00:08    1525.9      0.47       5.2       0.0                          
    0:00:08    1526.4      0.47       5.2       0.0                          
    0:00:08    1527.9      0.47       5.2       0.0                          
    0:00:08    1527.4      0.47       5.1       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    1527.4      0.47       5.1       0.0                          
    0:00:08    1527.4      0.47       5.1       0.0                          
    0:00:08    1520.5      0.47       5.1       0.0                          
    0:00:08    1518.0      0.48       5.1       0.0                          
    0:00:08    1518.0      0.48       5.1       0.0                          
    0:00:08    1518.0      0.48       5.1       0.0                          
    0:00:08    1518.0      0.48       5.1       0.0                          
    0:00:08    1518.0      0.48       5.1       0.0                          
    0:00:08    1515.7      0.48       5.2       0.0                          
    0:00:08    1515.7      0.48       5.2       0.0                          
    0:00:08    1515.7      0.48       5.2       0.0                          
    0:00:08    1515.7      0.48       5.2       0.0                          
    0:00:08    1515.7      0.48       5.2       0.0                          
    0:00:08    1515.7      0.48       5.2       0.0                          
    0:00:08    1515.5      0.48       5.2       0.0                          
    0:00:08    1507.8      0.48       5.2       0.0                          
    0:00:08    1509.9      0.47       5.2       0.0                          
    0:00:08    1510.4      0.47       5.2       0.0                          
    0:00:09    1509.9      0.47       5.1       0.0                          
    0:00:09    1512.7      0.47       5.1       0.0 U_acc/o_data_reg[22]/D   
    0:00:09    1515.7      0.46       5.1       0.0 U_acc/o_data_reg[22]/D   


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 15:25:56 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     11
    Unconnected ports (LINT-28)                                    11

Cells                                                              15
    Connected to power or ground (LINT-32)                          9
    Nets connected to multiple pins on same cell (LINT-33)          6
--------------------------------------------------------------------------------

Warning: In design 'mul_border_WIDTH8_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DW01_add_2', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DW01_add_2', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DW01_add_2', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DW01_add_2', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DW01_add_2', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DW01_add_2', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8', a pin on submodule 'mult_12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'acc_WIDTH24', a pin on submodule 'add_25' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'pe_border', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'i_data0[23]', 'i_data0[22]'', 'i_data0[19]'.
Warning: In design 'pe_border', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n3' is connected to pins 'i_data0[21]', 'i_data0[20]''.
Warning: In design 'pe_border', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n4' is connected to pins 'i_data0[18]', 'i_data0[15]''.
Warning: In design 'pe_border', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n2' is connected to pins 'i_data0[17]', 'i_data0[16]''.
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n19' is connected to pins 'B[5]', 'B[4]'', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'mul_border_WIDTH8_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_border has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pe_border'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11    1966.8      0.72       8.1       0.0                                0.00  
    0:00:11    1953.6      0.71       8.0       0.0                                0.00  
    0:00:11    1953.6      0.71       8.0       0.0                                0.00  
    0:00:11    1954.6      0.71       8.0       0.0                                0.00  
    0:00:11    1954.6      0.71       8.0       0.0                                0.00  
    0:00:12    1832.1      0.62       6.5       0.0                                0.00  
    0:00:12    1828.1      0.60       6.3       0.0                                0.00  
    0:00:12    1830.6      0.59       6.3       0.0                                0.00  
    0:00:12    1830.6      0.59       6.3       0.0                                0.00  
    0:00:12    1831.4      0.56       5.9       0.0                                0.00  
    0:00:12    1831.4      0.56       5.9       0.0                                0.00  
    0:00:12    1831.4      0.56       5.9       0.0                                0.00  
    0:00:12    1831.4      0.56       5.9       0.0                                0.00  
    0:00:12    1831.4      0.56       5.9       0.0                                0.00  
    0:00:12    1831.4      0.56       5.9       0.0                                0.00  
    0:00:12    1831.4      0.56       5.9       0.0                                0.00  
    0:00:12    1832.4      0.56       5.9       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:12    1832.4      0.56       5.9       0.0                                0.00  
    0:00:12    1837.0      0.53       5.6       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:12    1844.8      0.52       5.5       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:12    1847.1      0.51       5.4       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:12    1852.5      0.50       5.2       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:12    1857.3      0.50       5.2       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:12    1879.4      0.49       5.2       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:12    1901.3      0.49       5.2       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:12    1926.4      0.48       5.1       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:12    1926.2      0.48       5.1       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:12    1930.2      0.47       5.0       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:12    1936.3      0.46       4.9       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:12    1952.6      0.46       5.3       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:13    1975.5      0.46       5.3       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2001.1      0.45       5.1       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2017.1      0.43       4.9       0.0 U_acc/o_data_reg[21]/D         0.00  
    0:00:13    2017.1      0.43       4.9       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2018.4      0.43       4.9       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2018.9      0.43       4.8       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2021.2      0.42       4.8       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2025.5      0.42       4.7       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2035.9      0.41       4.6       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2035.9      0.41       4.6       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2048.1      0.41       4.6       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2051.7      0.41       4.6       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:13    2060.9      0.40       4.5       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2061.6      0.40       4.5       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2064.2      0.40       4.4       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2066.7      0.38       4.3       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2082.5      0.38       4.2       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2087.5      0.37       4.1       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2086.5      0.36       4.0       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2085.3      0.36       3.9       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2088.8      0.36       3.9       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2088.8      0.35       3.9       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2092.1      0.35       3.8       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2094.9      0.35       3.8       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2099.0      0.34       3.8       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2085.8      0.34       3.8       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2060.6      0.34       3.8       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2060.3      0.34       3.7       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:14    2060.3      0.34       3.7       0.0 U_acc/o_data_reg[19]/D         0.00  
    0:00:15    2090.1      0.34       3.7       0.0                                0.00  
    0:00:15    2092.1      0.34       3.7       0.0 U_acc/o_data_reg[20]/D         0.00  
    0:00:15    2092.1      0.33       3.6       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:15    2092.1      0.33       3.6       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:16    2091.6      0.32       3.6       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:17    2127.4      0.32       4.1       0.0                                0.00  
    0:00:17    2129.2      0.32       3.9       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:17    2130.7      0.32       3.9       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:17    2135.3      0.31       3.8       0.0 U_acc/o_data_reg[12]/D         0.00  
    0:00:17    2137.9      0.31       3.7       0.0 U_acc/o_data_reg[12]/D         0.00  
    0:00:17    2140.4      0.30       3.7       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:17    2142.9      0.30       3.6       0.0 U_acc/o_data_reg[12]/D         0.00  
    0:00:17    2140.9      0.29       3.6       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:17    2143.2      0.29       3.6       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:17    2144.2      0.29       3.5       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:17    2148.3      0.29       3.5       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:17    2155.1      0.29       3.5       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:18    2155.9      0.29       3.5       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:18    2153.4      0.28       3.4       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:18    2148.0      0.28       3.4       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:19    2199.4      0.27       3.3       0.0                                0.00  
    0:00:19    2199.4      0.27       3.3       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:19    2207.7      0.27       3.3       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:19    2209.3      0.27       3.2       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:19    2211.3      0.27       3.2       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:19    2213.3      0.27       3.2       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:19    2214.6      0.26       3.2       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:19    2226.3      0.26       3.2       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:21    2264.9      0.25       3.0       0.0                                0.00  
    0:00:24    2264.4      0.25       3.0       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:24    2256.8      0.25       3.0       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:24    2258.3      0.25       3.0       0.0 U_acc/o_data_reg[20]/D         0.00  
    0:00:24    2259.8      0.24       2.9       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:24    2259.6      0.24       2.9       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:25    2262.6      0.24       2.9       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:25    2264.4      0.24       2.9       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:25    2266.5      0.24       2.9       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:25    2268.0      0.24       2.9       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:25    2271.0      0.24       2.8       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:26    2275.4      0.24       2.8       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:26    2276.9      0.23       2.8       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:26    2283.5      0.23       2.8       0.0 U_acc/o_data_reg[20]/D         0.00  
    0:00:26    2285.3      0.23       2.8       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:26    2284.8      0.23       2.8       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:26    2286.3      0.23       2.7       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:27    2293.6      0.23       2.7       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:27    2296.2      0.23       2.7       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:27    2303.6      0.23       2.7       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:27    2319.1      0.23       2.7       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:27    2326.4      0.23       2.7       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:27    2328.0      0.23       2.7       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:27    2329.5      0.23       2.7       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:27    2331.0      0.23       2.7       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:28    2332.5      0.22       2.7       0.0 U_acc/o_data_reg[10]/D         0.00  
    0:00:28    2333.8      0.22       2.7       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:28    2333.8      0.22       2.7       0.0                                0.00  
    0:00:28    2326.2      0.22       2.7       0.0                                0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:28    2326.2      0.22       2.7       0.0                                0.00  
    0:00:28    2317.5      0.22       2.4       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:28    2316.0      0.22       2.4       0.0                                0.00  
    0:00:28    2316.5      0.22       2.4       0.0                                0.00  
    0:00:28    2306.4      0.22       2.1       0.0                                0.00  
    0:00:28    2306.4      0.22       2.1       0.0                                0.00  
    0:00:28    2305.3      0.22       2.1       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:28    2305.3      0.22       2.1       0.0                                0.00  
    0:00:28    2305.3      0.22       2.1       0.0                                0.00  
    0:00:28    2190.2      0.24       2.2       0.0                                0.00  
    0:00:28    2158.4      0.24       2.2       0.0                                0.00  
    0:00:28    2157.7      0.23       2.2       0.0                                0.00  
    0:00:28    2157.7      0.23       2.2       0.0                                0.00  
    0:00:28    2157.7      0.23       2.2       0.0                                0.00  
    0:00:29    2160.0      0.23       2.2       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:29    2160.0      0.23       2.2       0.0 U_acc/o_data_reg[16]/D         0.00  
    0:00:29    2149.8      0.23       2.0       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:29    2149.8      0.23       2.0       0.0                                0.00  
    0:00:29    2107.4      0.23       2.0       0.0                                0.00  
    0:00:29    2096.7      0.23       2.0       0.0                                0.00  
    0:00:29    2096.7      0.23       2.0       0.0                                0.00  
    0:00:29    2096.7      0.23       2.0       0.0                                0.00  
    0:00:29    2096.7      0.23       2.0       0.0                                0.00  
    0:00:29    2096.7      0.23       2.0       0.0                                0.00  
    0:00:29    2096.7      0.23       2.0       0.0                                0.00  
    0:00:29    2094.7      0.23       2.0       0.0                                0.00  
    0:00:29    2062.9      0.23       2.0       0.0                                0.00  
    0:00:29    2068.0      0.22       1.9       0.0                                0.00  
    0:00:29    2066.2      0.21       1.9       0.0                                0.00  
    0:00:29    2065.9      0.21       1.9       0.0                                0.00  
    0:00:30    2065.7      0.21       1.9       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:30    2075.1      0.21       1.8       0.0 U_acc/o_data_reg[18]/D         0.00  
    0:00:30    2082.7      0.21       1.9       0.0 U_acc/o_data_reg[18]/D         0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > pe_border_area.txt
report_power > pe_border_power.txt
report_timing -delay min > pe_border_min_delay.txt
report_timing -delay max > pe_border_max_delay.txt
#### write out final netlist ######
write -format verilog pe_border -output pe_border.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryparallel/pe_border.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 145 Mbytes.
Memory usage for this session including child processes 145 Mbytes.
CPU usage for this session 29 seconds ( 0.01 hours ).
Elapsed time for this session 32 seconds ( 0.01 hours ).

Thank you...
