Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2442
design__instance__area,33653.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006282804533839226
power__switching__total,0.00011029426968889311
power__leakage__total,0.000001937831484610797
power__total,0.0007405125652439892
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.34994591548382575
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3497850719185842
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10441819926483249
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.808104384059906
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104418
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.4870108898448896
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.48506444678306765
timing__hold__ws__corner:nom_slow_1p08V_125C,0.596910426870773
timing__setup__ws__corner:nom_slow_1p08V_125C,11.05478762043561
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.596910
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4021320612545587
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.40122889479848284
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28911385215314994
timing__setup__ws__corner:nom_typ_1p20V_25C,12.791634780135311
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.289114
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.34994591548382575
clock__skew__worst_setup,0.3497850719185842
timing__hold__ws,0.10441819926483249
timing__setup__ws,11.05478762043561
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104418
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2442
design__instance__area__stdcell,33653.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.559872
design__instance__utilization__stdcell,0.559872
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,34
design__instance__area__class:inverter,215.914
design__instance__count__class:sequential_cell,226
design__instance__area__class:sequential_cell,10661.4
design__instance__count__class:multi_input_combinational_cell,1610
design__instance__area__class:multi_input_combinational_cell,15282.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,518
design__instance__area__class:timing_repair_buffer,7018.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,63031
design__violations,0
design__instance__count__class:clock_buffer,45
design__instance__area__class:clock_buffer,397.354
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,56.2464
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,266
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,2674
route__net__special,2
route__drc_errors__iter:0,2048
route__wirelength__iter:0,71817
route__drc_errors__iter:1,981
route__wirelength__iter:1,70950
route__drc_errors__iter:2,1012
route__wirelength__iter:2,70785
route__drc_errors__iter:3,131
route__wirelength__iter:3,70449
route__drc_errors__iter:4,9
route__wirelength__iter:4,70369
route__drc_errors__iter:5,0
route__wirelength__iter:5,70359
route__drc_errors,0
route__wirelength,70359
route__vias,16516
route__vias__singlecut,16516
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,539.96
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,233
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,233
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,233
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,233
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000115025
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000101065
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000448394
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000101065
design_powergrid__voltage__worst,0.0000101065
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000115025
design_powergrid__drop__worst__net:VPWR,0.0000115025
design_powergrid__voltage__worst__net:VGND,0.0000101065
design_powergrid__drop__worst__net:VGND,0.0000101065
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004609999999999999907855825764801949162574601359665393829345703125
ir__drop__worst,0.000011500000000000000008998878031629686802261858247220516204833984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
