{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 11:20:19 2006 " "Info: Processing started: Wed Jul 05 11:20:19 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off ex10 -c ex10 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ex10 -c ex10" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "LRCOUT " "Warning: Ignored node in vector source file. Can't find corresponding node name \"LRCOUT\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LRCOUT" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "PCM3006:inst6\|COUNT\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"PCM3006:inst6\|COUNT\[7\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|COUNT\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "PCM3006:inst6\|COUNT\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"PCM3006:inst6\|COUNT\[0\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|COUNT\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[15\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[14\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[13\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[12\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[11\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[10\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[9\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[8\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[7\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[6\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[5\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[4\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[3\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[2\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[1\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LEFT\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"LEFT\[0\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "LEFT\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[15\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[14\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[13\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[12\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[11\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[10\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[9\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[8\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[7\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[6\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[5\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[4\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[3\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[2\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[1\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "RIGHT\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"RIGHT\[0\]\". Ignored vector source file node." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "RIGHT\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[15\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[14\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[13\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[12\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[11\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[10\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[9\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[8\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[7\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[6\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[5\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[4\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[3\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[2\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[1\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|RIGHT_IN\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|RIGHT_IN\[0\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|RIGHT_IN\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[15\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[14\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[13\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[12\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[11\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[10\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[9\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[8\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[7\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[6\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[5\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[4\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[3\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[2\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[1\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LEFT_IN\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LEFT_IN\[0\]\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LEFT_IN\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCM3006:inst6\|LOAD " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCM3006:inst6\|LOAD\" in design." {  } { { "C:/altera/FPGA_course/ex10/ex10-3.vwf" "" { Waveform "C:/altera/FPGA_course/ex10/ex10-3.vwf" "PCM3006:inst6\|LOAD" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|ex10\|sld_hub:sld_hub_inst\|hub_tdo " "Info: Register: \|ex10\|sld_hub:sld_hub_inst\|hub_tdo" {  } {  } 0 0 "Register: %1!s!" 0 0}  } {  } 0 0 "Inverted registers were found during simulation" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     19.12 % " "Info: Simulation coverage is      19.12 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "9974 " "Info: Number of transitions in simulation is 9974" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "ex10.sim.vwf " "Info: Vector file ex10.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 68 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 11:20:26 2006 " "Info: Processing ended: Wed Jul 05 11:20:26 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
