
*** Running vivado
    with args -log system_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_microblaze_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_microblaze_0_0.tcl -notrace
Command: synth_design -top system_microblaze_0_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11806 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1234.816 ; gain = 90.000 ; free physical = 937 ; free virtual = 10493
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:139]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 150000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 4 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 2 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 2 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 1 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/ectf_master/pl/src/bd/system/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:851]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (73#1) [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:139]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[15]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[14]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[13]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[12]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[11]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[10]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[9]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[8]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_data_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Single_Step_N
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port ADDR_ENA
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port ADDR_ENB
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port CASCADEINREGA
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port CASCADEINREGB
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[961]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:01:13 . Memory (MB): peak = 1575.082 ; gain = 430.266 ; free physical = 438 ; free virtual = 9961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:16 . Memory (MB): peak = 1575.082 ; gain = 430.266 ; free physical = 433 ; free virtual = 9961
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ectf_master/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 520 instances were transformed.
  FDR => FDRE: 130 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 341 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1794.098 ; gain = 1.000 ; free physical = 354 ; free virtual = 9144
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:28 ; elapsed = 00:02:45 . Memory (MB): peak = 1794.098 ; gain = 649.281 ; free physical = 1336 ; free virtual = 10297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:02:45 . Memory (MB): peak = 1794.098 ; gain = 649.281 ; free physical = 1334 ; free virtual = 10296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /ectf_master/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:02:46 . Memory (MB): peak = 1794.098 ; gain = 649.281 ; free physical = 1332 ; free virtual = 10291
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Access_Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Access_Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "isword" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_select_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_Write_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "branch_data_first" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "branch_data_first" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_wen" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:02:58 . Memory (MB): peak = 1794.098 ; gain = 649.281 ; free physical = 1281 ; free virtual = 10333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 109   
+---Registers : 
	             4096 Bit    Registers := 1     
	              198 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 93    
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 53    
	                1 Bit    Registers := 539   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 53    
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 31    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   7 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 19    
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 168   
	   4 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 69    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 649   
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module interrupt_mode_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module two_piperun_fd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module OneHot_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module OneHot_Buffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module OneHot_Buffer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module PC_Module_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module decode_conflict_ff 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module decode_conflict_ff__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module decode_conflict_ff__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module Jump_Logic_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 240   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module MSR_Reg_ff 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module exception_registers_ff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Data_Flow_Logic_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DLMB_Interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module DAXI_interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module Instr_Mux_ff 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ILMB_Interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module IAXI_Interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module MMU_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debug_stat_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
Module debug_stat_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module Debug_Stat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 40    
Module Debug_Trace 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              198 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 165   
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 57    
	   2 Input      1 Bit        Muxes := 120   
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
	   5 Input      1 Bit        Muxes := 2     
Module MicroBlaze_FF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Access_Overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_Write_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Shift_Op_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Shift_Op_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Arith_Shift_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Left_Shift_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_which_branch_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Logic_Op_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Logic_Op_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_Div_Zero_Overflow_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_lwx_swx_carry_of_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Trace.Debug_Trace_I /\save_sel_reg[10][0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_not_mul_hi_i_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[27] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[58]' (FDR) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[59]' (FDR) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[60]' (FDR) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Statistics.Debug_Stat_I /\Perf_Version.stat_stop_reg[61] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_byte_enable_i_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WSTRB_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_byte_enable_i_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WSTRB_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_byte_enable_i_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WSTRB_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_byte_enable_i_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WSTRB_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[28]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[24]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[23]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[21]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[20]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[19]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[18]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[17]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[16]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[28]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[24]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[23]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[21]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[20]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[19]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[18]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[17]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[16]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[15]' (FDR) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[13]' (FDR) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[7]' (FDR) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[11]' (FDR) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_is_fpu_instr_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_get_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_put_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_put_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_test_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Statistics.Debug_Stat_I /\all_statistics_counters[1].abort_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m0_addr_2lsb_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m0_addr_2lsb_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_is_fpu_cmp_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_databus_exclusive_i_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_is_div_instr_i_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_gpr_write_addr_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_lwx_swx_carry_of_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_test_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if0_inhibit_bt_mispredict_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/fpu_floating_stall_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_databus_exclusive_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_stream_ctrl_error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_unalignment_exception_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_stack_violation_exception_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Trace.Debug_Trace_I /\Serial_Dbg_Intf.status_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARLOCK_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/IAXI_Interface_I1/Use_IBUS.M_AXI_IP_ARPROT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/OF_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M2_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_DIV_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_DIV_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_Cache_Decode_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M2_DIV_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M2_Cache_Decode/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/OF_Div_Exception_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Div_Exception_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_Div_Exception_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_Div_Exception_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M2_Div_Exception_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M3_Cache_Decode/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_insert_write_cache_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if2_insert_write_cache_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if3_insert_write_cache_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if4_insert_write_cache_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_stack_violation_exception_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_stream_ctrl_error_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_unalignment_exception_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_MSR_set_decode_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_exception_raw_kind_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_exception_raw_kind_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_exception_raw_kind_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_exception_raw_kind_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_exception_raw_kind_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_exception_raw_kind_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if0_inhibit_bt_mispredict_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_is_div_instr_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_test_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_Load_BTR_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/stream_break_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if0_ibus_access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_ibus_first_cycle_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if4_ibus_first_cycle_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Sign_Extend_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Logic_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Bit_Insert_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Bit_Extract_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_databus_exclusive_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_is_fpu_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_is_div_instr_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_not_mul_hi_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_not_mul_hi_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_Sel_Mul_Res_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Op_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Op_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Op_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Cond_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Cond_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Cond_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_reverse_mem_access_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_move_to_FSR_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_no_cache_stall_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m2_no_cache_or_fsr_stall_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_move_to_FSR_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_is_fpu_cmp_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_is_fpu_cmp_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_is_fpu_cmp_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_first_cycle_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_Sel_SPR_TLBLO_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_Sel_SPR_TLBLO_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_databus_exclusive_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m2_databus_exclusive_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_databus_exclusive_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_DataBus_Exclusive_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/IF2_Write_ICache_Ext_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[16]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[17]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[18]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[19]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[20]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[21]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:04:03 . Memory (MB): peak = 1826.113 ; gain = 681.297 ; free physical = 862 ; free virtual = 10200
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:52 ; elapsed = 00:04:25 . Memory (MB): peak = 1826.113 ; gain = 681.297 ; free physical = 540 ; free virtual = 9865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:04:34 . Memory (MB): peak = 1826.113 ; gain = 681.297 ; free physical = 330 ; free virtual = 9719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:11 ; elapsed = 00:04:47 . Memory (MB): peak = 1856.184 ; gain = 711.367 ; free physical = 481 ; free virtual = 9844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin MicroBlaze_Core_I/Frequency.Core/DCache_I1/c2_first_cycle_cmb_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin MicroBlaze_Core_I/Frequency.Core/ICache_I1/c2_first_cycle_cmb_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:13 ; elapsed = 00:04:49 . Memory (MB): peak = 1856.184 ; gain = 711.367 ; free physical = 455 ; free virtual = 9825
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:13 ; elapsed = 00:04:49 . Memory (MB): peak = 1856.184 ; gain = 711.367 ; free physical = 452 ; free virtual = 9821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'MicroBlaze_FF' to reference 'Cache_ff' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'MicroBlaze_FF' to reference 'Cache_ff__parameterized1' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:04:52 . Memory (MB): peak = 1856.184 ; gain = 711.367 ; free physical = 427 ; free virtual = 9797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:16 ; elapsed = 00:04:52 . Memory (MB): peak = 1856.184 ; gain = 711.367 ; free physical = 429 ; free virtual = 9799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:16 ; elapsed = 00:04:52 . Memory (MB): peak = 1856.184 ; gain = 711.367 ; free physical = 427 ; free virtual = 9797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:16 ; elapsed = 00:04:52 . Memory (MB): peak = 1856.184 ; gain = 711.367 ; free physical = 425 ; free virtual = 9795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | data_buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | data_buffer_reg[3] | 4      | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__2     | data_buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |    21|
|2     |CARRY4    |   129|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    42|
|7     |LUT2      |   373|
|8     |LUT3      |   316|
|9     |LUT4      |   551|
|10    |LUT5      |   728|
|11    |LUT6      |  1350|
|12    |LUT6_2    |    31|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   325|
|15    |MUXF7     |   169|
|16    |RAM32M    |    16|
|17    |RAMB36E1  |     2|
|18    |SRL16E    |    91|
|19    |SRLC16E   |    96|
|20    |XORCY     |    32|
|21    |FDCE      |   296|
|22    |FDR       |   114|
|23    |FDRE      |  4083|
|24    |FDS       |     1|
|25    |FDSE      |    52|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                                                                            |Module                             |Cells |
+------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                                                                                 |                                   |  8822|
|2     |  U0                                                                                                                |MicroBlaze                         |  8822|
|3     |    MicroBlaze_Core_I                                                                                               |MicroBlaze_Core                    |  8415|
|4     |      \Frequency.Core                                                                                               |MicroBlaze_FF                      |  8405|
|5     |        interrupt_mode_converter_I                                                                                  |interrupt_mode_converter           |     2|
|6     |        DATA_FLOW_I1                                                                                                |Data_Flow_ff                       |  1317|
|7     |          ALU_I1                                                                                                    |ALU                                |   125|
|8     |            \Use_Carry_Decoding.CarryIn_MUXCY                                                                       |MB_MUXCY_935                       |     1|
|9     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                      |ALU_Bit__parameterized2            |     6|
|10    |              \Last_Bit.I_ALU_LUT_2                                                                                 |MB_LUT4                            |     1|
|11    |              \Last_Bit.I_ALU_LUT_V5                                                                                |MB_LUT6__parameterized8            |     1|
|12    |              \Last_Bit.MULT_AND_I                                                                                  |MB_MULT_AND                        |     1|
|13    |              \Last_Bit.MUXCY_XOR_I                                                                                 |MB_MUXCY_XORCY_1026                |     2|
|14    |              \Last_Bit.Pre_MUXCY_I                                                                                 |MB_MUXCY_1027                      |     1|
|15    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                     |ALU_Bit                            |     4|
|16    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1024                     |     1|
|17    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1025                |     3|
|18    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                     |ALU_Bit_936                        |     4|
|19    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1022                     |     1|
|20    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1023                |     3|
|21    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                     |ALU_Bit_937                        |     4|
|22    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1020                     |     1|
|23    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1021                |     3|
|24    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                     |ALU_Bit_938                        |     4|
|25    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1018                     |     1|
|26    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1019                |     3|
|27    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                     |ALU_Bit_939                        |     4|
|28    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1016                     |     1|
|29    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1017                |     3|
|30    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                     |ALU_Bit_940                        |     4|
|31    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1014                     |     1|
|32    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1015                |     3|
|33    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                     |ALU_Bit_941                        |     4|
|34    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1012                     |     1|
|35    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1013                |     3|
|36    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                     |ALU_Bit_942                        |     4|
|37    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1010                     |     1|
|38    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1011                |     3|
|39    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                     |ALU_Bit_943                        |     4|
|40    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1008                     |     1|
|41    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1009                |     3|
|42    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                     |ALU_Bit_944                        |     4|
|43    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1006                     |     1|
|44    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1007                |     3|
|45    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                      |ALU_Bit_945                        |     4|
|46    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1004                     |     1|
|47    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1005                |     3|
|48    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                     |ALU_Bit_946                        |     4|
|49    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1002                     |     1|
|50    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1003                |     3|
|51    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                     |ALU_Bit_947                        |     4|
|52    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_1000                     |     1|
|53    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_1001                |     3|
|54    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                     |ALU_Bit_948                        |     4|
|55    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_998                      |     1|
|56    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_999                 |     3|
|57    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                     |ALU_Bit_949                        |     5|
|58    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_996                      |     1|
|59    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_997                 |     4|
|60    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                     |ALU_Bit_950                        |     3|
|61    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_994                      |     1|
|62    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_995                 |     2|
|63    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                     |ALU_Bit_951                        |     3|
|64    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_992                      |     1|
|65    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_993                 |     2|
|66    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                     |ALU_Bit_952                        |     3|
|67    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_990                      |     1|
|68    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_991                 |     2|
|69    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                     |ALU_Bit_953                        |     3|
|70    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_988                      |     1|
|71    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_989                 |     2|
|72    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                     |ALU_Bit_954                        |     3|
|73    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_986                      |     1|
|74    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_987                 |     2|
|75    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                     |ALU_Bit_955                        |     3|
|76    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_984                      |     1|
|77    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_985                 |     2|
|78    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                      |ALU_Bit_956                        |     4|
|79    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_982                      |     1|
|80    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_983                 |     3|
|81    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                     |ALU_Bit_957                        |     3|
|82    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_980                      |     1|
|83    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_981                 |     2|
|84    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                     |ALU_Bit_958                        |     3|
|85    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_978                      |     1|
|86    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_979                 |     2|
|87    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                      |ALU_Bit_959                        |     4|
|88    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_976                      |     1|
|89    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_977                 |     3|
|90    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                      |ALU_Bit_960                        |     4|
|91    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_974                      |     1|
|92    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_975                 |     3|
|93    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                      |ALU_Bit_961                        |     4|
|94    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_972                      |     1|
|95    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_973                 |     3|
|96    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                      |ALU_Bit_962                        |     4|
|97    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_970                      |     1|
|98    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_971                 |     3|
|99    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                      |ALU_Bit_963                        |     4|
|100   |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_968                      |     1|
|101   |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_969                 |     3|
|102   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                      |ALU_Bit_964                        |     4|
|103   |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_966                      |     1|
|104   |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_967                 |     3|
|105   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                      |ALU_Bit_965                        |     4|
|106   |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2                          |     1|
|107   |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY                     |     3|
|108   |          Byte_Doublet_Handle_I1                                                                                    |Byte_Doublet_Handle_ff             |   171|
|109   |          Data_Flow_Logic_I1                                                                                        |Data_Flow_Logic_ff                 |   543|
|110   |            \Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                               |MB_MUXCY_933                       |     1|
|111   |            \Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                               |MB_MUXCY_934                       |     1|
|112   |          MSR_I1                                                                                                    |MSR_Reg_ff                         |   198|
|113   |            \Gen_Ex_Bit_DFF[17].Using_Low.ex_msr_FF                                                                 |MB_FDR_843                         |     1|
|114   |            \Gen_Ex_Bit_DFF[18].Using_Low.ex_msr_FF                                                                 |MB_FDR_844                         |     1|
|115   |            \Gen_Ex_Bit_DFF[19].Using_Low.ex_msr_FF                                                                 |MB_FDR_845                         |     1|
|116   |            \Gen_Ex_Bit_DFF[20].Using_Low.ex_msr_FF                                                                 |MB_FDR_846                         |     1|
|117   |            \Gen_Ex_Bit_DFF[21].Using_Low.ex_msr_FF                                                                 |MB_FDR_847                         |     1|
|118   |            \Gen_Ex_Bit_DFF[22].Using_Low.ex_msr_FF                                                                 |MB_FDR_848                         |     1|
|119   |            \Gen_Ex_Bit_DFF[23].Using_Low.ex_msr_FF                                                                 |MB_FDR_849                         |     1|
|120   |            \Gen_Ex_Bit_DFF[24].Using_Low.ex_msr_FF                                                                 |MB_FDR_850                         |     1|
|121   |            \Gen_Ex_Bit_DFF[25].Using_Low.ex_msr_FF                                                                 |MB_FDR_851                         |     1|
|122   |            \Gen_Ex_Bit_DFF[26].Using_Low.ex_msr_FF                                                                 |MB_FDR_852                         |     1|
|123   |            \Gen_Ex_Bit_DFF[27].Using_Low.ex_msr_FF                                                                 |MB_FDR_853                         |     1|
|124   |            \Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                 |MB_FDR_854                         |     1|
|125   |            \Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                 |MB_FDR_855                         |     1|
|126   |            \Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                 |MB_FDR_856                         |     1|
|127   |            \Gen_Ex_Bit_DFF[31].Using_Low.ex_msr_FF                                                                 |MB_FDR_857                         |     1|
|128   |            \Gen_M0_Bit_DFF[17].Using_Low.m0_msr_FF                                                                 |MB_FDR_858                         |     1|
|129   |            \Gen_M0_Bit_DFF[18].Using_Low.m0_msr_FF                                                                 |MB_FDR_859                         |     1|
|130   |            \Gen_M0_Bit_DFF[19].Using_Low.m0_msr_FF                                                                 |MB_FDR_860                         |     1|
|131   |            \Gen_M0_Bit_DFF[20].Using_Low.m0_msr_FF                                                                 |MB_FDR_861                         |     1|
|132   |            \Gen_M0_Bit_DFF[21].Using_Low.m0_msr_FF                                                                 |MB_FDR_862                         |     1|
|133   |            \Gen_M0_Bit_DFF[22].Using_Low.m0_msr_FF                                                                 |MB_FDR_863                         |     1|
|134   |            \Gen_M0_Bit_DFF[23].Using_Low.m0_msr_FF                                                                 |MB_FDR_864                         |     1|
|135   |            \Gen_M0_Bit_DFF[24].Using_Low.m0_msr_FF                                                                 |MB_FDR_865                         |     1|
|136   |            \Gen_M0_Bit_DFF[25].Using_Low.m0_msr_FF                                                                 |MB_FDR_866                         |     1|
|137   |            \Gen_M0_Bit_DFF[26].Using_Low.m0_msr_FF                                                                 |MB_FDR_867                         |     1|
|138   |            \Gen_M0_Bit_DFF[27].Using_Low.m0_msr_FF                                                                 |MB_FDR_868                         |     1|
|139   |            \Gen_M0_Bit_DFF[28].Using_Low.m0_msr_FF                                                                 |MB_FDR_869                         |     1|
|140   |            \Gen_M0_Bit_DFF[29].Using_Low.m0_msr_FF                                                                 |MB_FDR_870                         |     1|
|141   |            \Gen_M0_Bit_DFF[30].Using_Low.m0_msr_FF                                                                 |MB_FDR_871                         |     1|
|142   |            \Gen_M0_Bit_DFF[31].Using_Low.m0_msr_FF                                                                 |MB_FDR_872                         |     1|
|143   |            \Gen_M1_Bit_DFF[17].Using_Low.m1_msr_FF                                                                 |MB_FDR_873                         |     1|
|144   |            \Gen_M1_Bit_DFF[18].Using_Low.m1_msr_FF                                                                 |MB_FDR_874                         |     1|
|145   |            \Gen_M1_Bit_DFF[19].Using_Low.m1_msr_FF                                                                 |MB_FDR_875                         |     1|
|146   |            \Gen_M1_Bit_DFF[20].Using_Low.m1_msr_FF                                                                 |MB_FDR_876                         |     1|
|147   |            \Gen_M1_Bit_DFF[21].Using_Low.m1_msr_FF                                                                 |MB_FDR_877                         |     1|
|148   |            \Gen_M1_Bit_DFF[22].Using_Low.m1_msr_FF                                                                 |MB_FDR_878                         |     1|
|149   |            \Gen_M1_Bit_DFF[23].Using_Low.m1_msr_FF                                                                 |MB_FDR_879                         |     1|
|150   |            \Gen_M1_Bit_DFF[24].Using_Low.m1_msr_FF                                                                 |MB_FDR_880                         |     1|
|151   |            \Gen_M1_Bit_DFF[25].Using_Low.m1_msr_FF                                                                 |MB_FDR_881                         |     1|
|152   |            \Gen_M1_Bit_DFF[26].Using_Low.m1_msr_FF                                                                 |MB_FDR_882                         |     1|
|153   |            \Gen_M1_Bit_DFF[27].Using_Low.m1_msr_FF                                                                 |MB_FDR_883                         |     1|
|154   |            \Gen_M1_Bit_DFF[28].Using_Low.m1_msr_FF                                                                 |MB_FDR_884                         |     1|
|155   |            \Gen_M1_Bit_DFF[29].Using_Low.m1_msr_FF                                                                 |MB_FDR_885                         |     1|
|156   |            \Gen_M1_Bit_DFF[30].Using_Low.m1_msr_FF                                                                 |MB_FDR_886                         |     1|
|157   |            \Gen_M1_Bit_DFF[31].Using_Low.m1_msr_FF                                                                 |MB_FDR_887                         |     1|
|158   |            \Gen_M2_Bit_DFF[17].Using_Low.m2_msr_FF                                                                 |MB_FDR_888                         |     1|
|159   |            \Gen_M2_Bit_DFF[18].Using_Low.m2_msr_FF                                                                 |MB_FDR_889                         |     1|
|160   |            \Gen_M2_Bit_DFF[19].Using_Low.m2_msr_FF                                                                 |MB_FDR_890                         |     1|
|161   |            \Gen_M2_Bit_DFF[20].Using_Low.m2_msr_FF                                                                 |MB_FDR_891                         |     1|
|162   |            \Gen_M2_Bit_DFF[21].Using_Low.m2_msr_FF                                                                 |MB_FDR_892                         |     1|
|163   |            \Gen_M2_Bit_DFF[22].Using_Low.m2_msr_FF                                                                 |MB_FDR_893                         |     1|
|164   |            \Gen_M2_Bit_DFF[23].Using_Low.m2_msr_FF                                                                 |MB_FDR_894                         |     1|
|165   |            \Gen_M2_Bit_DFF[24].Using_Low.m2_msr_FF                                                                 |MB_FDR_895                         |     1|
|166   |            \Gen_M2_Bit_DFF[25].Using_Low.m2_msr_FF                                                                 |MB_FDR_896                         |     1|
|167   |            \Gen_M2_Bit_DFF[26].Using_Low.m2_msr_FF                                                                 |MB_FDR_897                         |     1|
|168   |            \Gen_M2_Bit_DFF[27].Using_Low.m2_msr_FF                                                                 |MB_FDR_898                         |     1|
|169   |            \Gen_M2_Bit_DFF[28].Using_Low.m2_msr_FF                                                                 |MB_FDR_899                         |     1|
|170   |            \Gen_M2_Bit_DFF[29].Using_Low.m2_msr_FF                                                                 |MB_FDR_900                         |     1|
|171   |            \Gen_M2_Bit_DFF[30].Using_Low.m2_msr_FF                                                                 |MB_FDR_901                         |     1|
|172   |            \Gen_M2_Bit_DFF[31].Using_Low.m2_msr_FF                                                                 |MB_FDR_902                         |     1|
|173   |            \Gen_M3_Bit_DFF[17].Using_Low.m3_msr_FF                                                                 |MB_FDR_903                         |     1|
|174   |            \Gen_M3_Bit_DFF[18].Using_Low.m3_msr_FF                                                                 |MB_FDR_904                         |     1|
|175   |            \Gen_M3_Bit_DFF[19].Using_Low.m3_msr_FF                                                                 |MB_FDR_905                         |     1|
|176   |            \Gen_M3_Bit_DFF[20].Using_Low.m3_msr_FF                                                                 |MB_FDR_906                         |     1|
|177   |            \Gen_M3_Bit_DFF[21].Using_Low.m3_msr_FF                                                                 |MB_FDR_907                         |     1|
|178   |            \Gen_M3_Bit_DFF[22].Using_Low.m3_msr_FF                                                                 |MB_FDR_908                         |     1|
|179   |            \Gen_M3_Bit_DFF[23].Using_Low.m3_msr_FF                                                                 |MB_FDR_909                         |     1|
|180   |            \Gen_M3_Bit_DFF[24].Using_Low.m3_msr_FF                                                                 |MB_FDR_910                         |     1|
|181   |            \Gen_M3_Bit_DFF[25].Using_Low.m3_msr_FF                                                                 |MB_FDR_911                         |     1|
|182   |            \Gen_M3_Bit_DFF[26].Using_Low.m3_msr_FF                                                                 |MB_FDR_912                         |     1|
|183   |            \Gen_M3_Bit_DFF[27].Using_Low.m3_msr_FF                                                                 |MB_FDR_913                         |     1|
|184   |            \Gen_M3_Bit_DFF[28].Using_Low.m3_msr_FF                                                                 |MB_FDR_914                         |     1|
|185   |            \Gen_M3_Bit_DFF[29].Using_Low.m3_msr_FF                                                                 |MB_FDR_915                         |     1|
|186   |            \Gen_M3_Bit_DFF[30].Using_Low.m3_msr_FF                                                                 |MB_FDR_916                         |     1|
|187   |            \Gen_M3_Bit_DFF[31].Using_Low.m3_msr_FF                                                                 |MB_FDR_917                         |     1|
|188   |            \Gen_WB_Bit_DFF[17].Using_Low.wb_msr_FF                                                                 |MB_FDR_918                         |     8|
|189   |            \Gen_WB_Bit_DFF[18].Using_Low.wb_msr_FF                                                                 |MB_FDR_919                         |     8|
|190   |            \Gen_WB_Bit_DFF[19].Using_Low.wb_msr_FF                                                                 |MB_FDR_920                         |     8|
|191   |            \Gen_WB_Bit_DFF[20].Using_Low.wb_msr_FF                                                                 |MB_FDR_921                         |     8|
|192   |            \Gen_WB_Bit_DFF[21].Using_Low.wb_msr_FF                                                                 |MB_FDR_922                         |     8|
|193   |            \Gen_WB_Bit_DFF[22].Using_Low.wb_msr_FF                                                                 |MB_FDR_923                         |     7|
|194   |            \Gen_WB_Bit_DFF[23].Using_Low.wb_msr_FF                                                                 |MB_FDR_924                         |     7|
|195   |            \Gen_WB_Bit_DFF[24].Using_Low.wb_msr_FF                                                                 |MB_FDR_925                         |     8|
|196   |            \Gen_WB_Bit_DFF[25].Using_Low.wb_msr_FF                                                                 |MB_FDR_926                         |     8|
|197   |            \Gen_WB_Bit_DFF[26].Using_Low.wb_msr_FF                                                                 |MB_FDR_927                         |     8|
|198   |            \Gen_WB_Bit_DFF[27].Using_Low.wb_msr_FF                                                                 |MB_FDR_928                         |     8|
|199   |            \Gen_WB_Bit_DFF[28].Using_Low.wb_msr_FF                                                                 |MB_FDR_929                         |     6|
|200   |            \Gen_WB_Bit_DFF[29].Using_Low.wb_msr_FF                                                                 |MB_FDR_930                         |     7|
|201   |            \Gen_WB_Bit_DFF[30].Using_Low.wb_msr_FF                                                                 |MB_FDR_931                         |     1|
|202   |            \Gen_WB_Bit_DFF[31].Using_Low.wb_msr_FF                                                                 |MB_FDR_932                         |     8|
|203   |          Operand_Select_I1                                                                                         |Operand_Select_ff                  |   180|
|204   |          Register_File_I1                                                                                          |Register_File_gti                  |    16|
|205   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                                                      |MB_RAM32M                          |     1|
|206   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                                                     |MB_RAM32M_828                      |     1|
|207   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                                                     |MB_RAM32M_829                      |     1|
|208   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                                                     |MB_RAM32M_830                      |     1|
|209   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                                                     |MB_RAM32M_831                      |     1|
|210   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                                                     |MB_RAM32M_832                      |     1|
|211   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                                                     |MB_RAM32M_833                      |     1|
|212   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                                                      |MB_RAM32M_834                      |     1|
|213   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                                                      |MB_RAM32M_835                      |     1|
|214   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                                                      |MB_RAM32M_836                      |     1|
|215   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                                                      |MB_RAM32M_837                      |     1|
|216   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                                                      |MB_RAM32M_838                      |     1|
|217   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                                                      |MB_RAM32M_839                      |     1|
|218   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                                                      |MB_RAM32M_840                      |     1|
|219   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                                                      |MB_RAM32M_841                      |     1|
|220   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                                                      |MB_RAM32M_842                      |     1|
|221   |          Shift_Logic_Module_I1                                                                                     |Shift_Logic_Module_gti             |     0|
|222   |          Zero_Detect_I                                                                                             |Zero_Detect_gti                    |    12|
|223   |            Part_Of_Zero_Carry_Start                                                                                |MB_MUXCY_821                       |     1|
|224   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_822                       |     1|
|225   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_823                       |     1|
|226   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_824                       |     1|
|227   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_825                       |     1|
|228   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_826                       |     1|
|229   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_827                       |     1|
|230   |          exception_registers_I1                                                                                    |exception_registers_ff             |    72|
|231   |        DAXI_interface_I1                                                                                           |DAXI_interface_ff                  |   142|
|232   |        DCache_I1                                                                                                   |Cache_ff                           |     1|
|233   |        DECODE_I1                                                                                                   |Decode_ff                          |  1876|
|234   |          EX_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd                     |     1|
|235   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_820                         |     1|
|236   |          EX_GPR_Write_DFF                                                                                          |two_piperun_fd_289                 |     5|
|237   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_819                         |     5|
|238   |          EX_Jump_handling                                                                                          |two_piperun_fd_290                 |     7|
|239   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_818                         |     7|
|240   |          Jump_Logic_I1                                                                                             |Jump_Logic_ff                      |    34|
|241   |            EX_Jump_Delay_DFF                                                                                       |MB_FDR_810                         |     3|
|242   |            MUXCY_JUMP_CARRY                                                                                        |MB_MUXCY_811                       |     3|
|243   |            MUXCY_JUMP_CARRY2                                                                                       |MB_MUXCY_812                       |     3|
|244   |            MUXCY_JUMP_CARRY3                                                                                       |MB_MUXCY_813                       |     2|
|245   |            MUXCY_JUMP_CARRY4                                                                                       |MB_MUXCY_814                       |     2|
|246   |            MUXCY_JUMP_CARRY5                                                                                       |MB_MUXCY_815                       |     1|
|247   |            MUXCY_JUMP_CARRY8                                                                                       |MB_MUXCY_816                       |     1|
|248   |            MUXCY_JUMP_CARRY9                                                                                       |MB_MUXCY_817                       |    10|
|249   |          Kill_Fetch_Carry                                                                                          |carry_or_bb_291                    |     7|
|250   |            carry_or_i1                                                                                             |carry_or_808                       |     7|
|251   |              MUXCY_I                                                                                               |MB_MUXCY_809                       |     7|
|252   |          Kill_Fetch_MMU_Carry                                                                                      |carry_or_bb_292                    |     4|
|253   |            carry_or_i1                                                                                             |carry_or_806                       |     4|
|254   |              MUXCY_I                                                                                               |MB_MUXCY_807                       |     4|
|255   |          M0_Exception_From_DFF                                                                                     |two_piperun_fd_293                 |    10|
|256   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_805                         |    10|
|257   |          M0_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_294                 |     2|
|258   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_804                         |     2|
|259   |          M0_GPR_Write_DFF                                                                                          |two_piperun_fd_295                 |     6|
|260   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_803                         |     6|
|261   |          M0_Load_Store_Access_DFF                                                                                  |two_piperun_fd_296                 |     2|
|262   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_802                         |     2|
|263   |          M1_Exception_From_DFF                                                                                     |two_piperun_fd_297                 |     6|
|264   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_801                         |     6|
|265   |          M1_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_298                 |     2|
|266   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_800                         |     2|
|267   |          M1_GPR_Write_DFF                                                                                          |two_piperun_fd_299                 |     6|
|268   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_799                         |     6|
|269   |          M2_Exception_From_DFF                                                                                     |two_piperun_fd_300                 |    11|
|270   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_798                         |    11|
|271   |          M2_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_301                 |     2|
|272   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_797                         |     2|
|273   |          M2_GPR_Write_DFF                                                                                          |two_piperun_fd_302                 |     6|
|274   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_796                         |     6|
|275   |          M3_Exception_From_DFF                                                                                     |two_piperun_fd_303                 |    38|
|276   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_795                         |    38|
|277   |          M3_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_304                 |     1|
|278   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_794                         |     1|
|279   |          M3_GPR_Write_DFF                                                                                          |two_piperun_fd_305                 |     6|
|280   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_793                         |     6|
|281   |          Op1_Conflict_Stall                                                                                        |decode_conflict_ff                 |    31|
|282   |            \EX_Simple_Carry.OF_EX_Use                                                                              |carry_and_bb_720                   |     1|
|283   |              carry_and_i1                                                                                          |carry_and_791                      |     1|
|284   |                MUXCY_I                                                                                             |MB_MUXCY_792                       |     1|
|285   |            \M0_Simple_Carry.OF_M0_Use                                                                              |carry_and_bb_721                   |     1|
|286   |              carry_and_i1                                                                                          |carry_and_789                      |     1|
|287   |                MUXCY_I                                                                                             |MB_MUXCY_790                       |     1|
|288   |            \M1_Simple_Carry.OF_M1_Use                                                                              |carry_and_bb_722                   |     1|
|289   |              carry_and_i1                                                                                          |carry_and_787                      |     1|
|290   |                MUXCY_I                                                                                             |MB_MUXCY_788                       |     1|
|291   |            \M2_Simple_Carry.OF_M2_Use                                                                              |carry_and_bb_723                   |     1|
|292   |              carry_and_i1                                                                                          |carry_and_785                      |     1|
|293   |                MUXCY_I                                                                                             |MB_MUXCY_786                       |     1|
|294   |            \M3_Simple_Carry.OF_M3_Use                                                                              |carry_and_bb_724                   |     1|
|295   |              carry_and_i1                                                                                          |carry_and_783                      |     1|
|296   |                MUXCY_I                                                                                             |MB_MUXCY_784                       |     1|
|297   |            OF_EX_Cmp                                                                                               |comparator_bool_725                |     2|
|298   |              comparator_i1                                                                                         |comparator_780                     |     2|
|299   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_781                       |     1|
|300   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_782                       |     1|
|301   |            OF_EX_Conflict                                                                                          |carry_and_bb_726                   |     1|
|302   |              carry_and_i1                                                                                          |carry_and_778                      |     1|
|303   |                MUXCY_I                                                                                             |MB_MUXCY_779                       |     1|
|304   |            OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_727           |     3|
|305   |              carry_and_i1                                                                                          |MB_AND2B1L_777                     |     3|
|306   |            OF_EX_Mask_Stall                                                                                        |carry_and_bb_728                   |     1|
|307   |              carry_and_i1                                                                                          |carry_and_775                      |     1|
|308   |                MUXCY_I                                                                                             |MB_MUXCY_776                       |     1|
|309   |            OF_M0_Cmp                                                                                               |comparator_bool_729                |     2|
|310   |              comparator_i1                                                                                         |comparator_772                     |     2|
|311   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_773                       |     1|
|312   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_774                       |     1|
|313   |            OF_M0_Conflict                                                                                          |carry_and_bb_730                   |     1|
|314   |              carry_and_i1                                                                                          |carry_and_770                      |     1|
|315   |                MUXCY_I                                                                                             |MB_MUXCY_771                       |     1|
|316   |            OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_731           |     1|
|317   |              carry_and_i1                                                                                          |MB_AND2B1L_769                     |     1|
|318   |            OF_M0_Mask_Stall                                                                                        |carry_and_bb_732                   |     1|
|319   |              carry_and_i1                                                                                          |carry_and_767                      |     1|
|320   |                MUXCY_I                                                                                             |MB_MUXCY_768                       |     1|
|321   |            OF_M1_Cmp                                                                                               |comparator_bool_733                |     2|
|322   |              comparator_i1                                                                                         |comparator_764                     |     2|
|323   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_765                       |     1|
|324   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_766                       |     1|
|325   |            OF_M1_Conflict                                                                                          |carry_and_bb_734                   |     1|
|326   |              carry_and_i1                                                                                          |carry_and_762                      |     1|
|327   |                MUXCY_I                                                                                             |MB_MUXCY_763                       |     1|
|328   |            OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_735           |     1|
|329   |              carry_and_i1                                                                                          |MB_AND2B1L_761                     |     1|
|330   |            OF_M1_Mask_Stall                                                                                        |carry_and_bb_736                   |     1|
|331   |              carry_and_i1                                                                                          |carry_and_759                      |     1|
|332   |                MUXCY_I                                                                                             |MB_MUXCY_760                       |     1|
|333   |            OF_M2_Cmp                                                                                               |comparator_bool_737                |     2|
|334   |              comparator_i1                                                                                         |comparator_756                     |     2|
|335   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_757                       |     1|
|336   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_758                       |     1|
|337   |            OF_M2_Conflict                                                                                          |carry_and_bb_738                   |     1|
|338   |              carry_and_i1                                                                                          |carry_and_754                      |     1|
|339   |                MUXCY_I                                                                                             |MB_MUXCY_755                       |     1|
|340   |            OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_739           |     1|
|341   |              carry_and_i1                                                                                          |MB_AND2B1L_753                     |     1|
|342   |            OF_M2_Mask_Stall                                                                                        |carry_and_bb_740                   |     1|
|343   |              carry_and_i1                                                                                          |carry_and_751                      |     1|
|344   |                MUXCY_I                                                                                             |MB_MUXCY_752                       |     1|
|345   |            OF_M3_Cmp                                                                                               |comparator_bool_741                |     2|
|346   |              comparator_i1                                                                                         |comparator_748                     |     2|
|347   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_749                       |     1|
|348   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_750                       |     1|
|349   |            OF_M3_Conflict                                                                                          |carry_and_bb_742                   |     1|
|350   |              carry_and_i1                                                                                          |carry_and_746                      |     1|
|351   |                MUXCY_I                                                                                             |MB_MUXCY_747                       |     1|
|352   |            OF_M3_Mask_Stall                                                                                        |carry_and_bb_743                   |     1|
|353   |              carry_and_i1                                                                                          |carry_and_744                      |     1|
|354   |                MUXCY_I                                                                                             |MB_MUXCY_745                       |     1|
|355   |          Op2_Conflict_Stall                                                                                        |decode_conflict_ff__parameterized1 |    41|
|356   |            \EX_Advanced_Carry.OF_EX_Use1                                                                           |carry_and_bb_617                   |     1|
|357   |              carry_and_i1                                                                                          |carry_and_718                      |     1|
|358   |                MUXCY_I                                                                                             |MB_MUXCY_719                       |     1|
|359   |            \EX_Advanced_Carry.OF_EX_Use2                                                                           |carry_or_n_bb_618                  |     1|
|360   |              carry_or_i1                                                                                           |carry_or_716                       |     1|
|361   |                MUXCY_I                                                                                             |MB_MUXCY_717                       |     1|
|362   |            \EX_Advanced_Carry.OF_EX_Use3                                                                           |carry_and_n_bb_619                 |     1|
|363   |              carry_and_i1                                                                                          |carry_and_714                      |     1|
|364   |                MUXCY_I                                                                                             |MB_MUXCY_715                       |     1|
|365   |            \M0_Advanced_Carry.OF_M0_Use1                                                                           |carry_and_bb_620                   |     1|
|366   |              carry_and_i1                                                                                          |carry_and_712                      |     1|
|367   |                MUXCY_I                                                                                             |MB_MUXCY_713                       |     1|
|368   |            \M0_Advanced_Carry.OF_M0_Use2                                                                           |carry_or_n_bb_621                  |     1|
|369   |              carry_or_i1                                                                                           |carry_or_710                       |     1|
|370   |                MUXCY_I                                                                                             |MB_MUXCY_711                       |     1|
|371   |            \M0_Advanced_Carry.OF_M0_Use3                                                                           |carry_and_n_bb_622                 |     1|
|372   |              carry_and_i1                                                                                          |carry_and_708                      |     1|
|373   |                MUXCY_I                                                                                             |MB_MUXCY_709                       |     1|
|374   |            \M1_Advanced_Carry.OF_M1_Use1                                                                           |carry_and_bb_623                   |     1|
|375   |              carry_and_i1                                                                                          |carry_and_706                      |     1|
|376   |                MUXCY_I                                                                                             |MB_MUXCY_707                       |     1|
|377   |            \M1_Advanced_Carry.OF_M1_Use2                                                                           |carry_or_n_bb_624                  |     1|
|378   |              carry_or_i1                                                                                           |carry_or_704                       |     1|
|379   |                MUXCY_I                                                                                             |MB_MUXCY_705                       |     1|
|380   |            \M1_Advanced_Carry.OF_M1_Use3                                                                           |carry_and_n_bb_625                 |     1|
|381   |              carry_and_i1                                                                                          |carry_and_702                      |     1|
|382   |                MUXCY_I                                                                                             |MB_MUXCY_703                       |     1|
|383   |            \M2_Advanced_Carry.OF_M2_Use1                                                                           |carry_and_bb_626                   |     1|
|384   |              carry_and_i1                                                                                          |carry_and_700                      |     1|
|385   |                MUXCY_I                                                                                             |MB_MUXCY_701                       |     1|
|386   |            \M2_Advanced_Carry.OF_M2_Use2                                                                           |carry_or_n_bb_627                  |     1|
|387   |              carry_or_i1                                                                                           |carry_or_698                       |     1|
|388   |                MUXCY_I                                                                                             |MB_MUXCY_699                       |     1|
|389   |            \M2_Advanced_Carry.OF_M2_Use3                                                                           |carry_and_n_bb_628                 |     1|
|390   |              carry_and_i1                                                                                          |carry_and_696                      |     1|
|391   |                MUXCY_I                                                                                             |MB_MUXCY_697                       |     1|
|392   |            \M3_Advanced_Carry.OF_M3_Use1                                                                           |carry_and_bb_629                   |     1|
|393   |              carry_and_i1                                                                                          |carry_and_694                      |     1|
|394   |                MUXCY_I                                                                                             |MB_MUXCY_695                       |     1|
|395   |            \M3_Advanced_Carry.OF_M3_Use2                                                                           |carry_or_n_bb_630                  |     1|
|396   |              carry_or_i1                                                                                           |carry_or_692                       |     1|
|397   |                MUXCY_I                                                                                             |MB_MUXCY_693                       |     1|
|398   |            \M3_Advanced_Carry.OF_M3_Use3                                                                           |carry_and_n_bb_631                 |     1|
|399   |              carry_and_i1                                                                                          |carry_and_690                      |     1|
|400   |                MUXCY_I                                                                                             |MB_MUXCY_691                       |     1|
|401   |            OF_EX_Cmp                                                                                               |comparator_bool_632                |     2|
|402   |              comparator_i1                                                                                         |comparator_687                     |     2|
|403   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_688                       |     1|
|404   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_689                       |     1|
|405   |            OF_EX_Conflict                                                                                          |carry_and_bb_633                   |     1|
|406   |              carry_and_i1                                                                                          |carry_and_685                      |     1|
|407   |                MUXCY_I                                                                                             |MB_MUXCY_686                       |     1|
|408   |            OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_634           |     3|
|409   |              carry_and_i1                                                                                          |MB_AND2B1L_684                     |     3|
|410   |            OF_EX_Mask_Stall                                                                                        |carry_and_bb_635                   |     1|
|411   |              carry_and_i1                                                                                          |carry_and_682                      |     1|
|412   |                MUXCY_I                                                                                             |MB_MUXCY_683                       |     1|
|413   |            OF_M0_Cmp                                                                                               |comparator_bool_636                |     2|
|414   |              comparator_i1                                                                                         |comparator_679                     |     2|
|415   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_680                       |     1|
|416   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_681                       |     1|
|417   |            OF_M0_Conflict                                                                                          |carry_and_bb_637                   |     1|
|418   |              carry_and_i1                                                                                          |carry_and_677                      |     1|
|419   |                MUXCY_I                                                                                             |MB_MUXCY_678                       |     1|
|420   |            OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_638           |     1|
|421   |              carry_and_i1                                                                                          |MB_AND2B1L_676                     |     1|
|422   |            OF_M0_Mask_Stall                                                                                        |carry_and_bb_639                   |     1|
|423   |              carry_and_i1                                                                                          |carry_and_674                      |     1|
|424   |                MUXCY_I                                                                                             |MB_MUXCY_675                       |     1|
|425   |            OF_M1_Cmp                                                                                               |comparator_bool_640                |     2|
|426   |              comparator_i1                                                                                         |comparator_671                     |     2|
|427   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_672                       |     1|
|428   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_673                       |     1|
|429   |            OF_M1_Conflict                                                                                          |carry_and_bb_641                   |     1|
|430   |              carry_and_i1                                                                                          |carry_and_669                      |     1|
|431   |                MUXCY_I                                                                                             |MB_MUXCY_670                       |     1|
|432   |            OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_642           |     1|
|433   |              carry_and_i1                                                                                          |MB_AND2B1L_668                     |     1|
|434   |            OF_M1_Mask_Stall                                                                                        |carry_and_bb_643                   |     1|
|435   |              carry_and_i1                                                                                          |carry_and_666                      |     1|
|436   |                MUXCY_I                                                                                             |MB_MUXCY_667                       |     1|
|437   |            OF_M2_Cmp                                                                                               |comparator_bool_644                |     2|
|438   |              comparator_i1                                                                                         |comparator_663                     |     2|
|439   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_664                       |     1|
|440   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_665                       |     1|
|441   |            OF_M2_Conflict                                                                                          |carry_and_bb_645                   |     1|
|442   |              carry_and_i1                                                                                          |carry_and_661                      |     1|
|443   |                MUXCY_I                                                                                             |MB_MUXCY_662                       |     1|
|444   |            OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_646           |     1|
|445   |              carry_and_i1                                                                                          |MB_AND2B1L_660                     |     1|
|446   |            OF_M2_Mask_Stall                                                                                        |carry_and_bb_647                   |     1|
|447   |              carry_and_i1                                                                                          |carry_and_658                      |     1|
|448   |                MUXCY_I                                                                                             |MB_MUXCY_659                       |     1|
|449   |            OF_M3_Cmp                                                                                               |comparator_bool_648                |     2|
|450   |              comparator_i1                                                                                         |comparator_655                     |     2|
|451   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_656                       |     1|
|452   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_657                       |     1|
|453   |            OF_M3_Conflict                                                                                          |carry_and_bb_649                   |     1|
|454   |              carry_and_i1                                                                                          |carry_and_653                      |     1|
|455   |                MUXCY_I                                                                                             |MB_MUXCY_654                       |     1|
|456   |            OF_M3_Mask_Stall                                                                                        |carry_and_bb_650                   |     1|
|457   |              carry_and_i1                                                                                          |carry_and_651                      |     1|
|458   |                MUXCY_I                                                                                             |MB_MUXCY_652                       |     1|
|459   |          Op3_Conflict_Stall                                                                                        |decode_conflict_ff__parameterized3 |    41|
|460   |            \EX_Big_Carry.OF_EX_Use1                                                                                |carry_and_bb_517                   |     1|
|461   |              carry_and_i1                                                                                          |carry_and_615                      |     1|
|462   |                MUXCY_I                                                                                             |MB_MUXCY_616                       |     1|
|463   |            \EX_Big_Carry.OF_EX_Use2                                                                                |carry_and_bb_518                   |     1|
|464   |              carry_and_i1                                                                                          |carry_and_613                      |     1|
|465   |                MUXCY_I                                                                                             |MB_MUXCY_614                       |     1|
|466   |            \EX_Big_Carry.OF_EX_Use3                                                                                |carry_or_bb_519                    |     1|
|467   |              carry_or_i1                                                                                           |carry_or_611                       |     1|
|468   |                MUXCY_I                                                                                             |MB_MUXCY_612                       |     1|
|469   |            \M0_Big_Carry.OF_M0_Use1                                                                                |carry_and_bb_520                   |     1|
|470   |              carry_and_i1                                                                                          |carry_and_609                      |     1|
|471   |                MUXCY_I                                                                                             |MB_MUXCY_610                       |     1|
|472   |            \M0_Big_Carry.OF_M0_Use2                                                                                |carry_and_bb_521                   |     1|
|473   |              carry_and_i1                                                                                          |carry_and_607                      |     1|
|474   |                MUXCY_I                                                                                             |MB_MUXCY_608                       |     1|
|475   |            \M0_Big_Carry.OF_M0_Use3                                                                                |carry_or_bb_522                    |     1|
|476   |              carry_or_i1                                                                                           |carry_or_605                       |     1|
|477   |                MUXCY_I                                                                                             |MB_MUXCY_606                       |     1|
|478   |            \M1_Big_Carry.OF_M1_Use1                                                                                |carry_and_bb_523                   |     1|
|479   |              carry_and_i1                                                                                          |carry_and_603                      |     1|
|480   |                MUXCY_I                                                                                             |MB_MUXCY_604                       |     1|
|481   |            \M1_Big_Carry.OF_M1_Use2                                                                                |carry_and_bb_524                   |     1|
|482   |              carry_and_i1                                                                                          |carry_and_601                      |     1|
|483   |                MUXCY_I                                                                                             |MB_MUXCY_602                       |     1|
|484   |            \M1_Big_Carry.OF_M1_Use3                                                                                |carry_or_bb_525                    |     1|
|485   |              carry_or_i1                                                                                           |carry_or_599                       |     1|
|486   |                MUXCY_I                                                                                             |MB_MUXCY_600                       |     1|
|487   |            \M2_Big_Carry.OF_M2_Use1                                                                                |carry_and_bb_526                   |     1|
|488   |              carry_and_i1                                                                                          |carry_and_597                      |     1|
|489   |                MUXCY_I                                                                                             |MB_MUXCY_598                       |     1|
|490   |            \M2_Big_Carry.OF_M2_Use2                                                                                |carry_and_bb_527                   |     1|
|491   |              carry_and_i1                                                                                          |carry_and_595                      |     1|
|492   |                MUXCY_I                                                                                             |MB_MUXCY_596                       |     1|
|493   |            \M2_Big_Carry.OF_M2_Use3                                                                                |carry_or_bb_528                    |     1|
|494   |              carry_or_i1                                                                                           |carry_or_593                       |     1|
|495   |                MUXCY_I                                                                                             |MB_MUXCY_594                       |     1|
|496   |            \M3_Big_Carry.OF_M3_Use1                                                                                |carry_and_bb_529                   |     1|
|497   |              carry_and_i1                                                                                          |carry_and_591                      |     1|
|498   |                MUXCY_I                                                                                             |MB_MUXCY_592                       |     1|
|499   |            \M3_Big_Carry.OF_M3_Use2                                                                                |carry_and_bb_530                   |     1|
|500   |              carry_and_i1                                                                                          |carry_and_589                      |     1|
|501   |                MUXCY_I                                                                                             |MB_MUXCY_590                       |     1|
|502   |            \M3_Big_Carry.OF_M3_Use3                                                                                |carry_or_bb_531                    |     1|
|503   |              carry_or_i1                                                                                           |carry_or_587                       |     1|
|504   |                MUXCY_I                                                                                             |MB_MUXCY_588                       |     1|
|505   |            OF_EX_Cmp                                                                                               |comparator_bool                    |     2|
|506   |              comparator_i1                                                                                         |comparator_584                     |     2|
|507   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_585                       |     1|
|508   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_586                       |     1|
|509   |            OF_EX_Conflict                                                                                          |carry_and_bb_532                   |     1|
|510   |              carry_and_i1                                                                                          |carry_and_582                      |     1|
|511   |                MUXCY_I                                                                                             |MB_MUXCY_583                       |     1|
|512   |            OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb               |     2|
|513   |              carry_and_i1                                                                                          |MB_AND2B1L_581                     |     2|
|514   |            OF_EX_Mask_Stall                                                                                        |carry_and_bb_533                   |     1|
|515   |              carry_and_i1                                                                                          |carry_and_579                      |     1|
|516   |                MUXCY_I                                                                                             |MB_MUXCY_580                       |     1|
|517   |            OF_M0_Cmp                                                                                               |comparator_bool_534                |     2|
|518   |              comparator_i1                                                                                         |comparator_576                     |     2|
|519   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_577                       |     1|
|520   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_578                       |     1|
|521   |            OF_M0_Conflict                                                                                          |carry_and_bb_535                   |     1|
|522   |              carry_and_i1                                                                                          |carry_and_574                      |     1|
|523   |                MUXCY_I                                                                                             |MB_MUXCY_575                       |     1|
|524   |            OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_536           |     1|
|525   |              carry_and_i1                                                                                          |MB_AND2B1L_573                     |     1|
|526   |            OF_M0_Mask_Stall                                                                                        |carry_and_bb_537                   |     1|
|527   |              carry_and_i1                                                                                          |carry_and_571                      |     1|
|528   |                MUXCY_I                                                                                             |MB_MUXCY_572                       |     1|
|529   |            OF_M1_Cmp                                                                                               |comparator_bool_538                |     2|
|530   |              comparator_i1                                                                                         |comparator_568                     |     2|
|531   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_569                       |     1|
|532   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_570                       |     1|
|533   |            OF_M1_Conflict                                                                                          |carry_and_bb_539                   |     1|
|534   |              carry_and_i1                                                                                          |carry_and_566                      |     1|
|535   |                MUXCY_I                                                                                             |MB_MUXCY_567                       |     1|
|536   |            OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_540           |     1|
|537   |              carry_and_i1                                                                                          |MB_AND2B1L_565                     |     1|
|538   |            OF_M1_Mask_Stall                                                                                        |carry_and_bb_541                   |     2|
|539   |              carry_and_i1                                                                                          |carry_and_563                      |     2|
|540   |                MUXCY_I                                                                                             |MB_MUXCY_564                       |     2|
|541   |            OF_M2_Cmp                                                                                               |comparator_bool_542                |     2|
|542   |              comparator_i1                                                                                         |comparator_560                     |     2|
|543   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_561                       |     1|
|544   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_562                       |     1|
|545   |            OF_M2_Conflict                                                                                          |carry_and_bb_543                   |     1|
|546   |              carry_and_i1                                                                                          |carry_and_558                      |     1|
|547   |                MUXCY_I                                                                                             |MB_MUXCY_559                       |     1|
|548   |            OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_544           |     1|
|549   |              carry_and_i1                                                                                          |MB_AND2B1L_557                     |     1|
|550   |            OF_M2_Mask_Stall                                                                                        |carry_and_bb_545                   |     1|
|551   |              carry_and_i1                                                                                          |carry_and_555                      |     1|
|552   |                MUXCY_I                                                                                             |MB_MUXCY_556                       |     1|
|553   |            OF_M3_Cmp                                                                                               |comparator_bool_546                |     2|
|554   |              comparator_i1                                                                                         |comparator                         |     2|
|555   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_553                       |     1|
|556   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_554                       |     1|
|557   |            OF_M3_Conflict                                                                                          |carry_and_bb_547                   |     1|
|558   |              carry_and_i1                                                                                          |carry_and_551                      |     1|
|559   |                MUXCY_I                                                                                             |MB_MUXCY_552                       |     1|
|560   |            OF_M3_Mask_Stall                                                                                        |carry_and_bb_548                   |     1|
|561   |              carry_and_i1                                                                                          |carry_and_549                      |     1|
|562   |                MUXCY_I                                                                                             |MB_MUXCY_550                       |     1|
|563   |          PC_MODULE_I1                                                                                              |PC_Module_ff                       |   463|
|564   |            PC_BUFFER_I1                                                                                            |OneHot_Buffer__parameterized3      |    96|
|565   |          PREFETCH_BUFFER_I1                                                                                        |PreFetch_Buffer_ff                 |   415|
|566   |            INSTR_BUFFER_I1                                                                                         |OneHot_Buffer                      |   291|
|567   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |MB_FDR_509                         |     1|
|568   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |MB_LUT6                            |     1|
|569   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |MB_FDR_510                         |     3|
|570   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |MB_LUT6_511                        |     1|
|571   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |MB_FDR_512                         |     1|
|572   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |MB_LUT6_513                        |     1|
|573   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |MB_FDR_514                         |    33|
|574   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |MB_LUT6_515                        |     1|
|575   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |MB_LUT6__parameterized2            |     1|
|576   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |MB_MUXF7                           |     2|
|577   |              \Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                     |MB_FDS                             |     1|
|578   |              \Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                            |MB_LUT6__parameterized4            |     1|
|579   |              \Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                         |MB_LUT6__parameterized6            |     1|
|580   |              \Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                     |MB_FDR_516                         |    10|
|581   |            PREDECODE_BUFFER_I1                                                                                     |OneHot_Buffer__parameterized1      |   124|
|582   |          \Using_BP0_FPGA.PR_BP0_And1                                                                               |carry_and_n_bb_306                 |     4|
|583   |            carry_and_i1                                                                                            |carry_and_507                      |     4|
|584   |              MUXCY_I                                                                                               |MB_MUXCY_508                       |     4|
|585   |          \Using_BP0_FPGA.PR_BP0_Or1                                                                                |carry_or_n_bb                      |     1|
|586   |            carry_or_i1                                                                                             |carry_or_505                       |     1|
|587   |              MUXCY_I                                                                                               |MB_MUXCY_506                       |     1|
|588   |          \Using_BP1_FPGA.PR_BP1_And1                                                                               |carry_and_n_bb_307                 |     1|
|589   |            carry_and_i1                                                                                            |carry_and_503                      |     1|
|590   |              MUXCY_I                                                                                               |MB_MUXCY_504                       |     1|
|591   |          \Using_BP1_FPGA.PR_BP1_Or1                                                                                |carry_or_n_bb_308                  |     1|
|592   |            carry_or_i1                                                                                             |carry_or_501                       |     1|
|593   |              MUXCY_I                                                                                               |MB_MUXCY_502                       |     1|
|594   |          \Using_EX_FPGA.PR_EX_And1                                                                                 |carry_and_n_bb_309                 |     1|
|595   |            carry_and_i1                                                                                            |carry_and_499                      |     1|
|596   |              MUXCY_I                                                                                               |MB_MUXCY_500                       |     1|
|597   |          \Using_EX_FPGA.PR_EX_And2                                                                                 |carry_and_n_bb_310                 |     1|
|598   |            carry_and_i1                                                                                            |carry_and_497                      |     1|
|599   |              MUXCY_I                                                                                               |MB_MUXCY_498                       |     1|
|600   |          \Using_EX_FPGA.PR_EX_And3                                                                                 |carry_and_n_bb_311                 |     1|
|601   |            carry_and_i1                                                                                            |carry_and_495                      |     1|
|602   |              MUXCY_I                                                                                               |MB_MUXCY_496                       |     1|
|603   |          \Using_EX_FPGA.PR_EX_And4                                                                                 |carry_and_n_bb_312                 |     1|
|604   |            carry_and_i1                                                                                            |carry_and_493                      |     1|
|605   |              MUXCY_I                                                                                               |MB_MUXCY_494                       |     1|
|606   |          \Using_EX_FPGA.PR_EX_And5                                                                                 |carry_and_n_bb_313                 |     1|
|607   |            carry_and_i1                                                                                            |carry_and_491                      |     1|
|608   |              MUXCY_I                                                                                               |MB_MUXCY_492                       |     1|
|609   |          \Using_EX_FPGA.PR_EX_And6                                                                                 |carry_and_n_bb_314                 |     1|
|610   |            carry_and_i1                                                                                            |carry_and_489                      |     1|
|611   |              MUXCY_I                                                                                               |MB_MUXCY_490                       |     1|
|612   |          \Using_EX_FPGA.PR_EX_And7                                                                                 |carry_and_bb                       |    14|
|613   |            carry_and_i1                                                                                            |carry_and_487                      |    14|
|614   |              MUXCY_I                                                                                               |MB_MUXCY_488                       |    14|
|615   |          \Using_EX_FPGA.PR_EX_Or1                                                                                  |carry_or_n_bb_315                  |     2|
|616   |            carry_or_i1                                                                                             |carry_or_485                       |     2|
|617   |              MUXCY_I                                                                                               |MB_MUXCY_486                       |     2|
|618   |          \Using_IF0_FPGA.PR_IF0_And1                                                                               |carry_and_n_bb_316                 |     3|
|619   |            carry_and_i1                                                                                            |carry_and_483                      |     3|
|620   |              MUXCY_I                                                                                               |MB_MUXCY_484                       |     3|
|621   |          \Using_IF0_FPGA.PR_IF0_Or1                                                                                |carry_or_n_bb_317                  |     1|
|622   |            carry_or_i1                                                                                             |carry_or_481                       |     1|
|623   |              MUXCY_I                                                                                               |MB_MUXCY_482                       |     1|
|624   |          \Using_IF1_FPGA.PR_IF1_And1                                                                               |carry_and_n_bb_318                 |     1|
|625   |            carry_and_i1                                                                                            |carry_and_479                      |     1|
|626   |              MUXCY_I                                                                                               |MB_MUXCY_480                       |     1|
|627   |          \Using_IF1_FPGA.PR_IF1_And2                                                                               |carry_and_n_bb_319                 |     2|
|628   |            carry_and_i1                                                                                            |carry_and_477                      |     2|
|629   |              MUXCY_I                                                                                               |MB_MUXCY_478                       |     2|
|630   |          \Using_IF1_FPGA.PR_IF1_Or1                                                                                |carry_or_n_bb_320                  |     1|
|631   |            carry_or_i1                                                                                             |carry_or_475                       |     1|
|632   |              MUXCY_I                                                                                               |MB_MUXCY_476                       |     1|
|633   |          \Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                    |carry_and_n_bb_321                 |     2|
|634   |            carry_and_i1                                                                                            |carry_and_473                      |     2|
|635   |              MUXCY_I                                                                                               |MB_MUXCY_474                       |     2|
|636   |          \Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                     |carry_or_n_bb_322                  |     1|
|637   |            carry_or_i1                                                                                             |carry_or_471                       |     1|
|638   |              MUXCY_I                                                                                               |MB_MUXCY_472                       |     1|
|639   |          \Using_IF2_FPGA.PR_IF2_And1                                                                               |carry_and_n_bb_323                 |     1|
|640   |            carry_and_i1                                                                                            |carry_and_469                      |     1|
|641   |              MUXCY_I                                                                                               |MB_MUXCY_470                       |     1|
|642   |          \Using_IF2_FPGA.PR_IF2_And2                                                                               |carry_and_n_bb_324                 |     8|
|643   |            carry_and_i1                                                                                            |carry_and_467                      |     8|
|644   |              MUXCY_I                                                                                               |MB_MUXCY_468                       |     8|
|645   |          \Using_IF2_FPGA.PR_IF2_Or1                                                                                |carry_or_n_bb_325                  |     1|
|646   |            carry_or_i1                                                                                             |carry_or_465                       |     1|
|647   |              MUXCY_I                                                                                               |MB_MUXCY_466                       |     1|
|648   |          \Using_IF3_FPGA.PR_IF3_And1                                                                               |carry_and_n_bb_326                 |     1|
|649   |            carry_and_i1                                                                                            |carry_and_463                      |     1|
|650   |              MUXCY_I                                                                                               |MB_MUXCY_464                       |     1|
|651   |          \Using_IF3_FPGA.PR_IF3_And2                                                                               |carry_and_n_bb_327                 |     1|
|652   |            carry_and_i1                                                                                            |carry_and_461                      |     1|
|653   |              MUXCY_I                                                                                               |MB_MUXCY_462                       |     1|
|654   |          \Using_IF3_FPGA.PR_IF3_And3                                                                               |carry_and_n_bb_328                 |     4|
|655   |            carry_and_i1                                                                                            |carry_and_459                      |     4|
|656   |              MUXCY_I                                                                                               |MB_MUXCY_460                       |     4|
|657   |          \Using_IF3_FPGA.PR_IF3_Or1                                                                                |carry_or_n_bb_329                  |     1|
|658   |            carry_or_i1                                                                                             |carry_or_457                       |     1|
|659   |              MUXCY_I                                                                                               |MB_MUXCY_458                       |     1|
|660   |          \Using_IF4_FPGA.PR_IF4_And1                                                                               |carry_and_bb_330                   |     1|
|661   |            carry_and_i1                                                                                            |carry_and_455                      |     1|
|662   |              MUXCY_I                                                                                               |MB_MUXCY_456                       |     1|
|663   |          \Using_IF4_FPGA.PR_IF4_And2                                                                               |carry_and_n_bb_331                 |     1|
|664   |            carry_and_i1                                                                                            |carry_and_453                      |     1|
|665   |              MUXCY_I                                                                                               |MB_MUXCY_454                       |     1|
|666   |          \Using_IF4_FPGA.PR_IF4_Or1                                                                                |carry_or_bb_332                    |     1|
|667   |            carry_or_i1                                                                                             |carry_or_451                       |     1|
|668   |              MUXCY_I                                                                                               |MB_MUXCY_452                       |     1|
|669   |          \Using_IF4_FPGA.PR_IF4_Or2                                                                                |carry_or_bb_333                    |     1|
|670   |            carry_or_i1                                                                                             |carry_or_449                       |     1|
|671   |              MUXCY_I                                                                                               |MB_MUXCY_450                       |     1|
|672   |          \Using_IF4_FPGA.PR_IF4_Or3                                                                                |carry_or_bb_334                    |     2|
|673   |            carry_or_i1                                                                                             |carry_or_447                       |     2|
|674   |              MUXCY_I                                                                                               |MB_MUXCY_448                       |     2|
|675   |          \Using_IF4_Push_FPGA.Push_PipeRun                                                                         |carry_latch_and_bb                 |     2|
|676   |            carry_and_i1                                                                                            |MB_AND2B1L_446                     |     2|
|677   |          \Using_M0_FPGA.PR_M0_And1                                                                                 |carry_and_bb_335                   |     1|
|678   |            carry_and_i1                                                                                            |carry_and_444                      |     1|
|679   |              MUXCY_I                                                                                               |MB_MUXCY_445                       |     1|
|680   |          \Using_M0_FPGA.PR_M0_And2                                                                                 |carry_and_n_bb_336                 |     1|
|681   |            carry_and_i1                                                                                            |carry_and_442                      |     1|
|682   |              MUXCY_I                                                                                               |MB_MUXCY_443                       |     1|
|683   |          \Using_M0_FPGA.PR_M0_And3                                                                                 |carry_and_n_bb_337                 |     1|
|684   |            carry_and_i1                                                                                            |carry_and_440                      |     1|
|685   |              MUXCY_I                                                                                               |MB_MUXCY_441                       |     1|
|686   |          \Using_M0_FPGA.PR_M0_And4                                                                                 |carry_and_n_bb_338                 |     1|
|687   |            carry_and_i1                                                                                            |carry_and_438                      |     1|
|688   |              MUXCY_I                                                                                               |MB_MUXCY_439                       |     1|
|689   |          \Using_M0_FPGA.PR_M0_And5                                                                                 |carry_and_n_bb_339                 |     7|
|690   |            carry_and_i1                                                                                            |carry_and_436                      |     7|
|691   |              MUXCY_I                                                                                               |MB_MUXCY_437                       |     7|
|692   |          \Using_M0_FPGA.PR_M0_Or1                                                                                  |carry_or_n_bb_340                  |     2|
|693   |            carry_or_i1                                                                                             |carry_or_434                       |     2|
|694   |              MUXCY_I                                                                                               |MB_MUXCY_435                       |     2|
|695   |          \Using_M1_FPGA.PR_M1_And1                                                                                 |carry_and_n_bb_341                 |     1|
|696   |            carry_and_i1                                                                                            |carry_and_432                      |     1|
|697   |              MUXCY_I                                                                                               |MB_MUXCY_433                       |     1|
|698   |          \Using_M1_FPGA.PR_M1_And2                                                                                 |carry_and_n_bb_342                 |     1|
|699   |            carry_and_i1                                                                                            |carry_and_430                      |     1|
|700   |              MUXCY_I                                                                                               |MB_MUXCY_431                       |     1|
|701   |          \Using_M1_FPGA.PR_M1_And3                                                                                 |carry_and_bb_343                   |    11|
|702   |            carry_and_i1                                                                                            |carry_and_428                      |    11|
|703   |              MUXCY_I                                                                                               |MB_MUXCY_429                       |    11|
|704   |          \Using_M1_FPGA.PR_M1_Or1                                                                                  |carry_or_n_bb_344                  |     2|
|705   |            carry_or_i1                                                                                             |carry_or_426                       |     2|
|706   |              MUXCY_I                                                                                               |MB_MUXCY_427                       |     2|
|707   |          \Using_M2_FPGA.PR_M2_And1                                                                                 |carry_and_n_bb_345                 |     1|
|708   |            carry_and_i1                                                                                            |carry_and_424                      |     1|
|709   |              MUXCY_I                                                                                               |MB_MUXCY_425                       |     1|
|710   |          \Using_M2_FPGA.PR_M2_And2                                                                                 |carry_and_n_bb_346                 |     1|
|711   |            carry_and_i1                                                                                            |carry_and_422                      |     1|
|712   |              MUXCY_I                                                                                               |MB_MUXCY_423                       |     1|
|713   |          \Using_M2_FPGA.PR_M2_And3                                                                                 |carry_and_n_bb_347                 |     1|
|714   |            carry_and_i1                                                                                            |carry_and_420                      |     1|
|715   |              MUXCY_I                                                                                               |MB_MUXCY_421                       |     1|
|716   |          \Using_M2_FPGA.PR_M2_And4                                                                                 |carry_and_n_bb_348                 |     1|
|717   |            carry_and_i1                                                                                            |carry_and_418                      |     1|
|718   |              MUXCY_I                                                                                               |MB_MUXCY_419                       |     1|
|719   |          \Using_M2_FPGA.PR_M2_And5                                                                                 |carry_and_n_bb_349                 |     1|
|720   |            carry_and_i1                                                                                            |carry_and_416                      |     1|
|721   |              MUXCY_I                                                                                               |MB_MUXCY_417                       |     1|
|722   |          \Using_M2_FPGA.PR_M2_And6                                                                                 |carry_and_bb_350                   |     8|
|723   |            carry_and_i1                                                                                            |carry_and_414                      |     8|
|724   |              MUXCY_I                                                                                               |MB_MUXCY_415                       |     8|
|725   |          \Using_M2_FPGA.PR_M2_Or1                                                                                  |carry_or_n_bb_351                  |     2|
|726   |            carry_or_i1                                                                                             |carry_or_412                       |     2|
|727   |              MUXCY_I                                                                                               |MB_MUXCY_413                       |     2|
|728   |          \Using_M3_FPGA.PR_M3_And1                                                                                 |carry_or_n_bb_352                  |     2|
|729   |            carry_or_i1                                                                                             |carry_or_410                       |     2|
|730   |              MUXCY_I                                                                                               |MB_MUXCY_411                       |     2|
|731   |          \Using_M3_FPGA.PR_M3_And2                                                                                 |carry_and_n_bb_353                 |     1|
|732   |            carry_and_i1                                                                                            |carry_and_408                      |     1|
|733   |              MUXCY_I                                                                                               |MB_MUXCY_409                       |     1|
|734   |          \Using_M3_FPGA.PR_M3_And3                                                                                 |carry_and_n_bb_354                 |     1|
|735   |            carry_and_i1                                                                                            |carry_and_406                      |     1|
|736   |              MUXCY_I                                                                                               |MB_MUXCY_407                       |     1|
|737   |          \Using_M3_FPGA.PR_M3_And4                                                                                 |carry_and_n_bb_355                 |     1|
|738   |            carry_and_i1                                                                                            |carry_and_404                      |     1|
|739   |              MUXCY_I                                                                                               |MB_MUXCY_405                       |     1|
|740   |          \Using_M3_FPGA.PR_M3_And5                                                                                 |carry_and_bb_356                   |     7|
|741   |            carry_and_i1                                                                                            |carry_and_402                      |     7|
|742   |              MUXCY_I                                                                                               |MB_MUXCY_403                       |     7|
|743   |          \Using_M3_FPGA.PR_M3_Or1                                                                                  |carry_or_n_bb_357                  |     2|
|744   |            carry_or_i1                                                                                             |carry_or_400                       |     2|
|745   |              MUXCY_I                                                                                               |MB_MUXCY_401                       |     2|
|746   |          \Using_OF_FPGA.PR_OF_And1                                                                                 |carry_and_n_bb_358                 |     1|
|747   |            carry_and_i1                                                                                            |carry_and_398                      |     1|
|748   |              MUXCY_I                                                                                               |MB_MUXCY_399                       |     1|
|749   |          \Using_OF_FPGA.PR_OF_And10                                                                                |carry_and_n_bb_359                 |     1|
|750   |            carry_and_i1                                                                                            |carry_and_396                      |     1|
|751   |              MUXCY_I                                                                                               |MB_MUXCY_397                       |     1|
|752   |          \Using_OF_FPGA.PR_OF_And11                                                                                |carry_and_bb_360                   |     6|
|753   |            carry_and_i1                                                                                            |carry_and_394                      |     6|
|754   |              MUXCY_I                                                                                               |MB_MUXCY_395                       |     6|
|755   |          \Using_OF_FPGA.PR_OF_And2                                                                                 |carry_and_n_bb_361                 |     1|
|756   |            carry_and_i1                                                                                            |carry_and_392                      |     1|
|757   |              MUXCY_I                                                                                               |MB_MUXCY_393                       |     1|
|758   |          \Using_OF_FPGA.PR_OF_And3                                                                                 |carry_and_n_bb_362                 |     1|
|759   |            carry_and_i1                                                                                            |carry_and_390                      |     1|
|760   |              MUXCY_I                                                                                               |MB_MUXCY_391                       |     1|
|761   |          \Using_OF_FPGA.PR_OF_And4                                                                                 |carry_and_n_bb_363                 |     1|
|762   |            carry_and_i1                                                                                            |carry_and_388                      |     1|
|763   |              MUXCY_I                                                                                               |MB_MUXCY_389                       |     1|
|764   |          \Using_OF_FPGA.PR_OF_And5                                                                                 |carry_and_n_bb_364                 |     1|
|765   |            carry_and_i1                                                                                            |carry_and_386                      |     1|
|766   |              MUXCY_I                                                                                               |MB_MUXCY_387                       |     1|
|767   |          \Using_OF_FPGA.PR_OF_And6                                                                                 |carry_and_n_bb_365                 |     1|
|768   |            carry_and_i1                                                                                            |carry_and_384                      |     1|
|769   |              MUXCY_I                                                                                               |MB_MUXCY_385                       |     1|
|770   |          \Using_OF_FPGA.PR_OF_And7                                                                                 |carry_and_n_bb_366                 |     1|
|771   |            carry_and_i1                                                                                            |carry_and_382                      |     1|
|772   |              MUXCY_I                                                                                               |MB_MUXCY_383                       |     1|
|773   |          \Using_OF_FPGA.PR_OF_And8                                                                                 |carry_and_n_bb_367                 |     1|
|774   |            carry_and_i1                                                                                            |carry_and_380                      |     1|
|775   |              MUXCY_I                                                                                               |MB_MUXCY_381                       |     1|
|776   |          \Using_OF_FPGA.PR_OF_And9                                                                                 |carry_and_n_bb_368                 |     1|
|777   |            carry_and_i1                                                                                            |carry_and_378                      |     1|
|778   |              MUXCY_I                                                                                               |MB_MUXCY_379                       |     1|
|779   |          \Using_OF_FPGA.PR_OF_Or1                                                                                  |carry_or_n_bb_369                  |     2|
|780   |            carry_or_i1                                                                                             |carry_or_376                       |     2|
|781   |              MUXCY_I                                                                                               |MB_MUXCY_377                       |     2|
|782   |          WB_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_370                 |     2|
|783   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_375                         |     2|
|784   |          WB_GPR_Write_DFF                                                                                          |two_piperun_fd_371                 |     3|
|785   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR                             |     3|
|786   |          if0_dead_fetch_Carry                                                                                      |carry_or_bb_372                    |     3|
|787   |            carry_or_i1                                                                                             |carry_or_373                       |     3|
|788   |              MUXCY_I                                                                                               |MB_MUXCY_374                       |     3|
|789   |        DLMB_Interface_I1                                                                                           |DLMB_Interface_ff                  |   152|
|790   |        DSide_Logic_I1                                                                                              |DSide_Logic_ff                     |     3|
|791   |          \Using_Ready_FPGA.Rdy_Or1                                                                                 |carry_or_bb_283                    |     1|
|792   |            carry_or_i1                                                                                             |carry_or_287                       |     1|
|793   |              MUXCY_I                                                                                               |MB_MUXCY_288                       |     1|
|794   |          \Using_Ready_FPGA.Rdy_Or2                                                                                 |carry_or_bb_284                    |     2|
|795   |            carry_or_i1                                                                                             |carry_or_285                       |     2|
|796   |              MUXCY_I                                                                                               |MB_MUXCY_286                       |     2|
|797   |        IAXI_Interface_I1                                                                                           |IAXI_Interface_ff                  |    84|
|798   |        ICache_I1                                                                                                   |Cache_ff__parameterized1           |     1|
|799   |        ILMB_Interface_I1                                                                                           |ILMB_Interface_ff                  |   112|
|800   |        ISide_Logic_I1                                                                                              |ISide_Logic_ff                     |     4|
|801   |          \Using_Ready_FPGA.Rdy_And1                                                                                |carry_and_n_bb                     |     1|
|802   |            carry_and_i1                                                                                            |carry_and                          |     1|
|803   |              MUXCY_I                                                                                               |MB_MUXCY_282                       |     1|
|804   |          \Using_Ready_FPGA.Rdy_Or1                                                                                 |carry_or_bb                        |     1|
|805   |            carry_or_i1                                                                                             |carry_or_280                       |     1|
|806   |              MUXCY_I                                                                                               |MB_MUXCY_281                       |     1|
|807   |          \Using_Ready_FPGA.Rdy_Or2                                                                                 |carry_or_bb_275                    |     1|
|808   |            carry_or_i1                                                                                             |carry_or_278                       |     1|
|809   |              MUXCY_I                                                                                               |MB_MUXCY_279                       |     1|
|810   |          \Using_Ready_FPGA.Rdy_Or3                                                                                 |carry_or_bb_276                    |     1|
|811   |            carry_or_i1                                                                                             |carry_or                           |     1|
|812   |              MUXCY_I                                                                                               |MB_MUXCY_277                       |     1|
|813   |        MMU_I1                                                                                                      |MMU_ff                             |   252|
|814   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                                                     |Debug                              |  4235|
|815   |          \Serial_Dbg_Intf.SRL16E_1                                                                                 |MB_SRL16E                          |     1|
|816   |          \Serial_Dbg_Intf.SRL16E_2                                                                                 |MB_SRL16E__parameterized1          |     1|
|817   |          \Serial_Dbg_Intf.SRL16E_3                                                                                 |MB_SRL16E__parameterized7          |     1|
|818   |          \Serial_Dbg_Intf.SRL16E_4                                                                                 |MB_SRL16E__parameterized9          |     3|
|819   |          \Serial_Dbg_Intf.SRL16E_7                                                                                 |MB_SRL16E__parameterized1_2        |     1|
|820   |          \Serial_Dbg_Intf.SRL16E_8                                                                                 |MB_SRL16E__parameterized1_3        |     1|
|821   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                    |MB_SRL16E__parameterized3          |     1|
|822   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                    |MB_SRL16E__parameterized5          |     3|
|823   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                                    |MB_SRL16E__parameterized1_4        |     1|
|824   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                    |MB_SRL16E__parameterized1_5        |     1|
|825   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                    |MB_SRL16E__parameterized3_6        |     1|
|826   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                    |MB_SRL16E__parameterized5_7        |     2|
|827   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                                    |MB_SRL16E__parameterized1_8        |     1|
|828   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                    |MB_SRL16E__parameterized1_9        |     1|
|829   |          \Serial_Dbg_Intf.Use_Extended_Features.SRL16E_10                                                          |MB_SRL16E__parameterized1_10       |     1|
|830   |          \Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                                                           |MB_SRL16E__parameterized11         |     2|
|831   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                                                         |mb_sync_bit__parameterized4        |     1|
|832   |          \Serial_Dbg_Intf.sync_dbg_hit                                                                             |mb_sync_vec                        |     8|
|833   |            \sync_bits[0].sync_bit                                                                                  |mb_sync_bit__parameterized4_267    |     1|
|834   |            \sync_bits[1].sync_bit                                                                                  |mb_sync_bit__parameterized4_268    |     1|
|835   |            \sync_bits[2].sync_bit                                                                                  |mb_sync_bit__parameterized4_269    |     1|
|836   |            \sync_bits[3].sync_bit                                                                                  |mb_sync_bit__parameterized4_270    |     1|
|837   |            \sync_bits[4].sync_bit                                                                                  |mb_sync_bit__parameterized4_271    |     1|
|838   |            \sync_bits[5].sync_bit                                                                                  |mb_sync_bit__parameterized4_272    |     1|
|839   |            \sync_bits[6].sync_bit                                                                                  |mb_sync_bit__parameterized4_273    |     1|
|840   |            \sync_bits[7].sync_bit                                                                                  |mb_sync_bit__parameterized4_274    |     1|
|841   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                                                          |mb_sync_bit__parameterized1_11     |     2|
|842   |          \Serial_Dbg_Intf.sync_pause                                                                               |mb_sync_bit__parameterized4_12     |     1|
|843   |          \Serial_Dbg_Intf.sync_running_clock                                                                       |mb_sync_bit__parameterized4_13     |     1|
|844   |          \Serial_Dbg_Intf.sync_sample                                                                              |mb_sync_vec__parameterized1        |    25|
|845   |            \sync_bits[0].sync_bit                                                                                  |mb_sync_bit_257                    |     2|
|846   |            \sync_bits[1].sync_bit                                                                                  |mb_sync_bit_258                    |     2|
|847   |            \sync_bits[2].sync_bit                                                                                  |mb_sync_bit_259                    |     4|
|848   |            \sync_bits[3].sync_bit                                                                                  |mb_sync_bit_260                    |     2|
|849   |            \sync_bits[4].sync_bit                                                                                  |mb_sync_bit_261                    |     2|
|850   |            \sync_bits[5].sync_bit                                                                                  |mb_sync_bit_262                    |     2|
|851   |            \sync_bits[6].sync_bit                                                                                  |mb_sync_bit_263                    |     2|
|852   |            \sync_bits[7].sync_bit                                                                                  |mb_sync_bit_264                    |     4|
|853   |            \sync_bits[8].sync_bit                                                                                  |mb_sync_bit_265                    |     3|
|854   |            \sync_bits[9].sync_bit                                                                                  |mb_sync_bit_266                    |     2|
|855   |          \Serial_Dbg_Intf.sync_sleep                                                                               |mb_sync_bit__parameterized4_14     |     2|
|856   |          \Serial_Dbg_Intf.sync_stop_CPU                                                                            |mb_sync_bit__parameterized4_15     |     1|
|857   |          \Use_Statistics.Debug_Stat_I                                                                              |Debug_Stat                         |  1850|
|858   |            \Serial_Dbg_Intf.sync_sample                                                                            |mb_sync_vec__parameterized3        |    37|
|859   |              \sync_bits[0].sync_bit                                                                                |mb_sync_bit_246                    |     4|
|860   |              \sync_bits[10].sync_bit                                                                               |mb_sync_bit_247                    |     3|
|861   |              \sync_bits[1].sync_bit                                                                                |mb_sync_bit_248                    |     3|
|862   |              \sync_bits[2].sync_bit                                                                                |mb_sync_bit_249                    |     3|
|863   |              \sync_bits[3].sync_bit                                                                                |mb_sync_bit_250                    |     3|
|864   |              \sync_bits[4].sync_bit                                                                                |mb_sync_bit_251                    |     3|
|865   |              \sync_bits[5].sync_bit                                                                                |mb_sync_bit_252                    |     3|
|866   |              \sync_bits[6].sync_bit                                                                                |mb_sync_bit_253                    |     3|
|867   |              \sync_bits[7].sync_bit                                                                                |mb_sync_bit_254                    |     5|
|868   |              \sync_bits[8].sync_bit                                                                                |mb_sync_bit_255                    |     5|
|869   |              \sync_bits[9].sync_bit                                                                                |mb_sync_bit_256                    |     2|
|870   |            \all_statistics_counters[0].Debug_Stat_Counter_i                                                        |debug_stat_counter                 |   113|
|871   |            \all_statistics_counters[1].Debug_Stat_Counter_i                                                        |debug_stat_counter_242             |   113|
|872   |            \all_statistics_counters[2].Debug_Stat_Counter_i                                                        |debug_stat_counter_243             |   113|
|873   |            \all_statistics_counters[3].Debug_Stat_Counter_i                                                        |debug_stat_counter_244             |   113|
|874   |            \all_statistics_counters[4].Debug_Stat_Counter_i                                                        |debug_stat_counter_245             |   113|
|875   |            \all_statistics_counters[5].Debug_Stat_Counter_i                                                        |debug_stat_counter__parameterized2 |   474|
|876   |              \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                  |dsp_module__parameterized1         |     1|
|877   |                \Using_DSP48E1.DSP48E1_I1                                                                           |MB_DSP48E1__parameterized1         |     1|
|878   |              \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                  |dsp_module__parameterized3         |    34|
|879   |                \Using_DSP48E1.DSP48E1_I1                                                                           |MB_DSP48E1__parameterized3         |    34|
|880   |              \Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1                                           |dsp_module                         |     1|
|881   |                \Using_DSP48E1.DSP48E1_I1                                                                           |MB_DSP48E1                         |     1|
|882   |          \Use_Trace.Debug_Trace_I                                                                                  |Debug_Trace                        |  1624|
|883   |            \Embedded_Trace.Embedded_Trace_Buffer                                                                   |RAM_Module                         |    56|
|884   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                   |MB_RAMB36                          |     1|
|885   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                   |MB_RAMB36_241                      |    55|
|886   |            \Embedded_Trace.Serial_Dbg_Intf.sync_sample                                                             |mb_sync_bit_229                    |     3|
|887   |            \Serial_Dbg_Intf.sync_cc_overflow                                                                       |mb_sync_bit__parameterized4_230    |     1|
|888   |            \Serial_Dbg_Intf.sync_sample                                                                            |mb_sync_vec__parameterized5        |    30|
|889   |              \sync_bits[0].sync_bit                                                                                |mb_sync_bit_232                    |     3|
|890   |              \sync_bits[1].sync_bit                                                                                |mb_sync_bit_233                    |     3|
|891   |              \sync_bits[2].sync_bit                                                                                |mb_sync_bit_234                    |     3|
|892   |              \sync_bits[3].sync_bit                                                                                |mb_sync_bit_235                    |     3|
|893   |              \sync_bits[4].sync_bit                                                                                |mb_sync_bit_236                    |     3|
|894   |              \sync_bits[5].sync_bit                                                                                |mb_sync_bit_237                    |     6|
|895   |              \sync_bits[6].sync_bit                                                                                |mb_sync_bit_238                    |     4|
|896   |              \sync_bits[7].sync_bit                                                                                |mb_sync_bit_239                    |     3|
|897   |              \sync_bits[8].sync_bit                                                                                |mb_sync_bit_240                    |     2|
|898   |            \Serial_Dbg_Intf.sync_started                                                                           |mb_sync_bit__parameterized4_231    |     1|
|899   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                     |address_hit                        |    22|
|900   |            \Compare[0].MUXCY_I                                                                                     |MB_MUXCY_210                       |     1|
|901   |            \Compare[0].SRLC16E_I                                                                                   |MB_SRLC16E_211                     |     2|
|902   |            \Compare[1].MUXCY_I                                                                                     |MB_MUXCY_212                       |     1|
|903   |            \Compare[1].SRLC16E_I                                                                                   |MB_SRLC16E_213                     |     1|
|904   |            \Compare[2].MUXCY_I                                                                                     |MB_MUXCY_214                       |     1|
|905   |            \Compare[2].SRLC16E_I                                                                                   |MB_SRLC16E_215                     |     1|
|906   |            \Compare[3].MUXCY_I                                                                                     |MB_MUXCY_216                       |     1|
|907   |            \Compare[3].SRLC16E_I                                                                                   |MB_SRLC16E_217                     |     1|
|908   |            \Compare[4].MUXCY_I                                                                                     |MB_MUXCY_218                       |     1|
|909   |            \Compare[4].SRLC16E_I                                                                                   |MB_SRLC16E_219                     |     1|
|910   |            \Compare[5].MUXCY_I                                                                                     |MB_MUXCY_220                       |     1|
|911   |            \Compare[5].SRLC16E_I                                                                                   |MB_SRLC16E_221                     |     1|
|912   |            \Compare[6].MUXCY_I                                                                                     |MB_MUXCY_222                       |     1|
|913   |            \Compare[6].SRLC16E_I                                                                                   |MB_SRLC16E_223                     |     1|
|914   |            \Compare[7].MUXCY_I                                                                                     |MB_MUXCY_224                       |     1|
|915   |            \Compare[7].SRLC16E_I                                                                                   |MB_SRLC16E_225                     |     1|
|916   |            \Has_Trace.AND2B1L_Trace                                                                                |MB_AND2B1L_226                     |     1|
|917   |            \Has_Trace.MUXCY_Trace                                                                                  |MB_MUXCY_227                       |     3|
|918   |            \The_First_BreakPoints.MUXCY_Post                                                                       |MB_MUXCY_228                       |     1|
|919   |          \Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I                                     |address_hit__parameterized1        |    19|
|920   |            \Compare[0].MUXCY_I                                                                                     |MB_MUXCY_192                       |     1|
|921   |            \Compare[0].SRLC16E_I                                                                                   |MB_SRLC16E_193                     |     2|
|922   |            \Compare[1].MUXCY_I                                                                                     |MB_MUXCY_194                       |     1|
|923   |            \Compare[1].SRLC16E_I                                                                                   |MB_SRLC16E_195                     |     1|
|924   |            \Compare[2].MUXCY_I                                                                                     |MB_MUXCY_196                       |     1|
|925   |            \Compare[2].SRLC16E_I                                                                                   |MB_SRLC16E_197                     |     1|
|926   |            \Compare[3].MUXCY_I                                                                                     |MB_MUXCY_198                       |     1|
|927   |            \Compare[3].SRLC16E_I                                                                                   |MB_SRLC16E_199                     |     1|
|928   |            \Compare[4].MUXCY_I                                                                                     |MB_MUXCY_200                       |     1|
|929   |            \Compare[4].SRLC16E_I                                                                                   |MB_SRLC16E_201                     |     1|
|930   |            \Compare[5].MUXCY_I                                                                                     |MB_MUXCY_202                       |     1|
|931   |            \Compare[5].SRLC16E_I                                                                                   |MB_SRLC16E_203                     |     1|
|932   |            \Compare[6].MUXCY_I                                                                                     |MB_MUXCY_204                       |     1|
|933   |            \Compare[6].SRLC16E_I                                                                                   |MB_SRLC16E_205                     |     1|
|934   |            \Compare[7].MUXCY_I                                                                                     |MB_MUXCY_206                       |     1|
|935   |            \Compare[7].SRLC16E_I                                                                                   |MB_SRLC16E_207                     |     1|
|936   |            \Has_Trace.AND2B1L_Trace                                                                                |MB_AND2B1L_208                     |     1|
|937   |            \Has_Trace.MUXCY_Trace                                                                                  |MB_MUXCY_209                       |     1|
|938   |          \Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I                                     |address_hit__parameterized1_16     |    19|
|939   |            \Compare[0].MUXCY_I                                                                                     |MB_MUXCY_174                       |     1|
|940   |            \Compare[0].SRLC16E_I                                                                                   |MB_SRLC16E_175                     |     2|
|941   |            \Compare[1].MUXCY_I                                                                                     |MB_MUXCY_176                       |     1|
|942   |            \Compare[1].SRLC16E_I                                                                                   |MB_SRLC16E_177                     |     1|
|943   |            \Compare[2].MUXCY_I                                                                                     |MB_MUXCY_178                       |     1|
|944   |            \Compare[2].SRLC16E_I                                                                                   |MB_SRLC16E_179                     |     1|
|945   |            \Compare[3].MUXCY_I                                                                                     |MB_MUXCY_180                       |     1|
|946   |            \Compare[3].SRLC16E_I                                                                                   |MB_SRLC16E_181                     |     1|
|947   |            \Compare[4].MUXCY_I                                                                                     |MB_MUXCY_182                       |     1|
|948   |            \Compare[4].SRLC16E_I                                                                                   |MB_SRLC16E_183                     |     1|
|949   |            \Compare[5].MUXCY_I                                                                                     |MB_MUXCY_184                       |     1|
|950   |            \Compare[5].SRLC16E_I                                                                                   |MB_SRLC16E_185                     |     1|
|951   |            \Compare[6].MUXCY_I                                                                                     |MB_MUXCY_186                       |     1|
|952   |            \Compare[6].SRLC16E_I                                                                                   |MB_SRLC16E_187                     |     1|
|953   |            \Compare[7].MUXCY_I                                                                                     |MB_MUXCY_188                       |     1|
|954   |            \Compare[7].SRLC16E_I                                                                                   |MB_SRLC16E_189                     |     1|
|955   |            \Has_Trace.AND2B1L_Trace                                                                                |MB_AND2B1L_190                     |     1|
|956   |            \Has_Trace.MUXCY_Trace                                                                                  |MB_MUXCY_191                       |     1|
|957   |          \Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I                                     |address_hit__parameterized1_17     |    19|
|958   |            \Compare[0].MUXCY_I                                                                                     |MB_MUXCY_156                       |     1|
|959   |            \Compare[0].SRLC16E_I                                                                                   |MB_SRLC16E_157                     |     2|
|960   |            \Compare[1].MUXCY_I                                                                                     |MB_MUXCY_158                       |     1|
|961   |            \Compare[1].SRLC16E_I                                                                                   |MB_SRLC16E_159                     |     1|
|962   |            \Compare[2].MUXCY_I                                                                                     |MB_MUXCY_160                       |     1|
|963   |            \Compare[2].SRLC16E_I                                                                                   |MB_SRLC16E_161                     |     1|
|964   |            \Compare[3].MUXCY_I                                                                                     |MB_MUXCY_162                       |     1|
|965   |            \Compare[3].SRLC16E_I                                                                                   |MB_SRLC16E_163                     |     1|
|966   |            \Compare[4].MUXCY_I                                                                                     |MB_MUXCY_164                       |     1|
|967   |            \Compare[4].SRLC16E_I                                                                                   |MB_SRLC16E_165                     |     1|
|968   |            \Compare[5].MUXCY_I                                                                                     |MB_MUXCY_166                       |     1|
|969   |            \Compare[5].SRLC16E_I                                                                                   |MB_SRLC16E_167                     |     1|
|970   |            \Compare[6].MUXCY_I                                                                                     |MB_MUXCY_168                       |     1|
|971   |            \Compare[6].SRLC16E_I                                                                                   |MB_SRLC16E_169                     |     1|
|972   |            \Compare[7].MUXCY_I                                                                                     |MB_MUXCY_170                       |     1|
|973   |            \Compare[7].SRLC16E_I                                                                                   |MB_SRLC16E_171                     |     1|
|974   |            \Has_Trace.AND2B1L_Trace                                                                                |MB_AND2B1L_172                     |     1|
|975   |            \Has_Trace.MUXCY_Trace                                                                                  |MB_MUXCY_173                       |     1|
|976   |          \Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2               |address_data_hit                   |    35|
|977   |            \Addr_Compare[0].Addr_SRLC16E_I                                                                         |MB_SRLC16E_122                     |     2|
|978   |            \Addr_Compare[0].MUXCY_1                                                                                |MB_MUXCY_123                       |     1|
|979   |            \Addr_Compare[1].Addr_SRLC16E_I                                                                         |MB_SRLC16E_124                     |     1|
|980   |            \Addr_Compare[1].MUXCY_1                                                                                |MB_MUXCY_125                       |     1|
|981   |            \Addr_Compare[2].Addr_SRLC16E_I                                                                         |MB_SRLC16E_126                     |     1|
|982   |            \Addr_Compare[2].MUXCY_1                                                                                |MB_MUXCY_127                       |     1|
|983   |            \Addr_Compare[3].Addr_SRLC16E_I                                                                         |MB_SRLC16E_128                     |     1|
|984   |            \Addr_Compare[3].MUXCY_1                                                                                |MB_MUXCY_129                       |     1|
|985   |            \Addr_Compare[4].Addr_SRLC16E_I                                                                         |MB_SRLC16E_130                     |     1|
|986   |            \Addr_Compare[4].MUXCY_1                                                                                |MB_MUXCY_131                       |     1|
|987   |            \Addr_Compare[5].Addr_SRLC16E_I                                                                         |MB_SRLC16E_132                     |     1|
|988   |            \Addr_Compare[5].MUXCY_1                                                                                |MB_MUXCY_133                       |     1|
|989   |            \Addr_Compare[6].Addr_SRLC16E_I                                                                         |MB_SRLC16E_134                     |     1|
|990   |            \Addr_Compare[6].MUXCY_1                                                                                |MB_MUXCY_135                       |     1|
|991   |            \Addr_Compare[7].Addr_SRLC16E_I                                                                         |MB_SRLC16E_136                     |     1|
|992   |            \Addr_Compare[7].MUXCY_1                                                                                |MB_MUXCY_137                       |     1|
|993   |            \Data_Compare[0].Data_SRLC16E_I                                                                         |MB_SRLC16E_138                     |     1|
|994   |            \Data_Compare[0].MUXCY_1                                                                                |MB_MUXCY_139                       |     1|
|995   |            \Data_Compare[1].Data_SRLC16E_I                                                                         |MB_SRLC16E_140                     |     1|
|996   |            \Data_Compare[1].MUXCY_1                                                                                |MB_MUXCY_141                       |     1|
|997   |            \Data_Compare[2].Data_SRLC16E_I                                                                         |MB_SRLC16E_142                     |     1|
|998   |            \Data_Compare[2].MUXCY_1                                                                                |MB_MUXCY_143                       |     1|
|999   |            \Data_Compare[3].Data_SRLC16E_I                                                                         |MB_SRLC16E_144                     |     1|
|1000  |            \Data_Compare[3].MUXCY_1                                                                                |MB_MUXCY_145                       |     1|
|1001  |            \Data_Compare[4].Data_SRLC16E_I                                                                         |MB_SRLC16E_146                     |     1|
|1002  |            \Data_Compare[4].MUXCY_1                                                                                |MB_MUXCY_147                       |     1|
|1003  |            \Data_Compare[5].Data_SRLC16E_I                                                                         |MB_SRLC16E_148                     |     1|
|1004  |            \Data_Compare[5].MUXCY_1                                                                                |MB_MUXCY_149                       |     1|
|1005  |            \Data_Compare[6].Data_SRLC16E_I                                                                         |MB_SRLC16E_150                     |     1|
|1006  |            \Data_Compare[6].MUXCY_1                                                                                |MB_MUXCY_151                       |     1|
|1007  |            \Data_Compare[7].Data_SRLC16E_I                                                                         |MB_SRLC16E_152                     |     1|
|1008  |            \Data_Compare[7].MUXCY_1                                                                                |MB_MUXCY_153                       |     1|
|1009  |            \Has_Trace.AND2B1L_Trace                                                                                |MB_AND2B1L_154                     |     1|
|1010  |            \Has_Trace.MUXCY_Trace                                                                                  |MB_MUXCY_155                       |     1|
|1011  |          \Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2               |address_data_hit_18                |    35|
|1012  |            \Addr_Compare[0].Addr_SRLC16E_I                                                                         |MB_SRLC16E_88                      |     2|
|1013  |            \Addr_Compare[0].MUXCY_1                                                                                |MB_MUXCY_89                        |     1|
|1014  |            \Addr_Compare[1].Addr_SRLC16E_I                                                                         |MB_SRLC16E_90                      |     1|
|1015  |            \Addr_Compare[1].MUXCY_1                                                                                |MB_MUXCY_91                        |     1|
|1016  |            \Addr_Compare[2].Addr_SRLC16E_I                                                                         |MB_SRLC16E_92                      |     1|
|1017  |            \Addr_Compare[2].MUXCY_1                                                                                |MB_MUXCY_93                        |     1|
|1018  |            \Addr_Compare[3].Addr_SRLC16E_I                                                                         |MB_SRLC16E_94                      |     1|
|1019  |            \Addr_Compare[3].MUXCY_1                                                                                |MB_MUXCY_95                        |     1|
|1020  |            \Addr_Compare[4].Addr_SRLC16E_I                                                                         |MB_SRLC16E_96                      |     1|
|1021  |            \Addr_Compare[4].MUXCY_1                                                                                |MB_MUXCY_97                        |     1|
|1022  |            \Addr_Compare[5].Addr_SRLC16E_I                                                                         |MB_SRLC16E_98                      |     1|
|1023  |            \Addr_Compare[5].MUXCY_1                                                                                |MB_MUXCY_99                        |     1|
|1024  |            \Addr_Compare[6].Addr_SRLC16E_I                                                                         |MB_SRLC16E_100                     |     1|
|1025  |            \Addr_Compare[6].MUXCY_1                                                                                |MB_MUXCY_101                       |     1|
|1026  |            \Addr_Compare[7].Addr_SRLC16E_I                                                                         |MB_SRLC16E_102                     |     1|
|1027  |            \Addr_Compare[7].MUXCY_1                                                                                |MB_MUXCY_103                       |     1|
|1028  |            \Data_Compare[0].Data_SRLC16E_I                                                                         |MB_SRLC16E_104                     |     1|
|1029  |            \Data_Compare[0].MUXCY_1                                                                                |MB_MUXCY_105                       |     1|
|1030  |            \Data_Compare[1].Data_SRLC16E_I                                                                         |MB_SRLC16E_106                     |     1|
|1031  |            \Data_Compare[1].MUXCY_1                                                                                |MB_MUXCY_107                       |     1|
|1032  |            \Data_Compare[2].Data_SRLC16E_I                                                                         |MB_SRLC16E_108                     |     1|
|1033  |            \Data_Compare[2].MUXCY_1                                                                                |MB_MUXCY_109                       |     1|
|1034  |            \Data_Compare[3].Data_SRLC16E_I                                                                         |MB_SRLC16E_110                     |     1|
|1035  |            \Data_Compare[3].MUXCY_1                                                                                |MB_MUXCY_111                       |     1|
|1036  |            \Data_Compare[4].Data_SRLC16E_I                                                                         |MB_SRLC16E_112                     |     1|
|1037  |            \Data_Compare[4].MUXCY_1                                                                                |MB_MUXCY_113                       |     1|
|1038  |            \Data_Compare[5].Data_SRLC16E_I                                                                         |MB_SRLC16E_114                     |     1|
|1039  |            \Data_Compare[5].MUXCY_1                                                                                |MB_MUXCY_115                       |     1|
|1040  |            \Data_Compare[6].Data_SRLC16E_I                                                                         |MB_SRLC16E_116                     |     1|
|1041  |            \Data_Compare[6].MUXCY_1                                                                                |MB_MUXCY_117                       |     1|
|1042  |            \Data_Compare[7].Data_SRLC16E_I                                                                         |MB_SRLC16E_118                     |     1|
|1043  |            \Data_Compare[7].MUXCY_1                                                                                |MB_MUXCY_119                       |     1|
|1044  |            \Has_Trace.AND2B1L_Trace                                                                                |MB_AND2B1L_120                     |     1|
|1045  |            \Has_Trace.MUXCY_Trace                                                                                  |MB_MUXCY_121                       |     1|
|1046  |          \Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1               |address_data_hit_19                |    35|
|1047  |            \Addr_Compare[0].Addr_SRLC16E_I                                                                         |MB_SRLC16E_54                      |     2|
|1048  |            \Addr_Compare[0].MUXCY_1                                                                                |MB_MUXCY_55                        |     1|
|1049  |            \Addr_Compare[1].Addr_SRLC16E_I                                                                         |MB_SRLC16E_56                      |     1|
|1050  |            \Addr_Compare[1].MUXCY_1                                                                                |MB_MUXCY_57                        |     1|
|1051  |            \Addr_Compare[2].Addr_SRLC16E_I                                                                         |MB_SRLC16E_58                      |     1|
|1052  |            \Addr_Compare[2].MUXCY_1                                                                                |MB_MUXCY_59                        |     1|
|1053  |            \Addr_Compare[3].Addr_SRLC16E_I                                                                         |MB_SRLC16E_60                      |     1|
|1054  |            \Addr_Compare[3].MUXCY_1                                                                                |MB_MUXCY_61                        |     1|
|1055  |            \Addr_Compare[4].Addr_SRLC16E_I                                                                         |MB_SRLC16E_62                      |     1|
|1056  |            \Addr_Compare[4].MUXCY_1                                                                                |MB_MUXCY_63                        |     1|
|1057  |            \Addr_Compare[5].Addr_SRLC16E_I                                                                         |MB_SRLC16E_64                      |     1|
|1058  |            \Addr_Compare[5].MUXCY_1                                                                                |MB_MUXCY_65                        |     1|
|1059  |            \Addr_Compare[6].Addr_SRLC16E_I                                                                         |MB_SRLC16E_66                      |     1|
|1060  |            \Addr_Compare[6].MUXCY_1                                                                                |MB_MUXCY_67                        |     1|
|1061  |            \Addr_Compare[7].Addr_SRLC16E_I                                                                         |MB_SRLC16E_68                      |     1|
|1062  |            \Addr_Compare[7].MUXCY_1                                                                                |MB_MUXCY_69                        |     1|
|1063  |            \Data_Compare[0].Data_SRLC16E_I                                                                         |MB_SRLC16E_70                      |     1|
|1064  |            \Data_Compare[0].MUXCY_1                                                                                |MB_MUXCY_71                        |     1|
|1065  |            \Data_Compare[1].Data_SRLC16E_I                                                                         |MB_SRLC16E_72                      |     1|
|1066  |            \Data_Compare[1].MUXCY_1                                                                                |MB_MUXCY_73                        |     1|
|1067  |            \Data_Compare[2].Data_SRLC16E_I                                                                         |MB_SRLC16E_74                      |     1|
|1068  |            \Data_Compare[2].MUXCY_1                                                                                |MB_MUXCY_75                        |     1|
|1069  |            \Data_Compare[3].Data_SRLC16E_I                                                                         |MB_SRLC16E_76                      |     1|
|1070  |            \Data_Compare[3].MUXCY_1                                                                                |MB_MUXCY_77                        |     1|
|1071  |            \Data_Compare[4].Data_SRLC16E_I                                                                         |MB_SRLC16E_78                      |     1|
|1072  |            \Data_Compare[4].MUXCY_1                                                                                |MB_MUXCY_79                        |     1|
|1073  |            \Data_Compare[5].Data_SRLC16E_I                                                                         |MB_SRLC16E_80                      |     1|
|1074  |            \Data_Compare[5].MUXCY_1                                                                                |MB_MUXCY_81                        |     1|
|1075  |            \Data_Compare[6].Data_SRLC16E_I                                                                         |MB_SRLC16E_82                      |     1|
|1076  |            \Data_Compare[6].MUXCY_1                                                                                |MB_MUXCY_83                        |     1|
|1077  |            \Data_Compare[7].Data_SRLC16E_I                                                                         |MB_SRLC16E_84                      |     1|
|1078  |            \Data_Compare[7].MUXCY_1                                                                                |MB_MUXCY_85                        |     1|
|1079  |            \Has_Trace.AND2B1L_Trace                                                                                |MB_AND2B1L_86                      |     1|
|1080  |            \Has_Trace.MUXCY_Trace                                                                                  |MB_MUXCY_87                        |     1|
|1081  |          \Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1               |address_data_hit_20                |    36|
|1082  |            \Addr_Compare[0].Addr_SRLC16E_I                                                                         |MB_SRLC16E                         |     3|
|1083  |            \Addr_Compare[0].MUXCY_1                                                                                |MB_MUXCY                           |     1|
|1084  |            \Addr_Compare[1].Addr_SRLC16E_I                                                                         |MB_SRLC16E_23                      |     1|
|1085  |            \Addr_Compare[1].MUXCY_1                                                                                |MB_MUXCY_24                        |     1|
|1086  |            \Addr_Compare[2].Addr_SRLC16E_I                                                                         |MB_SRLC16E_25                      |     1|
|1087  |            \Addr_Compare[2].MUXCY_1                                                                                |MB_MUXCY_26                        |     1|
|1088  |            \Addr_Compare[3].Addr_SRLC16E_I                                                                         |MB_SRLC16E_27                      |     1|
|1089  |            \Addr_Compare[3].MUXCY_1                                                                                |MB_MUXCY_28                        |     1|
|1090  |            \Addr_Compare[4].Addr_SRLC16E_I                                                                         |MB_SRLC16E_29                      |     1|
|1091  |            \Addr_Compare[4].MUXCY_1                                                                                |MB_MUXCY_30                        |     1|
|1092  |            \Addr_Compare[5].Addr_SRLC16E_I                                                                         |MB_SRLC16E_31                      |     1|
|1093  |            \Addr_Compare[5].MUXCY_1                                                                                |MB_MUXCY_32                        |     1|
|1094  |            \Addr_Compare[6].Addr_SRLC16E_I                                                                         |MB_SRLC16E_33                      |     1|
|1095  |            \Addr_Compare[6].MUXCY_1                                                                                |MB_MUXCY_34                        |     1|
|1096  |            \Addr_Compare[7].Addr_SRLC16E_I                                                                         |MB_SRLC16E_35                      |     1|
|1097  |            \Addr_Compare[7].MUXCY_1                                                                                |MB_MUXCY_36                        |     1|
|1098  |            \Data_Compare[0].Data_SRLC16E_I                                                                         |MB_SRLC16E_37                      |     1|
|1099  |            \Data_Compare[0].MUXCY_1                                                                                |MB_MUXCY_38                        |     1|
|1100  |            \Data_Compare[1].Data_SRLC16E_I                                                                         |MB_SRLC16E_39                      |     1|
|1101  |            \Data_Compare[1].MUXCY_1                                                                                |MB_MUXCY_40                        |     1|
|1102  |            \Data_Compare[2].Data_SRLC16E_I                                                                         |MB_SRLC16E_41                      |     1|
|1103  |            \Data_Compare[2].MUXCY_1                                                                                |MB_MUXCY_42                        |     1|
|1104  |            \Data_Compare[3].Data_SRLC16E_I                                                                         |MB_SRLC16E_43                      |     1|
|1105  |            \Data_Compare[3].MUXCY_1                                                                                |MB_MUXCY_44                        |     1|
|1106  |            \Data_Compare[4].Data_SRLC16E_I                                                                         |MB_SRLC16E_45                      |     1|
|1107  |            \Data_Compare[4].MUXCY_1                                                                                |MB_MUXCY_46                        |     1|
|1108  |            \Data_Compare[5].Data_SRLC16E_I                                                                         |MB_SRLC16E_47                      |     1|
|1109  |            \Data_Compare[5].MUXCY_1                                                                                |MB_MUXCY_48                        |     1|
|1110  |            \Data_Compare[6].Data_SRLC16E_I                                                                         |MB_SRLC16E_49                      |     1|
|1111  |            \Data_Compare[6].MUXCY_1                                                                                |MB_MUXCY_50                        |     1|
|1112  |            \Data_Compare[7].Data_SRLC16E_I                                                                         |MB_SRLC16E_51                      |     1|
|1113  |            \Data_Compare[7].MUXCY_1                                                                                |MB_MUXCY_52                        |     1|
|1114  |            \Has_Trace.AND2B1L_Trace                                                                                |MB_AND2B1L                         |     1|
|1115  |            \Has_Trace.MUXCY_Trace                                                                                  |MB_MUXCY_53                        |     1|
|1116  |          sync_trig_ack_in_0                                                                                        |mb_sync_bit__parameterized1_21     |     2|
|1117  |          sync_trig_out_0                                                                                           |mb_sync_bit__parameterized1_22     |     3|
|1118  |      Reset_DFF                                                                                                     |mb_sync_bit                        |     2|
|1119  |      \Using_Async_Interrupt.Interrupt_DFF                                                                          |mb_sync_bit__parameterized1        |     1|
|1120  |      \Using_Async_Wakeup_0.Wakeup_DFF                                                                              |mb_sync_bit_0                      |     3|
|1121  |      \Using_Async_Wakeup_1.Wakeup_DFF                                                                              |mb_sync_bit_1                      |     2|
+------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:16 ; elapsed = 00:04:53 . Memory (MB): peak = 1856.184 ; gain = 711.367 ; free physical = 422 ; free virtual = 9792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28656 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:42 ; elapsed = 00:03:43 . Memory (MB): peak = 1856.184 ; gain = 492.352 ; free physical = 487 ; free virtual = 9859
Synthesis Optimization Complete : Time (s): cpu = 00:03:16 ; elapsed = 00:04:53 . Memory (MB): peak = 1856.191 ; gain = 711.367 ; free physical = 487 ; free virtual = 9858
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 823 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 95 instances
  FDR => FDRE: 114 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
487 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:25 ; elapsed = 00:05:03 . Memory (MB): peak = 1856.191 ; gain = 724.746 ; free physical = 552 ; free virtual = 9925
INFO: [Common 17-1381] The checkpoint '/ectf_master/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1880.195 ; gain = 24.004 ; free physical = 573 ; free virtual = 9922
