<!DOCTYPE html>
<html>
<head>
	<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1">


<script async src="https://www.googletagmanager.com/gtag/js?id=UA-155100278-1"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'UA-155100278-1');
</script>








<link rel="apple-touch-icon" sizes="180x180" href="//hsc.ucsc.edu/favicon/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="//hsc.ucsc.edu/favicon/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="//hsc.ucsc.edu/favicon/favicon-16x16.png">
<link rel="manifest" href="//hsc.ucsc.edu/favicon/site.webmanifest">


<title>Publications</title>

<meta name="generator" content="Hugo 0.119.0">
<link rel="stylesheet" href="//hsc.ucsc.edu/css/owl.carousel.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/bootstrap.min.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/font-awesome.min.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/ionicons.min.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/animate.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/syntax.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/venobox.css" />
<!-- Main Stylesheet -->
<link rel="stylesheet" href="//hsc.ucsc.edu/css/style.css" />



<script src="//hsc.ucsc.edu/js/jquery-1.10.2.min.js"></script>
<script async src="//hsc.ucsc.edu/js/bootstrap.min.js"></script>
<script async src="//hsc.ucsc.edu/js/owl.carousel.min.js"></script>
<script async src="//hsc.ucsc.edu/js/plugins.js"></script>
<script async src="//hsc.ucsc.edu/js/venobox.min.js"></script>
<script async src="//hsc.ucsc.edu/js/main.js"></script>



</head>
<body>

	
<header>
  <div class="container">
    <div class="row">
      <div class="col-md-12">
        
        <nav class="navbar navbar-default">
          <div class="container-fluid">
            
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navigation">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" href="//hsc.ucsc.edu/">
                <img src="//hsc.ucsc.edu/img/logo.png" alt="UCSC Hardware Systems Collective Logo" height="64">
              </a>
            </div>
            

            
            <div class="collapse navbar-collapse" id="navigation">
              <ul class="nav navbar-nav navbar-right">
                <li><a href="//hsc.ucsc.edu/">Home</a></li>
                
                <li><a href="//hsc.ucsc.edu/faculty">Faculty</a></li>
                
                <li><a href="//hsc.ucsc.edu/students">Students</a></li>
                
                <li><a href="//hsc.ucsc.edu/alumni">Alumni</a></li>
                
                <li><a href="//hsc.ucsc.edu/pubs">Publications</a></li>
                
                <li><a href="//hsc.ucsc.edu/seminar">Seminar</a></li>
                
                <li><a href="//hsc.ucsc.edu/sponsors">Sponsors</a></li>
                
              </ul>
            </div>
          </div>
        </nav>
      </div>
    </div>
  </div>
</header>
	
	
		
<section id="global-header" style="background-image: url('//hsc.ucsc.edu/img/trees.jpg');">
    <div class="container">
        <div class="row">
            <div class="col-md-12">
                <div class="block">
                    <h1>Publications</h1>
                    <p></p>
                </div>
            </div>
        </div>
    </div>
</section>

<div class="post">
  
  <section class="section" style="border: 1px dotted #ddd;">
    <div class="container">
      <div class="row">
        <div>
          <div class="block">
						
            <p><h2 id="2023">2023</h2>
<ul>
<li>
<p>Ya Li, Jing-Hao Luo, Qing-Yun Dai, Jason K. Eshraghian, Bingo Wing-Kuen Ling, Ciyan Zheng, Xiao-Li Wang, <strong><a href="https://doi.org/10.1016/j.bspc.2022.104188">A deep learning approach to cardiovascular disease classification using empirical mode decomposition for ECG feature extraction.</a></strong> <em>Biomed. Signal Process. Control.</em> 79(Part), 104188, 2023.</p>
</li>
<li>
<p>Farhad Modaresi, Matthew Guthaus, Jason K. Eshraghian, <strong><a href="https://doi.org/10.48550/arXiv.2302.01015">OpenSpike: An OpenRAM SNN Accelerator.</a></strong> <em>CoRR</em> abs/2302.01015, 2023.</p>
</li>
<li>
<p>Jason Yik, Soikat Hasan Ahmed, Zergham Ahmed, Brian Anderson, Andreas G. Andreou, Chiara Bartolozzi, Arindam Basu, Douwe den Blanken, Petrut Bogdan, Sander M. Bohté, Younes Bouhadjar, Sonia M. Buckley, Gert Cauwenberghs, Federico Corradi, Guido de Croon, Andreea Danielescu 0001, Anurag Reddy Daram, Mike Davies, Yigit Demirag, Jason Eshraghian, Jeremy Forest, Steve B. Furber, Michael Furlong, Aditya Gilra, Giacomo Indiveri, Siddharth Joshi, Vedant Karia, Lyes Khacef, James C. Knight, Laura Kriener, Rajkumar Kubendran, Dhireesha Kudithipudi, Gregor Lenz, Rajit Manohar, Christian Mayr 0001, Konstantinos P. Michmizos 0001, Dylan R. Muir, Emre Neftci, Thomas Nowotny, Fabrizio Ottati, Ayça Özcelikkale, Noah Pacik-Nelson, Priyadarshini Panda, Pao-Sheng Sun, Melika Payvand, Christian Pehle, Mihai A. Petrovici, Christoph Posch, Alpha Renner, Yulia Sandamirskaya, Clemens JS Schaefer, André van Schaik, Johannes Schemmel, Catherine D. Schuman, Jae-sun Seo, Sumit Bam Shrestha, Manolis Sifalakis, Amos Sironi, Kenneth Stewart, Terrence C. Stewart, Philipp Stratmann, Guangzhi Tang, Jonathan Timcheck, Marian Verhelst, Craig M. Vineyard, Bernhard Vogginger, Amirreza Yousefzadeh, Biyan Zhou, Fatima Tuz Zohora, Charlotte Frenkel, Vijay Janapa Reddi, <strong><a href="https://doi.org/10.48550/arXiv.2304.04640">NeuroBench: Advancing Neuromorphic Computing through Collaborative, Fair and Representative Benchmarking.</a></strong> <em>CoRR</em> abs/2304.04640, 2023.</p>
</li>
<li>
<p>Yikai Yang, Jason K. Eshraghian, Nhan Duy Truong, Armin Nikpour, Omid Kavehei, <strong><a href="https://doi.org/10.1088/2634-4386/acbab8">Neuromorphic deep spiking neural networks for seizure detection.</a></strong> <em>Neuromorph. Comput. Eng.</em> 3(1), 14010, 2023.</p>
</li>
<li>
<p>Rui-Jie Zhu, Qihang Zhao, Jason K. Eshraghian, <strong><a href="https://doi.org/10.48550/arXiv.2302.13939">SpikeGPT: Generative Pre-trained Language Model with Spiking Neural Networks.</a></strong> <em>CoRR</em> abs/2302.13939, 2023.</p>
</li>
<li>
<p>Ziyu Wang, Yuting Wu, Yongmo Park, Sangmin Yoo, Xinxin Wang, Jason K. Eshraghian, Wei D. Lu, <strong><a href="https://doi.org/10.48550/arXiv.2304.11056">PowerGAN: A Machine Learning Approach for Power Side-Channel Attack on Compute-in-Memory Accelerators.</a></strong> <em>CoRR</em> abs/2304.11056, 2023.</p>
</li>
<li>
<p>Samuel Schmidgall, Jascha Achterberg, Thomas Miconi, Louis Kirsch, Rojin Ziaei, S. Pardis Hajiseyedrazi, Jason Eshraghian, <strong><a href="https://doi.org/10.48550/arXiv.2305.11252">Brain-inspired learning in artificial neural networks: a review.</a></strong> <em>CoRR</em> abs/2305.11252, 2023.</p>
</li>
<li>
<p>Colin Drewes, Olivia Weng, Keegan Ryan, Bill Hunter, Christopher McCarty, Ryan Kastner, Dustin Richmond, <strong><a href="https://doi.org/10.1145/3543622.3573193">Turn on, Tune in, Listen up: Maximizing Side-Channel Recovery in Time-to-Digital Converters.</a></strong> <em>FPGA</em>, 111-122, 2023.</p>
</li>
<li>
<p>Colin Drewes, Olivia Weng, Andres Meza, Alric Althoff, David Kohlbrenner, Ryan Kastner, Dustin Richmond, <strong><a href="https://doi.org/10.48550/arXiv.2303.17881">Pentimento: Data Remanence in Cloud FPGAs.</a></strong> <em>CoRR</em> abs/2303.17881, 2023.</p>
</li>
<li>
<p>Lin Cheng, Max Ruttenberg, Dai Cheol Jung, Dustin Richmond, Michael B. Taylor, Mark Oskin, Christopher Batten, <strong><a href="https://doi.org/10.1145/3582016.3582020">Beyond Static Parallel Loops: Supporting Dynamic Task Parallelism on Manycore Architectures with Software-Managed Scratchpad Memories.</a></strong> <em>ASPLOS (3)</em>, 46-58, 2023.</p>
</li>
<li>
<p>Sheng-Hong Wang, Hunter James Coffman, Kenneth Mayer, Sakshi Garg, Jose Renau, <strong><a href="https://doi.org/10.1145/3578360.3580254">A Multi-threaded Fast Hardware Compiler for HDLs.</a></strong> <em>CC</em>, 25-36, 2023.</p>
</li>
<li>
<p>Haoyuan Wang, Scott Beamer, <strong><a href="https://doi.org/10.1145/3582016.3582034">RepCut: Superlinear Parallel RTL Simulation with Replication-Aided Partitioning.</a></strong> <em>ASPLOS (3)</em>, 572-585, 2023.</p>
</li>
</ul>
<h2 id="2022">2022</h2>
<ul>
<li>
<p>Tanvir Ahmed Khan, Muhammed Ugur, Krishnendra Nathella, Dam Sunwoo, Heiner Litz, Daniel A. Jiménez, Baris Kasikci, <strong><a href="https://doi.org/10.1109/MICRO56248.2022.00017">Whisper: Profile-Guided Branch Misprediction Elimination for Data Center Applications.</a></strong> <em>MICRO</em>, 19-34, 2022.</p>
</li>
<li>
<p>Pu Li, Xiaoyuan Wang, Xue Zhang, Jason Kamran Eshraghian, Herbert Ho-Ching Lu, <strong><a href="https://doi.org/10.1049/cds2.12086">Spice modelling of a tri-state memristor and analysis of its series and parallel characteristics.</a></strong> <em>IET Circuits Devices Syst.</em> 16(1), 81-91, 2022.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Corey Lammie, Mostafa Rahimi Azghadi, Wei D. Lu, <strong><a href="https://arxiv.org/abs/2202.07221">Navigating Local Minima in Quantized Spiking Neural Networks.</a></strong> <em>CoRR</em> abs/2202.07221, 2022.</p>
</li>
<li>
<p>Yuxuan Zhang, Tanvir Ahmed Khan, Gilles Pokam, Baris Kasikci, Heiner Litz, Joseph Devietti, <strong><a href="https://doi.org/10.1109/MICRO56248.2022.00045">OCOLOS: Online COde Layout OptimizationS.</a></strong> <em>MICRO</em>, 530-545, 2022.</p>
</li>
<li>
<p>Colleen Josephson, Weitao Shuai, Gabriel Marcano, Pat Pannuto, Josiah D. Hester, George Wells, <strong><a href="https://doi.org/10.1145/3568113.3568117">The Future of Clean Computing May Be Dirty.</a></strong> <em>GetMobile Mob. Comput. Commun.</em> 26(3), 9-15, 2022.</p>
</li>
<li>
<p>Ciyan Zheng, Long Peng, Jason K. Eshraghian, Xiao-Li Wang, Jian Cen, Herbert Ho-Ching Iu, <strong><a href="https://doi.org/10.1142/S0218127422502248">Spiking Neuron Implementation Using a Novel Floating Memcapacitor Emulator.</a></strong> <em>Int. J. Bifurc. Chaos</em> 32(15), 2250224:1-2250224:17, 2022.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Corey Lammie, Mostafa Rahimi Azghadi, Wei D. Lu, <strong><a href="https://doi.org/10.1109/AICAS54282.2022.9869966">Navigating Local Minima in Quantized Spiking Neural Networks.</a></strong> <em>AICAS</em>, 352-355, 2022.</p>
</li>
<li>
<p>Corey Lammie, Jason Kamran Eshraghian, Chenqi Li, Amirali Amirsoleimani, Roman Genov, Wei D. Lu, Mostafa Rahimi Azghadi, <strong><a href="https://arxiv.org/abs/2201.06703">Design Space Exploration of Dense and Sparse Mapping Schemes for RRAM Architectures.</a></strong> <em>CoRR</em> abs/2201.06703, 2022.</p>
</li>
<li>
<p>Peng Zhou, Jason Kamran Eshraghian, Dong-Uk Choi, Wei D. Lu, Sung-Mo Kang, <strong><a href="https://doi.org/10.48550/arXiv.2206.12992">Gradient-based Neuromorphic Learning on Dynamical RRAM Arrays.</a></strong> <em>CoRR</em> abs/2206.12992, 2022.</p>
</li>
<li>
<p>Ziyao Zhang, Maria Sabrina Ma, Jason Kamran Eshraghian, Daniele Vigolo, Ken-Tye Yong, Omid Kavehei, <strong><a href="https://doi.org/10.1109/EBCCSP56922.2022.9845595">Work in Progress: Neuromorphic Cytometry, High-throughput Event-based flow Flow-Imaging.</a></strong> <em>EBCCSP</em>, 1-5, 2022.</p>
</li>
<li>
<p>Mohammed E. Elbtity, Peyton Chandarana, Brendan Reidy, Jason Kamran Eshraghian, Ramtin Zand, <strong><a href="https://doi.org/10.1109/TCSI.2022.3206262">APTPU: Approximate Computing Based Tensor Processing Unit.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 69(12), 5135-5146, 2022.</p>
</li>
<li>
<p>Heiner Litz, Javier Gonzalez, Ana Klimovic, Christos Kozyrakis, <strong><a href="https://doi.org/10.1145/3465406">RAIL: Predictable, Low Tail Latency for NVMe Flash.</a></strong> <em>ACM Trans. Storage</em> 18(1), 5:1-5:21, 2022.</p>
</li>
<li>
<p>John Madden, Gabriel Marcano, Stephen Taylor, Pat Pannuto, Colleen Josephson, <strong><a href="https://doi.org/10.1145/3560905.3568110">Hardware to Enable Large-Scale Deployment and Observation of Soil Microbial Fuel Cells.</a></strong> <em>SenSys</em>, 906-912, 2022.</p>
</li>
<li>
<p>Pao-Sheng Vincent Sun, Alexander Titterton, Anjlee Gopiani, Tim Santos, Arindam Basu, Wei D. Lu, Jason Kamran Eshraghian, <strong><a href="https://doi.org/10.48550/arXiv.2211.10725">Intelligence Processing Units Accelerate Neuromorphic Learning.</a></strong> <em>CoRR</em> abs/2211.10725, 2022.</p>
</li>
<li>
<p>Alexander Henkes, Jason K. Eshraghian, Henning Wessels, <strong><a href="https://doi.org/10.48550/arXiv.2210.03515">Spiking neural networks for nonlinear regression.</a></strong> <em>CoRR</em> abs/2210.03515, 2022.</p>
</li>
<li>
<p>Shixin Song, Tanvir Ahmed Khan, Sara Mahdizadeh-Shahri, Akshitha Sriraman, Niranjan K. Soundararajan, Sreenivas Subramoney, Daniel A. Jiménez, Heiner Litz, Baris Kasikci, <strong><a href="https://doi.org/10.1145/3470496.3527430">Thermometer: profile-guided btb replacement for data center applications.</a></strong> <em>ISCA</em>, 742-756, 2022.</p>
</li>
<li>
<p>Sami Barchid, José Mennesson, Jason Eshraghian, Chaabane Djeraba, Mohammed Bennamoun, <strong><a href="https://doi.org/10.48550/arXiv.2206.06506">Spiking Neural Networks for Frame-based and Event-based Single Object Localization.</a></strong> <em>CoRR</em> abs/2206.06506, 2022.</p>
</li>
<li>
<p>Xiaoyuan Wang, Chuan-Tao Dong, Pengfei Zhou, Sanjoy Kumar Nandi, Shimul Kanti Nath, Robert Glen Elliman, Herbert Ho-Ching Iu, Sung-Mo Steve Kang, Jason Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/TCSI.2022.3151920">Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 69(6), 2423-2434, 2022.</p>
</li>
<li>
<p>Xiaoyuan Wang, Zhiru Wu, Pengfei Zhou, Herbert Ho-Ching Iu, Sung-Mo Kang, Jason Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/TCSI.2022.3141087">FPGA Synthesis of Ternary Memristor-CMOS Decoders for Active Matrix Microdisplays.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 69(9), 3501-3511, 2022.</p>
</li>
<li>
<p>Peng Zhou, Dong-Uk Choi, Jason Kamran Eshraghian, Sung-Mo Kang, <strong><a href="https://doi.org/10.1109/ISCAS48785.2022.9937309">A Fully Memristive Spiking Neural Network with Unsupervised Learning.</a></strong> <em>ISCAS</em>, 634-638, 2022.</p>
</li>
<li>
<p>Gabriel Marcano, Colleen Josephson, Pat Pannuto, <strong><a href="https://doi.org/10.1109/ISCAS48785.2022.9937297">Early Characterization of Soil Microbial Fuel Cells.</a></strong> <em>ISCAS</em>, 1362-1366, 2022.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Wei D. Lu, <strong><a href="https://arxiv.org/abs/2201.11915">The fine line between dead neurons and sparsity in binarized spiking neural networks.</a></strong> <em>CoRR</em> abs/2201.11915, 2022.</p>
</li>
<li>
<p>Saba Jamilan, Tanvir Ahmed Khan, Grant Ayers, Baris Kasikci, Heiner Litz, <strong><a href="https://doi.org/10.1145/3492321.3519583">APT-GET: profile-guided </a></strong> <em>EuroSys</em>, 747-764, 2022.</p>
</li>
<li>
<p>Peng Zhou, Donguk Choi, Jason Kamran Eshraghian, Sung-Mo Steve Kang, <strong><a href="https://doi.org/10.48550/arXiv.2203.01416">A Fully Memristive Spiking Neural Network with Unsupervised Learning.</a></strong> <em>CoRR</em> abs/2203.01416, 2022.</p>
</li>
<li>
<p>Peng Zhou, Jason Kamran Eshraghian, Dong-Uk Choi, Sung-Mo Kang, <strong><a href="https://doi.org/10.48550/arXiv.2203.01426">SPICEprop: Backpropagating Errors Through Memristive Spiking Neural Networks.</a></strong> <em>CoRR</em> abs/2203.01426, 2022.</p>
</li>
<li>
<p>Ziyu Wang, Fan-Hsuan Meng, Yongmo Park, Jason Kamran Eshraghian, Wei D. Lu, <strong><a href="https://doi.org/10.48550/arXiv.2209.02792">Side-channel attack analysis on in-memory computing architectures.</a></strong> <em>CoRR</em> abs/2209.02792, 2022.</p>
</li>
<li>
<p>Devashish R. Purandare, Peter Wilcox, Heiner Litz, Shel Finkelstein, <strong><a href="https://www.cidrdb.org/cidr2022/papers/p93-purandare.pdf">Append is Near: Log-based Data Management on ZNS SSDs.</a></strong> <em>CIDR</em>, 2022.</p>
</li>
<li>
<p>Corey Lammie, Jason Kamran Eshraghian, Chenqi Li, Amirali Amirsoleimani, Roman Genov, Wei D. Lu, Mostafa Rahimi Azghadi, <strong><a href="https://doi.org/10.1109/ISCAS48785.2022.9937207">Design Space Exploration of Dense and Sparse Mapping Schemes for RRAM Architectures.</a></strong> <em>ISCAS</em>, 1107-1111, 2022.</p>
</li>
<li>
<p>Lin Cheng, Peitian Pan, Zhongyuan Zhao 0004, Krithik Ranjan, Jack Weber, Bandhav Veluri, Seyed Borna Ehsani, Max Ruttenberg, Dai Cheol Jung, Preslav Ivanov, Dustin Richmond, Michael B. Taylor, Zhiru Zhang, Christopher Batten, <strong><a href="https://doi.org/10.1109/TCAD.2021.3103825">A Tensor Processing Framework for CPU-Manycore Heterogeneous Systems.</a></strong> <em>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</em> 41(6), 1620-1635, 2022.</p>
</li>
<li>
<p>Heiner Litz, Grant Ayers, Parthasarathy Ranganathan, <strong><a href="https://doi.org/10.1145/3503222.3507745">CRISP: critical slice prefetching.</a></strong> <em>ASPLOS</em>, 300-313, 2022.</p>
</li>
<li>
<p>Peng Zhou, Dong-Uk Choi, Wei D. Lu, Sung-Mo Steve Kang, Jason Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/JETCAS.2022.3224071">Gradient-Based Neuromorphic Learning on Dynamical RRAM Arrays.</a></strong> <em>IEEE J. Emerg. Sel. Topics Circuits Syst.</em> 12(4), 888-897, 2022.</p>
</li>
<li>
<p>Yikai Yang, Nhan Duy Truong, Jason Kamran Eshraghian, Christina Maher, Armin Nikpour, Omid Kavehei, <strong><a href="https://doi.org/10.1109/JBHI.2022.3157877">A Multimodal AI System for Out-of-Distribution Generalization of Seizure Identification.</a></strong> <em>IEEE J. Biomed. Health Informatics</em> 26(7), 3529-3538, 2022.</p>
</li>
</ul>
<h2 id="2021">2021</h2>
<ul>
<li>
<p>Dennis Robey, Wesley Thio, Herbert H. C. Iu, Jason Kamran Eshraghian, <strong><a href="https://arxiv.org/abs/2102.07243">Naturalizing Neuromorphic Vision Event Streams Using GANs.</a></strong> <em>CoRR</em> abs/2102.07243, 2021.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Kyoungrok Cho, Sung Mo Kang, <strong><a href="https://doi.org/10.1109/ISCAS51556.2021.9401672">A 3-D Reconfigurable RRAM Crossbar Inference Engine.</a></strong> <em>ISCAS</em>, 1-5, 2021.</p>
</li>
<li>
<p>Niranjan K. Soundararajan, Peter Braun 0005, Tanvir Ahmed Khan, Baris Kasikci, Heiner Litz, Sreenivas Subramoney, <strong><a href="https://doi.org/10.1145/3466752.3480046">PDede: Partitioned, Deduplicated, Delta Branch Target Buffer.</a></strong> <em>MICRO</em>, 779-791, 2021.</p>
</li>
<li>
<p>Mustafa S. Gobulukoglu, Colin Drewes, Bill Hunter, Dustin Richmond, Ryan Kastner, <strong><a href="https://doi.org/10.1145/3431920.3439475">Classifying Computations on Multi-Tenant FPGAs.</a></strong> <em>FPGA</em>, 227, 2021.</p>
</li>
<li>
<p>David R. Ditzel, Roger Espasa, Nivard Aymerich, Allen Baum, Tom Berg, Jim Burr, Eric Hao, Jayesh Iyer, Miquel Izquierdo, Shankar Jayaratnam, Darren Jones, Chris Klingner, Jin Kim, Stephen Lee, Marc Lupon, Grigorios Magklis, Bojan Maric, Rajib Nath, Mike Neilly, J. Duane Northcutt, Bill Orner, Jose Renau, Gerard Reves, Xavier Reves, Tom Riordan, Pedro Sanchez, Sridhar Samudrala, Guillem Sole, Raymond Tang, Tommy Thorn, Francisco Torres, Sebastia Tortella, Daniel Yau, <strong><a href="https://doi.org/10.1109/HCS52781.2021.9566904">Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto&rsquo;s ET-SoC-1 Chip.</a></strong> <em>HCS</em>, 1-23, 2021.</p>
</li>
<li>
<p>Colin Drewes, Steven Harris, Winnie Wang, Richard Appen, Olivia Weng, Ryan Kastner, William Hunter, Christopher McCarty, Dustin Richmond, <strong><a href="https://doi.org/10.1109/FCCM51124.2021.00040">A Tunable Dual-Edge Time-to-Digital Converter.</a></strong> <em>FCCM</em>, 253, 2021.</p>
</li>
<li>
<p>Seongwon You, Jason Kamran Eshraghian, Herbert H. C. Iu, Kyoungrok Cho, <strong><a href="https://doi.org/10.3390/s21093198">Low-Power Wireless Sensor Network Using Fine-Grain Control of Sensor Module Power Mode.</a></strong> <em>Sensors</em> 21(9), 3198, 2021.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Kyoungrok Cho, Sung Mo Kang, <strong><a href="https://arxiv.org/abs/2102.06536">CrossStack: A 3-D Reconfigurable RRAM Crossbar Inference Engine.</a></strong> <em>CoRR</em> abs/2102.06536, 2021.</p>
</li>
<li>
<p>Saeed Kargar, Heiner Litz, Faisal Nawab, <strong><a href="https://doi.org/10.1109/ICDE51399.2021.00072">Predict and Write: Using K-Means Clustering to Extend the Lifetime of NVM Storage.</a></strong> <em>ICDE</em>, 768-779, 2021.</p>
</li>
<li>
<p>Dan Iorga, Alastair F. Donaldson, Tyler Sorensen 0001, John Wickerson, <strong><a href="https://doi.org/10.1145/3485497">The semantics of shared memory in Intel CPU/FPGA systems.</a></strong> <em>Proc. ACM Program. Lang.</em> 5(OOPSLA), 1-28, 2021.</p>
</li>
<li>
<p>Dennis E. Robey, Wesley Thio, Herbert H. C. Iu, Jason Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISCAS51556.2021.9401313">Naturalizing Neuromorphic Vision Event Streams Using Generative Adversarial Networks.</a></strong> <em>ISCAS</em>, 1-5, 2021.</p>
</li>
<li>
<p>Tanvir Ahmed Khan, Dexin Zhang, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, Baris Kasikci, <strong><a href="https://doi.org/10.1109/ISCA52012.2021.00063">Ripple: Profile-Guided Instruction Cache Replacement for Data Center Applications.</a></strong> <em>ISCA</em>, 734-747, 2021.</p>
</li>
<li>
<p>Seungbum Baek, Guk-Hyeon Yu, Jaewoo Kim, Chi Trung Ngo, Jason Kamran Eshraghian, Jong-Phil Hong, <strong><a href="https://doi.org/10.1109/ACCESS.2021.3084621">A Reconfigurable SRAM Based CMOS PUF With Challenge to Response Pairs.</a></strong> <em>IEEE Access</em> 9, 79947-79960, 2021.</p>
</li>
<li>
<p>Ajay Brahmakshatriya, Emily Furst, Victor A. Ying, Claire Hsu, Changwan Hong, Max Ruttenberg, Yunming Zhang, Dai Cheol Jung, Dustin Richmond, Michael B. Taylor, Julian Shun, Mark Oskin, Daniel Sánchez 0003, Saman P. Amarasinghe, <strong><a href="https://doi.org/10.1109/ISCA52012.2021.00041">Taming the Zoo: The Unified GraphIt Compiler Framework for Novel Architectures.</a></strong> <em>ISCA</em>, 429-442, 2021.</p>
</li>
<li>
<p>Amogh Lonkar, Scott Beamer, <strong><a href="https://arxiv.org/abs/2112.10913">Accelerating Clique Counting in Sparse Real-World Graphs via Communication-Reducing Optimizations.</a></strong> <em>CoRR</em> abs/2112.10913, 2021.</p>
</li>
<li>
<p>Aninda Manocha, Tyler Sorensen 0001, Esin Tureci, Opeoluwa Matthews, Juan L. Aragón, Margaret Martonosi, <strong><a href="https://doi.org/10.1145/3469846">GraphAttack: Optimizing Data Supply for Graph Applications on In-Order Multicore Architectures.</a></strong> <em>ACM Trans. Archit. Code Optim.</em> 18(4), 53:1-53:26, 2021.</p>
</li>
<li>
<p>Mustafa S. Gobulukoglu, Colin Drewes, William Hunter, Ryan Kastner, Dustin Richmond, <strong><a href="https://doi.org/10.1109/DAC18074.2021.9586098">Classifying Computations on Multi-Tenant FPGAs.</a></strong> <em>DAC</em>, 1261-1266, 2021.</p>
</li>
<li>
<p>Coen Arrow, Hancong Wu, Seungbum Baek, Herbert H. C. Iu, Kianoush Nazarpour, Jason Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISCAS51556.2021.9401160">Prosthesis Control Using Spike Rate Coding in the Retina Photoreceptor Cells.</a></strong> <em>ISCAS</em>, 1-5, 2021.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Max Ward 0001, Emre Neftci, Xinxin Wang, Gregor Lenz, Girish Dwivedi, Mohammed Bennamoun, Doo Seok Jeong, Wei D. Lu, <strong><a href="https://arxiv.org/abs/2109.12894">Training Spiking Neural Networks Using Lessons From Deep Learning.</a></strong> <em>CoRR</em> abs/2109.12894, 2021.</p>
</li>
<li>
<p>Corey Lammie, Jason Kamran Eshraghian, Wei D. Lu, Mostafa Rahimi Azghadi, <strong><a href="https://doi.org/10.1109/TCSII.2021.3065932">Memristive Stochastic Computing for Deep Learning Parameter Optimization.</a></strong> <em>IEEE Trans. Circuits Syst. II Express Briefs</em> 68(5), 1650-1654, 2021.</p>
</li>
<li>
<p>Peter Wilcox, Heiner Litz, <strong><a href="https://doi.org/10.1145/3439839.3459085">Design for computational storage simulation platform.</a></strong> <em>CHEOPS@EuroSys</em>, 5:1-5:8, 2021.</p>
</li>
<li>
<p>Nursultan Kabylkas, Tommy Thorn, Shreesha Srinath, Polychronis Xekalakis, Jose Renau, <strong><a href="https://doi.org/10.1145/3466752.3480092">Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation.</a></strong> <em>MICRO</em>, 667-678, 2021.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Lucas F. Salvador, Harmit Raval, Hugues Evrard, John Wickerson, Margaret Martonosi, Alastair F. Donaldson, <strong><a href="https://arxiv.org/abs/2109.06132">Specifying and Testing GPU Workgroup Progress Models.</a></strong> <em>CoRR</em> abs/2109.06132, 2021.</p>
</li>
<li>
<p>Anna Jobin, Kingson Man, Antonio Damasio, Georgios Kaissis, Rickmer Braren, Julia Stoyanovich, Jay J. Van Bavel, Tessa V. West, Brent D. Mittelstadt 0002, Jason Eshraghian, Marta R. Costa-jussà, Asaf Tzachor, Aimun A. B. Jamjoom, Mariarosaria Taddeo, Edoardo Sinibaldi, Yipeng Hu, Miguel A. Luengo-Oroz, <strong><a href="https://doi.org/10.1038/s42256-020-00281-z">AI reflections in 2020.</a></strong> <em>Nat. Mach. Intell.</em> 3(1), 2-8, 2021.</p>
</li>
<li>
<p>Xiaoyuan Wang, Chenxi Jin, Jason Kamran Eshraghian, Herbert Ho-Ching Iu, Congying Ha, <strong><a href="https://doi.org/10.1007/s00034-020-01611-7">A Behavioral SPICE Model of a Binarized Memristor for Digital Logic Implementation.</a></strong> <em>Circuits Syst. Signal Process.</em> 40(6), 2682-2693, 2021.</p>
</li>
<li>
<p>Chandranil Chakraborttii, Heiner Litz, <strong><a href="https://doi.org/10.1145/3456727.3463784">Reducing write amplification in flash by death-time prediction of logical block addresses.</a></strong> <em>SYSTOR</em>, 11:1-11:12, 2021.</p>
</li>
<li>
<p>Tanvir Ahmed Khan, Nathan Brown, Akshitha Sriraman, Niranjan K. Soundararajan, Rakesh Kumar 0003, Joseph Devietti, Sreenivas Subramoney, Gilles A. Pokam, Heiner Litz, Baris Kasikci, <strong><a href="https://doi.org/10.1145/3466752.3480124">Twig: Profile-Guided BTB Prefetching for Data Center Applications.</a></strong> <em>MICRO</em>, 816-829, 2021.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Lucas F. Salvador, Harmit Raval, Hugues Evrard, John Wickerson, Margaret Martonosi, Alastair F. Donaldson, <strong><a href="https://doi.org/10.1145/3485508">Specifying and testing GPU workgroup progress models.</a></strong> <em>Proc. ACM Program. Lang.</em> 5(OOPSLA), 1-30, 2021.</p>
</li>
<li>
<p>Sung-Mo Steve Kang, Donguk Choi, Jason Kamran Eshraghian, Peng Zhou, Jieun Kim, Bai-Sun Kong, Xiaojian Zhu, Ahmet Samil Demirkol, Alon Ascoli, Ronald Tetzlaff, Wei D. Lu, Leon O. Chua, <strong><a href="https://doi.org/10.1109/TCSI.2021.3126555">How to Build a Memristive Integrate-and-Fire Model for Spiking Neuronal Signal Generation.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 68(12), 4837-4850, 2021.</p>
</li>
<li>
<p>Colleen Josephson, <strong><a href="https://doi.org/10.1145/3460112.3472326">Low-cost In-ground Soil Moisture Sensing with Radar Backscatter Tags.</a></strong> <em>COMPASS</em>, 299-311, 2021.</p>
</li>
<li>
<p>Xiaoyuan Wang, Zhiru Wu, Pengfei Zhou, Herbert H. C. Iu, Jason Kamran Eshraghian, Sung Mo Kang, <strong><a href="https://arxiv.org/abs/2104.10297">FPGA Synthesis of Ternary Memristor-CMOS Decoders.</a></strong> <em>CoRR</em> abs/2104.10297, 2021.</p>
</li>
<li>
<p>Corey Lammie, Jason Kamran Eshraghian, Wei D. Lu, Mostafa Rahimi Azghadi, <strong><a href="https://arxiv.org/abs/2103.06506">Memristive Stochastic Computing for Deep Learning Parameter Optimization.</a></strong> <em>CoRR</em> abs/2103.06506, 2021.</p>
</li>
<li>
<p>Xiaoyuan Wang, Pengfei Zhou, Jason Kamran Eshraghian, Chih-Yang Lin, Herbert Ho-Ching Iu, Ting-Chang Chang, Sung-Mo Steve Kang, <strong><a href="https://doi.org/10.1109/TCSI.2020.3027693">High-Density Memristor-CMOS Ternary Logic Family.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 68(1), 264-274, 2021.</p>
</li>
<li>
<p>Max Ward 0001, Amitava Datta, Hung X. Nguyen, Jason Kamran Eshraghian, <strong><a href="https://arxiv.org/abs/2108.06891">Efficient Network Analysis Under Link Deletion.</a></strong> <em>CoRR</em> abs/2108.06891, 2021.</p>
</li>
</ul>
<h2 id="2020">2020</h2>
<ul>
<li>
<p>Scott Beamer, David Donofrio, <strong><a href="https://doi.org/10.1109/DAC18072.2020.9218632">Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation.</a></strong> <em>DAC</em>, 1-6, 2020.</p>
</li>
<li>
<p>Scott Beamer, <strong><a href="https://doi.org/10.1109/MM.2020.2997639">A Case for Accelerating Software RTL Simulation.</a></strong> <em>IEEE Micro</em> 40(4), 112-119, 2020.</p>
</li>
<li>
<p>Daniel Petrisko, Chun Zhao, Scott Davidson, Paul Gao, Dustin Richmond, Michael Bedford Taylor, <strong><a href="https://doi.org/10.1109/NOCS50636.2020.9241584">NoC Symbiosis : (Special Session Paper).</a></strong> <em>NOCS</em>, 1-8, 2020.</p>
</li>
<li>
<p>Saeed Kargar, Heiner Litz, Faisal Nawab, <strong><a href="https://arxiv.org/abs/2011.02556">Predict and Write: Using K-Means Clustering to Extend the Lifetime of NVM Storage.</a></strong> <em>CoRR</em> abs/2011.02556, 2020.</p>
</li>
<li>
<p>Mostafa Rahimi Azghadi, Ying-Chen Chen, Jason Kamran Eshraghian, Jia Chen, Chih-Yang Lin, Amirali Amirsoleimani, Adnan Mehonic, Anthony J. Kenyon, Burt Fowler, Jack C. Lee, Yao-Feng Chang, <strong><a href="https://doi.org/10.1002/aisy.201900189">Complementary Metal-Oxide Semiconductor and Memristive Hardware for Neuromorphic Computing.</a></strong> <em>Adv. Intell. Syst.</em> 2(5), 1900189, 2020.</p>
</li>
<li>
<p>Mostafa Rahimi Azghadi, Corey Lammie, Jason Kamran Eshraghian, Melika Payvand, Elisa Donati, Bernabé Linares-Barranco, Giacomo Indiveri, <strong><a href="https://arxiv.org/abs/2007.05657">Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications.</a></strong> <em>CoRR</em> abs/2007.05657, 2020.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Aninda Manocha, Esin Tureci, Marcelo Orenes-Vera, Juan L. Aragón, Margaret Martonosi, <strong><a href="https://doi.org/10.1145/3400302.3415751">A Simulator and Compiler Framework for Agile Hardware-Software Co-design Evaluation and Exploration.</a></strong> <em>ICCAD</em>, 97:1-97:9, 2020.</p>
</li>
<li>
<p>Mostafa Rahimi Azghadi, Ying-Chen Chen, Jason Kamran Eshraghian, Jia Chen, Chih-Yang Lin, Amirali Amirsoleimani, Adnan Mehonic, Anthony J. Kenyon, Burt Fowler, Jack C. Lee, Yao-Feng Chang, <strong><a href="https://doi.org/10.1002/aisy.202070050">Complementary Metal-Oxide Semiconductor and Memristive Hardware for Neuromorphic Computing.</a></strong> <em>Adv. Intell. Syst.</em> 2(5), 2070050, 2020.</p>
</li>
<li>
<p>Nayana Prasad Nagendra, Grant Ayers, David I. August, Hyoun Kyu Cho, Svilen Kanev, Christos Kozyrakis, Trivikram Krishnamurthy, Heiner Litz, Tipp Moseley, Parthasarathy Ranganathan, <strong><a href="https://doi.org/10.1109/MM.2020.2986212">AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale Computers.</a></strong> <em>IEEE Micro</em> 40(3), 56-63, 2020.</p>
</li>
<li>
<p>Seungbum Baek, Jason Kamran Eshraghian, Wesley Thio, Yulia Sandamirskaya, Herbert H. C. Iu, Wei D. Lu, <strong><a href="https://doi.org/10.1109/AICAS48895.2020.9073790">Live Demonstration: Video-to-Spike Conversion Using a Real-Time Retina Cell Network Simulator.</a></strong> <em>AICAS</em>, 131, 2020.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Qi Lin, Xiaoyuan Wang, Herbert H. C. Iu, Qing Hu 0004, Hao Tong, <strong><a href="https://doi.org/10.1109/TCSII.2020.2979847">A Behavioral Model of Digital Resistive Switching for Systems Level DNN Acceleration.</a></strong> <em>IEEE Trans. Circuits Syst. II Express Briefs</em> 67-II(5), 956-960, 2020.</p>
</li>
<li>
<p>Opeoluwa Matthews, Aninda Manocha, Davide Giri, Marcelo Orenes-Vera, Esin Tureci, Tyler Sorensen 0001, Tae Jun Ham, Juan L. Aragón, Luca P. Carloni, Margaret Martonosi, <strong><a href="https://arxiv.org/abs/2004.07415">The MosaicSim Simulator (Full Technical Report).</a></strong> <em>CoRR</em> abs/2004.07415, 2020.</p>
</li>
<li>
<p>Akash Sridhar, Nursultan Kabylkas, Jose Renau, <strong><a href="https://arxiv.org/abs/2009.09064">Load Driven Branch Predictor (LDBP).</a></strong> <em>CoRR</em> abs/2009.09064, 2020.</p>
</li>
<li>
<p>Coen Arrow, Jason Kamran Eshraghian, Hancong Wu, Seungbum Baek, Herbert H. C. Iu, Kianoush Nazarpour, <strong><a href="https://doi.org/10.1109/ICECS49266.2020.9294920">Live Demonstration: Prosthesis Control Using a Real-Time Retina Cell Network Simulator.</a></strong> <em>ICECS</em>, 1-2, 2020.</p>
</li>
<li>
<p>Dai Cheol Jung, Scott Davidson, Chun Zhao, Dustin Richmond, Michael Bedford Taylor, <strong><a href="https://doi.org/10.1109/NOCS50636.2020.9241586">Ruche Networks: Wire-Maximal, No-Fuss NoCs : Special Session Paper.</a></strong> <em>NOCS</em>, 1-8, 2020.</p>
</li>
<li>
<p>Jason Eshraghian, Corey Lammie, Mostafa Rahimi Azghadi, <strong><a href="https://doi.org/10.1109/ISCAS45731.2020.9180914">Biologically Plausible Contrast Detection using a Memristor Array.</a></strong> <em>ISCAS</em>, 1-5, 2020.</p>
</li>
<li>
<p>Dan Iorga, Tyler Sorensen 0001, John Wickerson, Alastair F. Donaldson, <strong><a href="https://doi.org/10.1109/RTAS48715.2020.000-6">Slow and Steady: Measuring and Tuning Multicore Interference.</a></strong> <em>RTAS</em>, 200-212, 2020.</p>
</li>
<li>
<p>Chandranil Chakraborttii, Heiner Litz, <strong><a href="https://doi.org/10.1145/3419111.3421300">Improving the accuracy, adaptability, and interpretability of SSD failure prediction models.</a></strong> <em>SoCC</em>, 120-133, 2020.</p>
</li>
<li>
<p>Michael Bedford Taylor, Luis Vega, Moein Khazraee, Ikuo Magaki, Scott Davidson, Dustin Richmond, <strong><a href="https://doi.org/10.1145/3399734">ASIC clouds: specializing the datacenter for planet-scale applications.</a></strong> <em>Commun. ACM</em> 63(7), 103-109, 2020.</p>
</li>
<li>
<p>Chandranil Chakraborttii, Heiner Litz, <strong><a href="https://doi.org/10.1007/978-3-030-67667-4_26">Learning I/O Access Patterns to Improve Prefetching in SSDs.</a></strong> <em>ECML/PKDD (4)</em>, 427-443, 2020.</p>
</li>
<li>
<p>Jake Kirkham, Tyler Sorensen 0001, Esin Tureci, Margaret Martonosi, <strong><a href="https://doi.org/10.1145/3428294">Foundations of empirical memory consistency testing.</a></strong> <em>Proc. ACM Program. Lang.</em> 4(OOPSLA), 226:1-226:29, 2020.</p>
</li>
<li>
<p>Colleen Josephson, Bradley Barnhart, Keith Winstein, Sachin Katti, Ranveer Chandra, <strong><a href="https://doi.org/10.1109/IGARSS39084.2020.9323308">Time-of-Flight Soil Moisture Estimation Using RF Backscatter Tags.</a></strong> <em>IGARSS</em>, 5049-5052, 2020.</p>
</li>
<li>
<p>Mostafa Rahimi Azghadi, Corey Lammie, Jason Kamran Eshraghian, Melika Payvand, Elisa Donati, Bernabé Linares-Barranco, Giacomo Indiveri, <strong><a href="https://doi.org/10.1109/TBCAS.2020.3036081">Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications.</a></strong> <em>IEEE Trans. Biomed. Circuits Syst.</em> 14(6), 1138-1159, 2020.</p>
</li>
<li>
<p>Haven Blake Skinner, Rafael Trapani Possignolo, Sheng-Hong Wang, Jose Renau, <strong><a href="https://doi.org/10.1109/ISPASS48437.2020.00028">LiveSim: A Fast Hot Reload Simulator for HDLs.</a></strong> <em>ISPASS</em>, 126-135, 2020.</p>
</li>
<li>
<p>Opeoluwa Matthews, Aninda Manocha, Davide Giri, Marcelo Orenes-Vera, Esin Tureci, Tyler Sorensen 0001, Tae Jun Ham, Juan L. Aragón, Luca P. Carloni, Margaret Martonosi, <strong><a href="https://doi.org/10.1109/ISPASS48437.2020.00029">MosaicSim: A Lightweight, Modular Simulator for Heterogeneous Systems.</a></strong> <em>ISPASS</em>, 136-148, 2020.</p>
</li>
<li>
<p>Seungbum Baek, Jason Kamran Eshraghian, Wesley Thio, Yulia Sandamirskaya, Herbert H. C. Iu, Wei D. Lu, <strong><a href="https://doi.org/10.1109/AICAS48895.2020.9073963">A Real-Time Retinomorphic Simulator Using a Conductance-Based Discrete Neuronal Network.</a></strong> <em>AICAS</em>, 79-83, 2020.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, <strong><a href="https://doi.org/10.1038/s42256-020-0161-x">Human ownership of artificial creativity.</a></strong> <em>Nat. Mach. Intell.</em> 2(3), 157-160, 2020.</p>
</li>
<li>
<p>Tanvir Ahmed Khan, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, Baris Kasikci, <strong><a href="https://doi.org/10.1109/MICRO50266.2020.00024">I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing.</a></strong> <em>MICRO</em>, 146-159, 2020.</p>
</li>
<li>
<p>Colleen Josephson, Bradley Barnhart, Sachin Katti, Keith Winstein, Ranveer Chandra, <strong><a href="https://doi.org/10.1109/IPSN48710.2020.000-4">Demo Abstract: RF Soil Moisture Sensing via Radar Backscatter Tags.</a></strong> <em>IPSN</em>, 365-366, 2020.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Seungbum Baek, Timothée Levi, Takashi Kohno, Said F. Al-Sarawi, Philip H. W. Leong, Kyoung-Rok Cho, Derek Abbott, Omid Kavehei, <strong><a href="https://doi.org/10.1109/MIM.2020.8979519">Nonlinear retinal response modeling for future neuromorphic instrumentation.</a></strong> <em>IEEE Instrum. Meas. Mag.</em> 23(1), 21-29, 2020.</p>
</li>
<li>
<p>Andrew R. Henson, Tim Fiori, Ahmud Auleear, Iain C. McIntyre, Jason Eshraghian, <strong><a href="https://doi.org/10.1109/ISCAS45731.2020.9180635">A Transcranial Alternating Current Stimulator for Neural Entrainment.</a></strong> <em>ISCAS</em>, 1-5, 2020.</p>
</li>
<li>
<p>Heiner Litz, Milad Hashemi, <strong><a href="https://doi.org/10.1109/MM.2020.3016551">Machine Learning for Systems.</a></strong> <em>IEEE Micro</em> 40(5), 6-7, 2020.</p>
</li>
<li>
<p>Sheng-Hong Wang, Rafael Trapani Possignolo, Haven Blake Skinner, Jose Renau, <strong><a href="https://doi.org/10.1109/MM.2020.2996508">LiveHD: A Productive Live Hardware Development Flow.</a></strong> <em>IEEE Micro</em> 40(4), 67-75, 2020.</p>
</li>
<li>
<p>Grant Ayers, Heiner Litz, Christos Kozyrakis, Parthasarathy Ranganathan, <strong><a href="https://doi.org/10.1145/3373376.3378498">Classifying Memory Access Patterns for Prefetching.</a></strong> <em>ASPLOS</em>, 513-526, 2020.</p>
</li>
<li>
<p>Ariful Azad, Mohsen Mahmoudi Aznaveh, Scott Beamer, Mark P. Blanco, Jinhao Chen, Luke D&rsquo;Alessandro, Roshan Dathathri, Timothy A. Davis 0001, Kevin Deweese, Jesun Firoz, Henry A. Gabb, Gurbinder Gill, Bálint Hegyi, Scott P. Kolodziej, Tze Meng Low, Andrew Lumsdaine, Tugsbayasgalan Manlaibaatar, Timothy G. Mattson, Scott McMillan, Ramesh Peri, Keshav Pingali, Upasana Sridhar, Gábor Szárnyas, Yunming Zhang, Yongzhe Zhang, <strong><a href="https://doi.org/10.1109/IISWC50251.2020.00029">Evaluation of Graph Analytics Frameworks Using the GAP Benchmark Suite.</a></strong> <em>IISWC</em>, 216-227, 2020.</p>
</li>
</ul>
<h2 id="2019">2019</h2>
<ul>
<li>
<p>Grant Ayers, Nayana Prasad Nagendra, David I. August, Hyoun Kyu Cho, Svilen Kanev, Christos Kozyrakis, Trivikram Krishnamurthy, Heiner Litz, Tipp Moseley, Parthasarathy Ranganathan, <strong><a href="https://doi.org/10.1145/3307650.3322234">AsmDB: understanding and mitigating front-end stalls in warehouse-scale computers.</a></strong> <em>ISCA</em>, 462-473, 2019.</p>
</li>
<li>
<p>Nathan Chong, Tyler Sorensen 0001, John Wickerson, <strong><a href="https://www.usenix.org/conference/atc19/presentation/chong">The Semantics of Transactions and Weak Memory in x86, Power, ARM, and C++.</a></strong> <em>USENIX Annual Technical Conference</em>, 2019.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Sreepathi Pai, Alastair F. Donaldson, <strong><a href="https://doi.org/10.1109/IISWC47752.2019.9042139">One Size Doesn&rsquo;t Fit All: Quantifying Performance Portability of Graph Applications on GPUs.</a></strong> <em>IISWC</em>, 155-166, 2019.</p>
</li>
<li>
<p>Austin Rovinski, Chun Zhao, Khalid Al-Hawaj, Paul Gao, Shaolin Xie, Christopher Torng, Scott Davidson, Aporva Amarnath, Luis Vega, Bandhav Veluri, Anuj Rao, Tutu Ajayi, Julian Puscar, Steve Dai, Ritchie Zhao, Dustin Richmond, Zhiru Zhang, Ian Galton, Christopher Batten, Michael B. Taylor, Ronald G. Dreslinski, <strong><a href="https://doi.org/10.23919/VLSIC.2019.8778031">A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS.</a></strong> <em>VLSI Circuits</em>, 30-, 2019.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Sreepathi Pai, Alastair F. Donaldson, <strong><a href="https://doi.org/10.1145/3318170.3318177">Performance Evaluation of OpenCL Standard Support (and Beyond).</a></strong> <em>IWOCL</em>, 8:1-8:2, 2019.</p>
</li>
<li>
<p>Daphne I. Gorman, Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1145/3352460.3358289">EMI Architectural Model and Core Hopping.</a></strong> <em>MICRO</em>, 899-910, 2019.</p>
</li>
<li>
<p>Bin Wu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2019.8920325">Bottom-Up Approach for High Speed SRAM Word-line Buffer Insertion Optimization.</a></strong> <em>VLSI-SoC</em>, 305-310, 2019.</p>
</li>
<li>
<p>Seungbum Baek, Jason Kamran Eshraghian, Sang-Hyun Ahn, Alex James 0001, Kyoung-Rok Cho, <strong><a href="https://doi.org/10.1109/ICECS46596.2019.8964710">A Memristor-CMOS Braun Multiplier Array for Arithmetic Pipelining.</a></strong> <em>ICECS</em>, 735-738, 2019.</p>
</li>
<li>
<p>Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/TCSI.2018.2866224">HCDN: Hybrid-Mode Clock Distribution Networks.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 66-I(1), 251-262, 2019.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Sung-Mo Steve Kang, Seungbum Baek, Garrick Orchard, Herbert Ho-Ching Iu, Wen Lei, <strong><a href="https://doi.org/10.1109/AICAS.2019.8771550">Analog Weights in ReRAM DNN Accelerators.</a></strong> <em>AICAS</em>, 267-271, 2019.</p>
</li>
<li>
<p>Ciyan Zheng, Jason Kamran Eshraghian, Alex James 0001, Herbert Ho-Ching Iu, <strong><a href="https://doi.org/10.1109/ICECS46596.2019.8964782">Chaotic Oscillator Using Coupled Memristive Pairs.</a></strong> <em>ICECS</em>, 462-465, 2019.</p>
</li>
<li>
<p>Hunter Nichols, Michael Grimes, Jennifer Sowash, Jesse Cirimelli-Low, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2019.8920314">Automated Synthesis of Multi-Port Memories and Control.</a></strong> <em>VLSI-SoC</em>, 59-64, 2019.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1145/3316781.3317912">SMatch: Structural Matching for Fast Resynthesis in FPGAs.</a></strong> <em>DAC</em>, 75, 2019.</p>
</li>
<li>
<p>Yuanjiang Ni, Jishen Zhao, Heiner Litz, Daniel Bittman, Ethan L. Miller, <strong><a href="https://doi.org/10.1145/3352460.3358326">SSP: Eliminating Redundant Writes in Failure-Atomic NVRAMs via Shadow Sub-Paging.</a></strong> <em>MICRO</em>, 836-848, 2019.</p>
</li>
<li>
<p>Ciyan Zheng, Dongsheng Yu, Herbert Ho-Ching Iu, Tyrone Fernando, Tingting Sun, Jason Kamran Eshraghian, Hengdao Guo, <strong><a href="https://doi.org/10.1109/TCSI.2019.2938094">A Novel Universal Interface for Constructing Memory Elements for Circuit Applications.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 66-I(12), 4793-4806, 2019.</p>
</li>
<li>
<p>Bin Wu, James E. Stine, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2019.8702518">Fast and Area-Efficient SRAM Word-Line Optimization.</a></strong> <em>ISCAS</em>, 1-5, 2019.</p>
</li>
<li>
<p>Colleen Josephson, Lei Yang 0031, Pengyu Zhang, Sachin Katti, <strong><a href="https://doi.org/10.1145/3302506.3310403">Wireless computer vision using commodity radios.</a></strong> <em>IPSN</em>, 229-240, 2019.</p>
</li>
<li>
<p>Jaeheum Lee, Jason Kamran Eshraghian, Kyoung-Rok Cho, Kamran Eshraghian, <strong><a href="http://arxiv.org/abs/1906.09395">Adaptive Precision CNN Accelerator Using Radix-X Parallel Connected Memristor Crossbars.</a></strong> <em>CoRR</em> abs/1906.09395, 2019.</p>
</li>
</ul>
<h2 id="2018">2018</h2>
<ul>
<li>
<p>Tyler Sorensen 0001, Hugues Evrard, Alastair F. Donaldson, <strong><a href="https://doi.org/10.4230/LIPIcs.CONCUR.2018.23">GPU Schedulers: How Fair Is Fair Enough?.</a></strong> <em>CONCUR</em>, 23:1-23:17, 2018.</p>
</li>
<li>
<p>Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, Parthasarathy Ranganathan, <strong><a href="http://arxiv.org/abs/1803.02329">Learning Memory Access Patterns.</a></strong> <em>CoRR</em> abs/1803.02329, 2018.</p>
</li>
<li>
<p>Ana Klimovic, Heiner Litz, Christos Kozyrakis, <strong><a href="https://www.usenix.org/conference/atc18/presentation/klimovic-selecta">Selecta: Heterogeneous Cloud Storage Configuration for Data Analytics.</a></strong> <em>USENIX Annual Technical Conference</em>, 759-773, 2018.</p>
</li>
<li>
<p>Dustin Richmond, Alric Althoff, Ryan Kastner, <strong><a href="https://doi.org/10.1109/TCAD.2018.2857259">Synthesizable Higher-Order Functions for C++.</a></strong> <em>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</em> 37(11), 2835-2844, 2018.</p>
</li>
<li>
<p>Samuel Grossman, Heiner Litz, Christos Kozyrakis, <strong><a href="https://doi.org/10.1145/3178487.3178506">Making pull-based graph processing performant.</a></strong> <em>PPoPP</em>, 246-260, 2018.</p>
</li>
<li>
<p>Brennan Cain, Zain Merchant, Indira Avendano, Dustin Richmond, Ryan Kastner, <strong><a href="https://doi.org/10.1109/BigData.2018.8622102">PynqCopter - An Open-source FPGA Overlay for UAVs.</a></strong> <em>IEEE BigData</em>, 2491-2498, 2018.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Kyoung-Rok Cho, Ciyan Zheng, Minho Nam, Herbert Ho-Ching Iu, Wen Lei, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/TVLSI.2018.2829918">Neuromorphic Vision Hybrid RRAM-CMOS Architecture.</a></strong> <em>IEEE Trans. Very Large Scale Integr. Syst.</em> 26(12), 2816-2829, 2018.</p>
</li>
<li>
<p>Riadul Islam, Hany Ahmed Fahmy, Ping-Yao Lin, Matthew R. Guthaus, <strong><a href="http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2837681">DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis.</a></strong> <em>IEEE Trans. Very Large Scale Integr. Syst.</em> 26(10), 2108-2117, 2018.</p>
</li>
<li>
<p>Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, Parthasarathy Ranganathan, <strong><a href="http://proceedings.mlr.press/v80/hashemi18a.html">Learning Memory Access Patterns.</a></strong> <em>ICML</em>, 1924-1933, 2018.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Seungbum Baek, Jun-Ho Kim, Nicolangelo Iannella, Kyoung-Rok Cho, Yong-Sook Goo, Herbert H. C. Iu, Sung-Mo Steve Kang, Kamran Eshraghian, <strong><a href="https://doi.org/10.1142/S0129065718500041">Formulation and Implementation of Nonlinear Integral Equations to Model Neural Dynamics Within the Vertebrate Retina.</a></strong> <em>Int. J. Neural Syst.</em> 28(7), 1850004:1-1850004:24, 2018.</p>
</li>
<li>
<p>Nathan Chong, Tyler Sorensen 0001, John Wickerson, <strong><a href="https://doi.org/10.1145/3192366.3192373">The semantics of transactions and weak memory in x86, Power, ARM, and C++.</a></strong> <em>PLDI</em>, 211-225, 2018.</p>
</li>
<li>
<p>Dustin Richmond, Michael Barrow, Ryan Kastner, <strong><a href="https://doi.org/10.1109/FPL.2018.00052">Everyone&rsquo;s a Critic: A Tool for Exploring RISC-V Projects.</a></strong> <em>FPL</em>, 260-264, 2018.</p>
</li>
<li>
<p>Chandranil Chakraborttii, Vikas Sinha, Heiner Litz, <strong><a href="https://doi.org/10.1145/3267809.3275453">SSD QoS Improvements through Machine Learning.</a></strong> <em>SoCC</em>, 511, 2018.</p>
</li>
<li>
<p>Dan Iorga, Tyler Sorensen 0001, Alastair F. Donaldson, <strong><a href="http://arxiv.org/abs/1809.05197">Do Your Cores Play Nicely? A Portable Framework for Multi-core Interference Tuning and Analysis.</a></strong> <em>CoRR</em> abs/1809.05197, 2018.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Elnaz Ebrahimi 0001, Ehsan K. Ardestani, Alamelu Sankaranarayanan, José Luis Briz, Jose Renau, <strong><a href="http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2831665">GPU NTC Process Variation Compensation With Voltage Stacking.</a></strong> <em>IEEE Trans. Very Large Scale Integr. Syst.</em> 26(9), 1713-1726, 2018.</p>
</li>
</ul>
<h2 id="2017">2017</h2>
<ul>
<li>
<p>Daphne I. Gorman, Matthew R. Guthaus, Jose Renau, <strong><a href="https://doi.org/10.1145/3123939.3123973">Architectural opportunities for novel dynamic EMI shifting (DEMIS).</a></strong> <em>MICRO</em>, 774-785, 2017.</p>
</li>
<li>
<p>Pengyu Zhang, Colleen Josephson, Dinesh Bharadia, Sachin Katti, <strong><a href="https://doi.org/10.1145/3143361.3143374">FreeRider: Backscatter Communication Using Commodity Radios.</a></strong> <em>CoNEXT</em>, 389-401, 2017.</p>
</li>
<li>
<p>Rajsaktish Sankaranarayanan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/3060403.3060421">Energy Savings and Performance Improvement in Subthreshold Using Adaptive Body Bias.</a></strong> <em>ACM Great Lakes Symposium on VLSI</em>, 431-434, 2017.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson 0001, <strong><a href="https://doi.org/10.1109/IPDPS.2017.112">Reducing Pagerank Communication via Propagation Blocking.</a></strong> <em>IPDPS</em>, 820-831, 2017.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Hugues Evrard, Alastair F. Donaldson, <strong><a href="https://doi.org/10.1145/3106237.3106265">Cooperative kernels: GPU multitasking for blocking algorithms.</a></strong> <em>ESEC/SIGSOFT FSE</em>, 431-441, 2017.</p>
</li>
<li>
<p>Alastair F. Donaldson, Jeroen Ketema, Tyler Sorensen 0001, John Wickerson, <strong><a href="https://doi.org/10.4230/LIPIcs.CONCUR.2017.1">Forward Progress on GPU Concurrency (Invited Talk).</a></strong> <em>CONCUR</em>, 1:1-1:13, 2017.</p>
</li>
<li>
<p>Aydin Buluç, Scott Beamer, Kamesh Madduri, Krste Asanovic, David A. Patterson 0001, <strong><a href="http://arxiv.org/abs/1705.04590">Distributed-Memory Breadth-First Search on Massive Graphs.</a></strong> <em>CoRR</em> abs/1705.04590, 2017.</p>
</li>
<li>
<p>Elnaz Ebrahimi 0001, Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1109/ISCAS.2017.8050831">Level shifter design for voltage stacking.</a></strong> <em>ISCAS</em>, 1-4, 2017.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Hugues Evrard, Alastair F. Donaldson, <strong><a href="http://arxiv.org/abs/1707.01989">Cooperative Kernels: GPU Multitasking for Blocking Algorithms (Extended Version).</a></strong> <em>CoRR</em> abs/1707.01989, 2017.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Kyoung-Rok Cho, Herbert H. C. Iu, Tyrone Fernando, Nicolangelo Iannella, Sung-Mo Steve Kang, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/TCSII.2017.2767078">Maximization of Crossbar Array Memory Using Fundamental Memristor Theory.</a></strong> <em>IEEE Trans. Circuits Syst. II Express Briefs</em> 64-II(12), 1402-1406, 2017.</p>
</li>
<li>
<p>Elnaz Ebrahimi 0001, Matthew R. Guthaus, Jose Renau, <strong><a href="https://doi.org/10.1109/ISCAS.2017.8050754">Timing speculative SRAM.</a></strong> <em>ISCAS</em>, 1-4, 2017.</p>
</li>
<li>
<p>Ana Klimovic, Heiner Litz, Christos Kozyrakis, <strong><a href="https://doi.org/10.1145/3037697.3037732">ReFlex: Remote Flash ≈ Local Flash.</a></strong> <em>ASPLOS</em>, 345-359, 2017.</p>
</li>
<li>
<p>Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/TVLSI.2016.2605580">CMCS: Current-Mode Clock Synthesis.</a></strong> <em>IEEE Trans. Very Large Scale Integr. Syst.</em> 25(3), 1054-1062, 2017.</p>
</li>
<li>
<p>John Wickerson, Mark Batty, Tyler Sorensen 0001, George A. Constantinides, <strong><a href="https://doi.org/10.1145/3009837.3009838">Automatically comparing memory consistency models.</a></strong> <em>POPL</em>, 190-204, 2017.</p>
</li>
<li>
<p>Nathan Chong, Tyler Sorensen 0001, John Wickerson, <strong><a href="http://arxiv.org/abs/1710.04839">The Semantics of Transactions and Weak Memory in x86, Power, ARMv8, and C++.</a></strong> <em>CoRR</em> abs/1710.04839, 2017.</p>
</li>
<li>
<p>Dajung Lee, Alric Althoff, Dustin Richmond, Ryan Kastner, <strong><a href="https://doi.org/10.1109/ICCAD.2017.8203845">A streaming clustering approach using a heterogeneous system for big data analysis.</a></strong> <em>ICCAD</em>, 699-706, 2017.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1145/3061639.3062275">LiveSynth: Towards an Interactive Synthesis Flow.</a></strong> <em>DAC</em>, 74:1-74:6, 2017.</p>
</li>
<li>
<p>Haven Blake Skinner, Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1145/3127041.3127060">Liam: an actor based programming model for HDLs.</a></strong> <em>MEMOCODE</em>, 185-188, 2017.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Kyoung-Rok Cho, Seungbum Baek, Jun-Ho Kim, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/TSP.2017.8076012">Biological modeling of vertebrate retina: Rod cell to bipolar cell.</a></strong> <em>TSP</em>, 391-394, 2017.</p>
</li>
</ul>
<h2 id="2016">2016</h2>
<ul>
<li>
<p>Tyler Sorensen 0001, Alastair F. Donaldson, <strong><a href="https://doi.org/10.1145/2909437.2909440">The Hitchhiker&rsquo;s Guide to Cross-Platform OpenCL Application Development.</a></strong> <em>IWOCL</em>, 2:1-2:12, 2016.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Elnaz Ebrahimi 0001, Haven Blake Skinner, Jose Renau, <strong><a href="https://doi.org/10.1109/ICCD.2016.7753285">Fluid Pipelines: Elastic circuitry meets Out-of-Order execution.</a></strong> <em>ICCD</em>, 233-240, 2016.</p>
</li>
<li>
<p>Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1109/IISWC.2016.7581268">Overhead of deoptimization checks in the V8 javascript engine.</a></strong> <em>IISWC</em>, 75-84, 2016.</p>
</li>
<li>
<p>Elnaz Ebrahimi 0001, Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1109/ISCAS.2016.7538879">SRAM voltage stacking.</a></strong> <em>ISCAS</em>, 1634-1637, 2016.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Herbert H. C. Iu, Tyrone Fernando, Dongsheng Yu, Zhen Li 0004, <strong><a href="https://doi.org/10.1109/ISCAS.2016.7527334">Modelling and characterization of dynamic behavior of coupled memristor circuits.</a></strong> <em>ISCAS</em>, 690-693, 2016.</p>
</li>
<li>
<p>Matthew R. Guthaus, James E. Stine, Samira Ataei, Brian Chen, Bin Wu, Mehedi Sarwar, <strong><a href="https://doi.org/10.1145/2966986.2980098">OpenRAM: an open-source memory compiler.</a></strong> <em>ICCAD</em>, 93, 2016.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1109/HOTCHIPS.2016.7936229">LiveSynth: Towards an interactive synthesis flow.</a></strong> <em>Hot Chips Symposium</em>, 1, 2016.</p>
</li>
<li>
<p>Heiner Litz, Benjamin Braun, David R. Cheriton, <strong><a href="https://doi.org/10.1145/2967938.2967955">EXCITE-VM: Extending the Virtual Memory System to Support Snapshot Isolation Transactions.</a></strong> <em>PACT</em>, 401-412, 2016.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Rafael Trapani Possignolo, José Luis Briz, Jose Renau, <strong><a href="https://doi.org/10.1145/2835178">Managing Mismatches in Voltage Stacking with CoreUnfolding.</a></strong> <em>ACM Trans. Archit. Code Optim.</em> 12(4), 43:1-43:26, 2016.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Alastair F. Donaldson, Mark Batty, Ganesh Gopalakrishnan, Zvonimir Rakamaric, <strong><a href="https://doi.org/10.1145/2983990.2984032">Portable inter-workgroup barrier synchronisation for GPUs.</a></strong> <em>OOPSLA</em>, 39-58, 2016.</p>
</li>
<li>
<p>Sina Hassani, Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1109/HPCA.2016.7446098">LiveSim: Going live with microarchitecture simulation.</a></strong> <em>HPCA</em>, 606-617, 2016.</p>
</li>
<li>
<p>Samira Ataei, James E. Stine, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ICCD.2016.7753333">A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS.</a></strong> <em>ICCD</em>, 499-506, 2016.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Alastair F. Donaldson, <strong><a href="https://doi.org/10.1145/2908080.2908114">Exposing errors related to weak memory in GPU applications.</a></strong> <em>PLDI</em>, 100-113, 2016.</p>
</li>
<li>
<p>Janarbek Matai, Dustin Richmond, Dajung Lee, Zac Blair, Qiongzhi Wu, Amin Abazari, Ryan Kastner, <strong><a href="https://doi.org/10.1145/2847263.2847268">Resolve: Generation of High-Performance Sorting Architectures from High-Level Synthesis.</a></strong> <em>FPGA</em>, 195-204, 2016.</p>
</li>
<li>
<p>Jason Kamran Eshraghian, Seungbum Baek, Kyoung-Rok Cho, Nicolangelo Iannella, Jun-Ho Kim, Yong-Sook Goo, Herbert H. C. Iu, Tyrone Fernando, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/APCCAS.2016.7804011">Modelling and analysis of signal flow platform implementation into retinal cell pathway.</a></strong> <em>APCCAS</em>, 491-494, 2016.</p>
</li>
<li>
<p>Seungbum Baek, Jason Kamran Eshraghian, Kyoung-Rok Cho, Nicolangelo Iannella, Jun-Ho Kim, Herbert H. C. Iu, Tyrone Fernando, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/APCCAS.2016.7804033">Live demonstration: Signal flow platform implementation into retinal cell pathway.</a></strong> <em>APCCAS</em>, 740-741, 2016.</p>
</li>
<li>
<p>Dustin Richmond, Jeremy Blackstone, Matthew Hogains, Kevin Thai, Ryan Kastner, <strong><a href="https://doi.org/10.1109/FCCM.2016.13">Tinker: Generating Custom Memory Architectures for Altera&rsquo;s OpenCL Compiler.</a></strong> <em>FCCM</em>, 21-24, 2016.</p>
</li>
<li>
<p>Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1109/ISPASS.2016.7482081">Analysis of PARSEC workload scalability.</a></strong> <em>ISPASS</em>, 133-142, 2016.</p>
</li>
</ul>
<h2 id="2015">2015</h2>
<ul>
<li>
<p>Madan Mohan Das, Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1145/2766451">Section-Based Program Analysis to Reduce Overhead of Detecting Unsynchronized Thread Communication.</a></strong> <em>ACM Trans. Archit. Code Optim.</em> 12(2), 23:23:1-23:23:26, 2015.</p>
</li>
<li>
<p>Madan Mohan Das, Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1145/2688500.2688552">Section based program analysis to reduce overhead of detecting unsynchronized thread communication.</a></strong> <em>PPoPP</em>, 283-284, 2015.</p>
</li>
<li>
<p>Riadul Islam, Hany Ahmed Fahmy, Ping-Yao Lin, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/MWSCAS.2015.7282042">Differential current-mode clock distribution.</a></strong> <em>MWSCAS</em>, 1-4, 2015.</p>
</li>
<li>
<p>Matthew Jacobsen, Dustin Richmond, Matthew Hogains, Ryan Kastner, <strong><a href="https://doi.org/10.1145/2815631">RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators.</a></strong> <em>ACM Trans. Reconfigurable Technol. Syst.</em> 8(4), 22:1-22:23, 2015.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson 0001, <strong><a href="https://doi.org/10.1145/2833179.2833187">GAIL: the graph algorithm iron law.</a></strong> <em>IA3@SC</em>, 13:1-13:4, 2015.</p>
</li>
<li>
<p>Hany Ahmed Fahmy, Ping-Yao Lin, Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2015.7168904">Switched capacitor quasi-adiabatic clocks.</a></strong> <em>ISCAS</em>, 1398-1401, 2015.</p>
</li>
<li>
<p>Jose Renau, <strong><a href="https://doi.org/10.1109/ISPASS.2015.7095777">Message from the program chair.</a></strong> <em>ISPASS</em>, vii, 2015.</p>
</li>
<li>
<p>Kyoung-Rok Cho, Sang-Jin Lee, Kamran Eshraghian, <strong><a href="https://doi.org/10.1016/j.mejo.2014.12.006">Memristor-CMOS logic and digital computational components.</a></strong> <em>Microelectron. J.</em> 46(3), 214-220, 2015.</p>
</li>
<li>
<p>Jade Alglave, Mark Batty, Alastair F. Donaldson, Ganesh Gopalakrishnan, Jeroen Ketema, Daniel Poetzl, Tyler Sorensen 0001, John Wickerson, <strong><a href="https://doi.org/10.1145/2694344.2694391">GPU Concurrency: Weak Behaviours and Programming Assumptions.</a></strong> <em>ASPLOS</em>, 577-591, 2015.</p>
</li>
<li>
<p>Ping-Yao Lin, Hany Ahmed Fahmy, Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2015.7168906">LC resonant clock resource minimization using compensation capacitance.</a></strong> <em>ISCAS</em>, 1406-1409, 2015.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson 0001, <strong><a href="http://arxiv.org/abs/1508.03619">The GAP Benchmark Suite.</a></strong> <em>CoRR</em> abs/1508.03619, 2015.</p>
</li>
<li>
<p>Benjamin M. LaCara, Ping-Yao Lin, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2015.7168905">Multi-frequency resonant clocks.</a></strong> <em>ISCAS</em>, 1402-1405, 2015.</p>
</li>
<li>
<p>Jade Alglave, Luc Maranget, Daniel Poetzl, Tyler Sorensen 0001, <strong><a href="http://tinytocs.org/vol3/papers/TinyToCS_3_alglave.pdf">I compute, therefore I am (buggy): methodic doubt meets multiprocessors.</a></strong> <em>Tiny Trans. Comput. Sci.</em> 3, 2015.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson 0001, <strong><a href="https://doi.org/10.1109/IISWC.2015.12">Locality Exists in Graph Processing: Workload Characterization on an Ivy Bridge Server.</a></strong> <em>IISWC</em>, 56-65, 2015.</p>
</li>
<li>
<p>Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/TCSI.2015.2402938">Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-Flop.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 62-I(4), 1156-1164, 2015.</p>
</li>
</ul>
<h2 id="2014">2014</h2>
<ul>
<li>
<p>Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2014.6865357">Current-mode clock distribution.</a></strong> <em>ISCAS</em>, 1203-1206, 2014.</p>
</li>
<li>
<p>Heiner Litz, David R. Cheriton, Amin Firoozshahian, Omid Azizi, John P. Stevenson, <strong><a href="https://doi.org/10.1145/2541940.2541952">SI-TM: reducing transactional memory abort rates through snapshot isolation.</a></strong> <em>ASPLOS</em>, 383-398, 2014.</p>
</li>
<li>
<p>Kyoung-Rok Cho, Sang-Jin Lee, Omid Kavehei, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/TVLSI.2013.2275161">High Fill Factor Low-Voltage CMOS Image Sensor Based on Time-to-Threshold PWM VLSI Architecture.</a></strong> <em>IEEE Trans. Very Large Scale Integr. Syst.</em> 22(7), 1548-1556, 2014.</p>
</li>
<li>
<p>Janarbek Matai, Dustin Richmond, Dajung Lee, Ryan Kastner, <strong><a href="http://arxiv.org/abs/1408.5870">Enabling FPGAs for the Masses.</a></strong> <em>CoRR</em> abs/1408.5870, 2014.</p>
</li>
<li>
<p>Heiner Litz, Ricardo J. Dias, David R. Cheriton, <strong><a href="https://doi.org/10.1145/2693260">Efficient Correction of Anomalies in Snapshot Isolation Transactions.</a></strong> <em>ACM Trans. Archit. Code Optim.</em> 11(4), 65:1-65:24, 2014.</p>
</li>
<li>
<p>Bo Wang, Heiner Litz, David R. Cheriton, <strong><a href="https://doi.org/10.1145/2619228.2619235">HICAMP bitmap: space-efficient updatable bitmap index for in-memory databases.</a></strong> <em>DaMoN</em>, 7:1-7:7, 2014.</p>
</li>
<li>
<p>Quentin Gautier, Alexandria Shearer, Janarbek Matai, Dustin Richmond, Pingfan Meng, Ryan Kastner, <strong><a href="https://doi.org/10.1109/FPT.2014.7082810">Real-time 3D reconstruction for FPGAs: A case study for evaluating the performance, area, and programmability trade-offs of the Altera OpenCL SDK.</a></strong> <em>FPT</em>, 326-329, 2014.</p>
</li>
<li>
<p>Amirkoushyar Ziabari, Je-Hyoung Park, Ehsan K. Ardestani, Jose Renau, Sung-Mo Kang, Ali Shakouri, <strong><a href="https://doi.org/10.1109/TVLSI.2013.2293422">Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices.</a></strong> <em>IEEE Trans. Very Large Scale Integr. Syst.</em> 22(11), 2366-2379, 2014.</p>
</li>
<li>
<p>Jeren Samandari-Rad, Matthew R. Guthaus, Richard Hughey, <strong><a href="https://doi.org/10.1109/ACCESS.2014.2323233">Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield.</a></strong> <em>IEEE Access</em> 2, 577-601, 2014.</p>
</li>
</ul>
<h2 id="2013">2013</h2>
<ul>
<li>
<p>Alamelu Sankaranarayanan, Ehsan K. Ardestani, José Luis Briz, Jose Renau, <strong><a href="https://doi.org/10.1109/ISLPED.2013.6629259">An energy efficient GPGPU memory hierarchy with tiny incoherent caches.</a></strong> <em>ISLPED</em>, 9-14, 2013.</p>
</li>
<li>
<p>Matthew R. Guthaus, Gustavo Wilke, Ricardo Reis 0001, <strong><a href="https://doi.org/10.1145/2442087.2442102">Revisiting automated physical synthesis of high-performance clock networks.</a></strong> <em>ACM Trans. Design Autom. Electr. Syst.</em> 18(2), 31:1-31:27, 2013.</p>
</li>
<li>
<p>Sang-Jin Lee, Kwang-Seok Oh, Yeon-Gyu Ahn, Kyoung-Rok Cho, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISSNIP.2013.6529838">Complementary Resistive Switch (CRS) based smart sensor search engine.</a></strong> <em>ISSNIP</em>, 485-490, 2013.</p>
</li>
<li>
<p>Tyler Sorensen 0001, Ganesh Gopalakrishnan, Vinod Grover, <strong><a href="https://doi.org/10.1145/2464996.2467280">Towards shared memory consistency models for GPUs.</a></strong> <em>ICS</em>, 489-490, 2013.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson 0001, <strong><a href="https://doi.org/10.3233/SPR-130370">Direction-optimizing breadth-first search.</a></strong> <em>Sci. Program.</em> 21(3-4), 137-148, 2013.</p>
</li>
<li>
<p>Scott Beamer, Aydin Buluç, Krste Asanovic, David A. Patterson 0001, <strong><a href="https://doi.org/10.1109/IPDPSW.2013.159">Distributed Memory Breadth-First Search Revisited: Enabling Bottom-Up Search.</a></strong> <em>IPDPS Workshops</em>, 1618-1627, 2013.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Francisco J. Mesa-Martinez, Gabriel Southern, Elnaz Ebrahimi 0001, Jose Renau, <strong><a href="https://doi.org/10.1109/TCAD.2013.2253156">Sampling in Thermal Simulation of Processors: Measurement, Characterization, and Evaluation.</a></strong> <em>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</em> 32(8), 1187-1200, 2013.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Gabriel Southern, Jason Doung, Elnaz Ebrahimi 0001, Jose Renau, <strong><a href="https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478330">ESESC: A fast performance, power, and temperature multicore simulator.</a></strong> <em>Hot Chips Symposium</em>, 1, 2013.</p>
</li>
<li>
<p>Sheldon Logan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/MWSCAS.2013.6674682">Redundant C4 power pin placement to ensure robust power grid delivery.</a></strong> <em>MWSCAS</em>, 449-452, 2013.</p>
</li>
<li>
<p>Dustin Richmond, Ryan Kastner, Ali Irturk, John McGarry, <strong><a href="https://doi.org/10.1109/FPL.2013.6645527">A FPGA design for high speed feature extraction from a compressed measurement stream.</a></strong> <em>FPL</em>, 1-8, 2013.</p>
</li>
<li>
<p>Michael Chan, Heiner Litz, David R. Cheriton, <strong><a href="https://www.usenix.org/conference/hotos13/session/chan">Rethinking Network Stack Design with Memory Snapshots.</a></strong> <em>HotOS</em>, 2013.</p>
</li>
<li>
<p>Janusz Rajski, Miodrag Potkonjak, Adit D. Singh, Abhijit Chatterjee, Zain Navabi, Matthew R. Guthaus, Sezer Gören 0001, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2013.6673230">Embedded tutorials: Embedded tutorial 1: Cell-aware test-from gates to transistors.</a></strong> <em>VLSI-SoC</em>, 2013.</p>
</li>
<li>
<p>Sheldon Logan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/MWSCAS.2013.6674780">A decap placement methodology for reducing joule heating and temperature in PSN interconnect.</a></strong> <em>MWSCAS</em>, 840-843, 2013.</p>
</li>
<li>
<p>Holger Fröning, Mondrian Nüssle, Heiner Litz, Christian Leber, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/CCGrid.2013.43">On Achieving High Message Rates.</a></strong> <em>CCGRID</em>, 498-505, 2013.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Jose Renau, <strong><a href="https://doi.org/10.1109/HPCA.2013.6522340">ESESC: A fast multicore simulator using Time-Based Sampling.</a></strong> <em>HPCA</em>, 448-459, 2013.</p>
</li>
</ul>
<h2 id="2012">2012</h2>
<ul>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2012.6379031">Dynamic voltage scaling for SEU-tolerance in low-power memories.</a></strong> <em>VLSI-SoC</em>, 207-212, 2012.</p>
</li>
<li>
<p>Xuchu Hu, Walter James Condley, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/2228360.2228389">Library-aware resonant clock synthesis (LARCS).</a></strong> <em>DAC</em>, 145-150, 2012.</p>
</li>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1007/978-3-642-45073-0_10">SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture.</a></strong> <em>VLSI-SoC (Selected Papers)</em>, 181-195, 2012.</p>
</li>
<li>
<p>Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2012.6378990">Welcome from the general chair.</a></strong> <em>VLSI-SoC</em>, 2012.</p>
</li>
<li>
<p>Jeren Samandari-Rad, Matthew R. Guthaus, Richard Hughey, <strong><a href="https://doi.org/10.1109/ISQED.2012.6187541">VAR-TX: A variability-aware SRAM model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled CMOS.</a></strong> <em>ISQED</em>, 506-515, 2012.</p>
</li>
<li>
<p>Haven Blake Skinner, Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2012.6379006">Harmonic resonant clocking.</a></strong> <em>VLSI-SoC</em>, 59-64, 2012.</p>
</li>
<li>
<p>Shoaib Kamil 0001, Derrick Coetzee, Scott Beamer, Henry Cook, Ekaterina Gonina, Jonathan Harper, Jeffrey Morlan, Armando Fox, <strong><a href="https://doi.org/10.1145/2145816.2145865">Portable parallel performance from sequential, productive, embedded domain-specific languages.</a></strong> <em>PPoPP</em>, 303-304, 2012.</p>
</li>
<li>
<p>Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/TCSI.2012.2190671">Distributed LC Resonant Clock Grid Synthesis.</a></strong> <em>IEEE Trans. Circuits Syst. I Regul. Pap.</em> 59-I(11), 2749-2760, 2012.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson 0001, <strong><a href="https://doi.org/10.1109/SC.2012.50">Direction-optimizing breadth-first search.</a></strong> <em>SC</em>, 12, 2012.</p>
</li>
<li>
<p>Curtis Andrus, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/2206781.2206818">Lithography-aware layout compaction.</a></strong> <em>ACM Great Lakes Symposium on VLSI</em>, 147-152, 2012.</p>
</li>
<li>
<p>Matthew R. Guthaus, Baris Taskin, <strong><a href="https://doi.org/10.1145/2429384.2429545">High-Performance, Low-Power Resonant Clocking: Embedded tutorial.</a></strong> <em>ICCAD</em>, 742-745, 2012.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Elnaz Ebrahimi 0001, Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1145/2333660.2333670">Thermal-aware sampling in architectural simulation.</a></strong> <em>ISLPED</em>, 33-38, 2012.</p>
</li>
<li>
<p>Sang-Jin Lee, Omid Kavehei, Kamran Eshraghian, Kyoung-Rok Cho, <strong><a href="https://doi.org/10.1109/ISCAS.2012.6272142">Live demonstration: High fill factor CIS based on single inverter architecture.</a></strong> <em>ISCAS</em>, 735, 2012.</p>
</li>
<li>
<p>Kamran Eshraghian, Omid Kavehei, Kyoung-Rok Cho, James M. Chappell, Azhar Iqbal, Said F. Al-Sarawi, Derek Abbott, <strong><a href="https://doi.org/10.1109/JPROC.2012.2188770">Memristive Device Fundamentals and Modeling: Applications to Circuits and Systems Simulation.</a></strong> <em>Proc. IEEE</em> 100(6), 1991-2007, 2012.</p>
</li>
<li>
<p>Matthew R. Guthaus, Xuchu Hu, Gustavo Wilke, Guilherme Flach, Ricardo Reis 0001, <strong><a href="https://doi.org/10.1145/2209291.2209306">High-performance clock mesh optimization.</a></strong> <em>ACM Trans. Design Autom. Electr. Syst.</em> 17(3), 33:1-33:17, 2012.</p>
</li>
<li>
<p>Rajsaktish Sankaranarayanan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2012.6379033">A single-VDD ultra-low energy sub-threshold FPGA.</a></strong> <em>VLSI-SoC</em>, 219-224, 2012.</p>
</li>
</ul>
<h2 id="2011">2011</h2>
<ul>
<li>
<p>Walter James Condley, Andrew W. Hill, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/MSE.2011.5937081">Advanced logic design through hands-on digital music synthesis.</a></strong> <em>MSE</em>, 17-20, 2011.</p>
</li>
<li>
<p>Sheldon Logan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISQED.2011.5770782">Package-chip co-design to increase flip-chip C4 reliability.</a></strong> <em>ISQED</em>, 553-558, 2011.</p>
</li>
<li>
<p>Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ASPDAC.2011.5722181">Clock tree optimization for Electromagnetic Compatibility (EMC).</a></strong> <em>ASP-DAC</em>, 184-189, 2011.</p>
</li>
<li>
<p>Heiner Litz, Christian Leber, Benjamin Geib, <strong><a href="https://doi.org/10.1145/2088256.2088268">DSL programmable engine for high frequency trading acceleration.</a></strong> <em>WHPCF@SC</em>, 31-38, 2011.</p>
</li>
<li>
<p>Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/2024724.2024845">Distributed Resonant clOCK grid Synthesis (ROCKS).</a></strong> <em>DAC</em>, 516-521, 2011.</p>
</li>
<li>
<p>Sangeetha Sudhakrishnan, Francisco J. Mesa-Martinez, Jose Renau, <strong><a href="https://doi.org/10.1109/ISQED.2011.5770721">A design time simulator for computer architects.</a></strong> <em>ISQED</em>, 164-173, 2011.</p>
</li>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSISoC.2011.6081666">SNM-aware power reduction and reliability improvement in 45nm SRAMs.</a></strong> <em>VLSI-SoC</em>, 204-207, 2011.</p>
</li>
<li>
<p>Omid Kavehei, Said F. Al-Sarawi, Kyoung-Rok Cho, Nicolangelo Iannella, Sung-Jin Kim, Kamran Eshraghian, Derek Abbott, <strong><a href="http://arxiv.org/abs/1108.4182">Memristor-based Synaptic Networks and Logical Operations Using In-Situ Computing</a></strong> <em>CoRR</em> abs/1108.4182, 2011.</p>
</li>
<li>
<p>Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2011.5937788">Distributed LC resonant clock tree synthesis.</a></strong> <em>ISCAS</em>, 1215-1218, 2011.</p>
</li>
<li>
<p>Omid Kavehei, Said F. Al-Sarawi, Kyoung-Rok Cho, Kamran Eshraghian, Derek Abbott, <strong><a href="http://arxiv.org/abs/1106.2927">An Analytical Approach for Memristive Nanoarchitectures</a></strong> <em>CoRR</em> abs/1106.2927, 2011.</p>
</li>
<li>
<p>Kamran Eshraghian, Kyoung-Rok Cho, Omid Kavehei, Soon-Ku Kang, Derek Abbott, Sung-Mo Steve Kang, <strong><a href="https://doi.org/10.1109/TVLSI.2010.2049867">Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines.</a></strong> <em>IEEE Trans. Very Large Scale Integr. Syst.</em> 19(8), 1407-1417, 2011.</p>
</li>
<li>
<p>Jose Renau, Will Eatherton, <strong><a href="https://doi.org/10.1109/MM.2011.27">Hot Chips 22.</a></strong> <em>IEEE Micro</em> 31(2), 4-5, 2011.</p>
</li>
<li>
<p>Sangeetha Sudhakrishnan, Rigo Dicochea, Jose Renau, <strong><a href="https://doi.org/10.1145/2000064.2000090">Releasing efficient beta cores to market early.</a></strong> <em>ISCA</em>, 213-222, 2011.</p>
</li>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ICCAD.2011.6105388">Low-power multiple-bit upset tolerant memory optimization.</a></strong> <em>ICCAD</em>, 577-581, 2011.</p>
</li>
<li>
<p>Walter James Condley, Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ICCAD.2011.6105376">A methodology for local resonant clock synthesis using LC-assisted local clock buffers.</a></strong> <em>ICCAD</em>, 503-506, 2011.</p>
</li>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/2024724.2024826">Leakage-aware redundancy for reliable sub-threshold memories.</a></strong> <em>DAC</em>, 435-440, 2011.</p>
</li>
<li>
<p>Christian Leber, Benjamin Geib, Heiner Litz, <strong><a href="https://doi.org/10.1109/FPL.2011.64">High Frequency Trading Acceleration Using FPGAs.</a></strong> <em>FPL</em>, 317-322, 2011.</p>
</li>
<li>
<p>Michael Brown, Jose Renau, <strong><a href="https://doi.org/10.1145/2160803.2160865">ReRack: power simulation for data centers with renewable energy generation.</a></strong> <em>SIGMETRICS Perform. Evaluation Rev.</em> 39(3), 77-81, 2011.</p>
</li>
</ul>
<h2 id="2010">2010</h2>
<ul>
<li>
<p>Sang-Jin Lee, Omid Kavehei, Yoon-Ki Hong, Tae Won Cho, Younggap You, Kyoung-Rok Cho, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/TBCAS.2010.2079330">3-D System-on-System (SoS) Biomedical-Imaging Architecture for Health-Care Applications.</a></strong> <em>IEEE Trans. Biomed. Circuits Syst.</em> 4(6), 426-436, 2010.</p>
</li>
<li>
<p>Matthew R. Guthaus, Gustavo Wilke, Ricardo Reis 0001, <strong><a href="https://doi.org/10.1145/1837274.1837295">Non-uniform clock mesh optimization with linear programming buffer insertion.</a></strong> <em>DAC</em>, 74-79, 2010.</p>
</li>
<li>
<p>Walter James Condley, Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/1811100.1811113">Analysis of high-performance clock networks with RLC and transmission line effects.</a></strong> <em>SLIP</em>, 51-58, 2010.</p>
</li>
<li>
<p>Heiner Litz, Maximilian Thürmer, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/CLUSTER.2010.37">TCCluster: A Cluster Architecture Utilizing the Processor Host Interface as a Network Interconnect.</a></strong> <em>CLUSTER</em>, 9-18, 2010.</p>
</li>
<li>
<p>Holger Fröning, Heiner Litz, <strong><a href="https://doi.org/10.1109/IPDPSW.2010.5470851">Efficient hardware support for the Partitioned Global Address Space.</a></strong> <em>IPDPS Workshops</em>, 1-6, 2010.</p>
</li>
<li>
<p>Derek Chan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISQED.2010.5450490">Analysis of power supply induced jitter in actively de-skewed multi-core systems.</a></strong> <em>ISQED</em>, 785-790, 2010.</p>
</li>
<li>
<p>Scott Beamer, Chen Sun 0003, Yong-Jin Kwon, Ajay Joshi, Christopher Batten, Vladimir Stojanovic, Krste Asanovic, <strong><a href="https://doi.org/10.1145/1815961.1815978">Re-architecting DRAM memory systems with monolithically integrated silicon photonics.</a></strong> <em>ISCA</em>, 129-140, 2010.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Ehsan K. Ardestani, Jose Renau, <strong><a href="https://doi.org/10.1145/1736020.1736043">Characterizing processor thermal behavior.</a></strong> <em>ASPLOS</em>, 193-204, 2010.</p>
</li>
</ul>
<h2 id="2009">2009</h2>
<ul>
<li>
<p>Joseph Nayfach-Battilana, Jose Renau, <strong><a href="https://doi.org/10.1145/1594233.1594314">SOI, interconnect, package, and mainboard thermal characterization.</a></strong> <em>ISLPED</em>, 327-330, 2009.</p>
</li>
<li>
<p>Michael Brown, Cyrus Bazeghi, Matthew R. Guthaus, Jose Renau, <strong><a href="https://doi.org/10.1145/1508128.1508204">Measuring and modeling variabilityusing low-cost FPGAs.</a></strong> <em>FPGA</em>, 286, 2009.</p>
</li>
<li>
<p>Keven L. Woo, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ICCD.2009.5413153">Fault-tolerant synthesis using non-uniform redundancy.</a></strong> <em>ICCD</em>, 213-218, 2009.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, Christopher Batten, Ajay Joshi, Vladimir Stojanovic, <strong><a href="https://doi.org/10.1145/1542275.1542360">Designing multi-socket systems using silicon photonics.</a></strong> <em>ICS</em>, 521-522, 2009.</p>
</li>
<li>
<p>Heiner Litz, Holger Fröning, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1007/978-3-642-00641-8_4">A HyperTransport 3 Physical Layer Interface for FPGAs.</a></strong> <em>ARC</em>, 4-14, 2009.</p>
</li>
<li>
<p>Heiner Litz, Holger Fröning, Maximilian Thürmer, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/FPL.2009.5272393">An FPGA based verification platform for HyperTransport 3.x.</a></strong> <em>FPL</em>, 631-634, 2009.</p>
</li>
<li>
<p>Sang-Jin Lee, Kyung-Chang Park, Yeon-Ho Kim, Yun-ki Hong, Younggap You, Kyoung-Rok Cho, Tae Won Cho, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/SOCCON.2009.5397999">System-on-System (SoS) architecture for 3-D secure imaging.</a></strong> <em>SoCC</em>, 436-439, 2009.</p>
</li>
<li>
<p>Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Scott Beamer, Imran Shamim, Krste Asanovic, Vladimir Stojanovic, <strong><a href="https://doi.org/10.1109/NOCS.2009.5071460">Silicon-photonic clos networks for global on-chip communication.</a></strong> <em>NOCS</em>, 124-133, 2009.</p>
</li>
<li>
<p>Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/MSE.2009.5270833">Teaching VLSI design in 10 weeks.</a></strong> <em>MSE</em>, 41-44, 2009.</p>
</li>
<li>
<p>Holger Fröning, Heiner Litz, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/ICN.2009.23">Efficient Virtualization of High-Performance Network Interfaces.</a></strong> <em>ICN</em>, 434-439, 2009.</p>
</li>
</ul>
<h2 id="2008">2008</h2>
<ul>
<li>
<p>Sangeetha Sudhakrishnan, Janaki T. Madhavan, E. James Whitehead Jr., Jose Renau, <strong><a href="https://doi.org/10.1145/1370750.1370761">Understanding bug fix patterns in verilog.</a></strong> <em>MSR</em>, 39-42, 2008.</p>
</li>
<li>
<p>Sangeetha Sudhakrishnan, Liying Su, Jose Renau, <strong><a href="https://doi.org/10.1109/ISQED.2008.4479730">Processor Verification with hwBugHunt.</a></strong> <em>ISQED</em>, 224-229, 2008.</p>
</li>
<li>
<p>Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/SOCC.2008.4641468">&ldquo;Surfing the iSoC multitechnology platform: Volumetric growth beyond Moore&rsquo;s law&rdquo;.</a></strong> <em>SoCC</em>, 5-6, 2008.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Michael Brown, Joseph Nayfach-Battilana, Jose Renau, <strong><a href="https://doi.org/10.1109/IPDPS.2008.4536423">Measuring power and temperature from real processors.</a></strong> <em>IPDPS</em>, 1-5, 2008.</p>
</li>
<li>
<p>Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, <strong><a href="https://doi.org/10.1109/ASPDAC.2008.4484001">Clock tree synthesis with data-path sensitivity matching.</a></strong> <em>ASP-DAC</em>, 498-503, 2008.</p>
</li>
<li>
<p>Heiner Litz, Holger Fröning, Mondrian Nüssle, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/ICPP.2008.85">VELO: A Novel Communication Engine for Ultra-Low Latency Message Transfers.</a></strong> <em>ICPP</em>, 238-245, 2008.</p>
</li>
</ul>
<h2 id="2007">2007</h2>
<ul>
<li>
<p>Francisco J. Mesa-Martinez, Jose Renau, <strong><a href="https://doi.org/10.1109/MICRO.2007.23">Effective Optimistic-Checker Tandem Core Design through Architectural Pruning.</a></strong> <em>MICRO</em>, 236-248, 2007.</p>
</li>
<li>
<p>Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Renau, <strong><a href="https://doi.org/10.1007/978-0-387-89558-1_14">System and Procesor Design Effort Estimation.</a></strong> <em>VLSI-SoC (Selected Papers)</em>, 1-21, 2007.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Michael Brown, Joseph Nayfach-Battilana, Jose Renau, <strong><a href="https://doi.org/10.1145/1281700.1281716">Measuring performance, power, and temperature from real processors.</a></strong> <em>Experimental Computer Science</em>, 16, 2007.</p>
</li>
<li>
<p>Cyrus Bazeghi, Francisco J. Mesa-Martinez, Brian Greskamp, Josep Torrellas, Jose Renau, <strong><a href="https://doi.org/10.1109/VLSISOC.2007.4402473">Estimating design time for system circuits.</a></strong> <em>VLSI-SoC</em>, 60-65, 2007.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Joseph Nayfach-Battilana, Jose Renau, <strong><a href="https://doi.org/10.1145/1250662.1250700">Power model validation through thermal measurements.</a></strong> <em>ISCA</em>, 302-311, 2007.</p>
</li>
</ul>
<h2 id="2006">2006</h2>
<ul>
<li>
<p>Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, <strong><a href="https://doi.org/10.1109/ASPDAC.2006.1594650">Process-induced skew reduction in nominal zero-skew clock trees.</a></strong> <em>ASP-DAC</em>, 84-89, 2006.</p>
</li>
<li>
<p>Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/JPROC.2006.873615">SoC Emerging Technologies.</a></strong> <em>Proc. IEEE</em> 94(6), 1197-1213, 2006.</p>
</li>
<li>
<p>Yun Ding, Heiner Litz, <strong><a href="https://doi.org/10.1145/1111449.1111507">Creating multiplatform user interfaces by annotation and adaptation.</a></strong> <em>IUI</em>, 270-272, 2006.</p>
</li>
<li>
<p>Chul Kim, A. M. Rassau, Stefan Lachowicz, Mike Myung-Ok Lee, Kamran Eshraghian, <strong><a href="https://doi.org/10.1155/ASP/2006/75032">3D-SoftChip: A Novel Architecture for Next-Generation Adaptive Computing Systems.</a></strong> <em>EURASIP J. Adv. Signal Process.</em> 2006, 2006.</p>
</li>
<li>
<p>Jose Renau, Karin Strauss, Luis Ceze, Wei Liu 0014, Smruti R. Sarangi, James Tuck, Josep Torrellas, <strong><a href="https://doi.org/10.1109/MM.2006.11">Energy-Efficient Thread-Level Speculation.</a></strong> <em>IEEE Micro</em> 26(1), 80-91, 2006.</p>
</li>
<li>
<p>Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, <strong><a href="https://doi.org/10.1145/1146909.1147171">Clock buffer and wire sizing using sequential programming.</a></strong> <em>DAC</em>, 1041-1046, 2006.</p>
</li>
<li>
<p>Wei Liu 0014, James Tuck, Luis Ceze, Wonsun Ahn, Karin Strauss, Jose Renau, Josep Torrellas, <strong><a href="https://doi.org/10.1145/1122971.1122997">POSH: a TLS compiler that exploits program structure.</a></strong> <em>PPoPP</em>, 158-167, 2006.</p>
</li>
<li>
<p>Luis Ceze, Karin Strauss, James Tuck, Josep Torrellas, Jose Renau, <strong><a href="https://doi.org/10.1145/1138035.1138038">CAVA: Using checkpoint-assisted value prediction to hide L2 misses.</a></strong> <em>ACM Trans. Archit. Code Optim.</em> 3(2), 182-208, 2006.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Michael C. Huang 0001, Jose Renau, <strong><a href="https://doi.org/10.1145/1152154.1152193">SEED: scalable, efficient enforcement of dependences.</a></strong> <em>PACT</em>, 254-264, 2006.</p>
</li>
</ul>
<h2 id="2005">2005</h2>
<ul>
<li>
<p>Jose Renau, James Tuck, Wei Liu 0014, Luis Ceze, Karin Strauss, Josep Torrellas, <strong><a href="https://doi.org/10.1145/1088149.1088173">Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation.</a></strong> <em>ICS</em>, 179-188, 2005.</p>
</li>
<li>
<p>Matthew R. Guthaus, Natesan Venkateswaran, Vladimir Zolotov, Dennis Sylvester, Richard B. Brown, <strong><a href="https://doi.org/10.1145/1057661.1057736">Optimization objectives and models of variation for statistical gate sizing.</a></strong> <em>ACM Great Lakes Symposium on VLSI</em>, 313-316, 2005.</p>
</li>
<li>
<p>Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown, <strong><a href="https://doi.org/10.1109/TC.2005.132">Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor.</a></strong> <em>IEEE Trans. Computers</em> 54(8), 998-1012, 2005.</p>
</li>
<li>
<p>Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Renau, <strong><a href="https://doi.org/10.1109/MICRO.2005.37">uComplexity: Estimating Processor Design Effort.</a></strong> <em>MICRO</em>, 209-218, 2005.</p>
</li>
<li>
<p>Matthew R. Guthaus, Natesan Venkateswaran, Chandu Visweswariah, Vladimir Zolotov, <strong><a href="https://doi.org/10.1109/ICCAD.2005.1560213">Gate sizing using incremental parameterized statistical timing analysis.</a></strong> <em>ICCAD</em>, 1029-1036, 2005.</p>
</li>
<li>
<p>Chul Kim, A. M. Rassau, Stefan Lachowicz, Saeid Nooshabadi, Kamran Eshraghian, <strong><a href="https://doi.org/10.1007/978-0-387-73661-7_6">3D-SoftChip: A Novel 3D Vertically Integrated Adaptive Computing System.</a></strong> <em>VLSI-SoC</em>, 71-86, 2005.</p>
</li>
<li>
<p>Jose Renau, Karin Strauss, Luis Ceze, Wei Liu 0014, Smruti R. Sarangi, James Tuck, Josep Torrellas, <strong><a href="https://doi.org/10.1145/1088149.1088178">Thread-Level Speculation on a CMP can be energy efficient.</a></strong> <em>ICS</em>, 219-228, 2005.</p>
</li>
</ul>
<h2 id="2004">2004</h2>
<ul>
<li>
<p>Seung-Min Lee, Stefan Lachowicz, David Lucas, A. M. Rassau, Kamran Eshraghian, Mike Myung-Ok Lee, Kamal E. Alameh, <strong><a href="https://doi.org/10.1109/DELTA.2004.10032">A Novel Design of Beam Steering n-phase OPTO-ULSI Processor for IIPS.</a></strong> <em>DELTA</em>, 395-402, 2004.</p>
</li>
<li>
<p>Kamal E. Alameh, Selam T. Ahderom, Mehrdad Raisi, Rong Zheng 0002, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/DELTA.2004.10000">MicroPhotonic Reconfigurable RF Signal Processor.</a></strong> <em>DELTA</em>, 63-70, 2004.</p>
</li>
<li>
<p>Selam T. Ahderom, Mehrdad Raisi, Kamal E. Alameh, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/DELTA.2004.10003">Testing and Analysis of Computer Generated Holograms for MicroPhotonic Devices.</a></strong> <em>DELTA</em>, 47-52, 2004.</p>
</li>
<li>
<p>Kamal E. Alameh, Kamran Eshraghian, Selam T. Ahderom, Mehrdad Raisi, Mike Myung-Ok Lee, Rainer Michalzik, <strong><a href="https://doi.org/10.1109/DELTA.2004.10028">Integrated MicroPhotonic Broadband Smart Antenna Beamformer.</a></strong> <em>DELTA</em>, 208-212, 2004.</p>
</li>
<li>
<p>Mehrdad Raisi, Selam T. Ahderom, Kamal E. Alameh, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/DELTA.2004.10033">Multi-band MicroPhotonic Tunable Optical Filter.</a></strong> <em>DELTA</em>, 391-394, 2004.</p>
</li>
<li>
<p>Luis Ceze, Karin Strauss, James Tuck, Jose Renau, Josep Torrellas, <strong><a href="https://doi.org/10.1109/L-CA.2004.3">CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction.</a></strong> <em>IEEE Comput. Archit. Lett.</em> 3, 2004.</p>
</li>
<li>
<p>Chul Kim, Mike Myung-Ok Lee, Byung-Lok Cho, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/DELTA.2004.10062">SOC-B Design and Testing Technique of IS-95C CDMA Transmitter for Measurement of Electric Field Intensity using FPGA and ASIC.</a></strong> <em>DELTA</em>, 251-254, 2004.</p>
</li>
<li>
<p>Selam T. Ahderom, Mehrdad Raisi, Kamal E. Alameh, Kamran Eshraghian, <strong><a href="https://doi.org/10.1007/978-3-540-25969-5_74">Reconfigurable Add/Drop Multiplexing Topology Employing Adaptive MicroPhotonic Technology.</a></strong> <em>HSNMC</em>, 813-820, 2004.</p>
</li>
<li>
<p>Steven Hinckley, Paul V. Jansz-Drávetzky, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/DELTA.2004.10011">Pixel Structure Effects on Crosstalk in Backwall Illuminated CMOS Compatible Photodiode Arrays.</a></strong> <em>DELTA</em>, 53-58, 2004.</p>
</li>
<li>
<p>Seung-Min Lee, David Lucas, Mike Myung-Ok Lee, Kamran Eshraghian, Dae-Ik Kim, Kamal E. Alameh, <strong><a href="https://doi.org/10.1007/978-3-540-25969-5_83">High Density and Low Power Beam Steering Opto-ULSI Processor for IIPS.</a></strong> <em>HSNMC</em>, 894-902, 2004.</p>
</li>
<li>
<p>Yun Ding, Heiner Litz, Dennis Pfisterer, <strong><a href="https://doi.org/10.1145/964442.964490">A graphical single-authoring framework for building multi-platform user interfaces.</a></strong> <em>IUI</em>, 235-237, 2004.</p>
</li>
<li>
<p>Kamal E. Alameh, Abdesselam Bouzerdoum, Selam T. Ahderom, Mehrdad Raisi, Kamran Eshraghian, X. Zhao, Rong Zheng 0002, Zhenglin Wang, <strong><a href="https://doi.org/10.1109/DELTA.2004.10029">Integrated MicroPhotonic Wideband RF Interference Mitigation Filter.</a></strong> <em>DELTA</em>, 387-390, 2004.</p>
</li>
<li>
<p>Mehrdad Raisi, Selam T. Ahderom, Kamal E. Alameh, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/DELTA.2004.10013">Dynamic MicroPhotonic WDM Equalizer.</a></strong> <em>DELTA</em>, 59-62, 2004.</p>
</li>
<li>
<p>Selam T. Ahderom, Mehrdad Raisi, Kamal E. Alameh, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/DELTA.2004.10030">Reconfigurable MicroPhotonic Add/Drop Multiplexer Architecture.</a></strong> <em>DELTA</em>, 203-207, 2004.</p>
</li>
<li>
<p>Zhenglin Wang, Kamal E. Alameh, Selam T. Ahderom, Rong Zheng 0002, Mehrdad Raisi, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/DELTA.2004.10034">Novel Integrated Optical Router for MicroPhotonic Switching.</a></strong> <em>DELTA</em>, 213-218, 2004.</p>
</li>
<li>
<p>Zhenglin Wang, Kamal E. Alameh, Selam T. Ahderom, Rong Zheng 0002, Mehrdad Raisi, Kamran Eshraghian, <strong><a href="https://doi.org/10.1007/978-3-540-25969-5_78">Integrated Optical Routing Topology for MicroPhotonic Switches.</a></strong> <em>HSNMC</em>, 848-854, 2004.</p>
</li>
</ul>
<h2 id="2003">2003</h2>
<ul>
<li>
<p>Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Matthew R. Guthaus, Richard B. Brown, <strong><a href="https://doi.org/10.1145/775832.775965">A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference.</a></strong> <em>DAC</em>, 520-525, 2003.</p>
</li>
<li>
<p>Basilio B. Fraguela, Jose Renau, Paul Feautrier, David A. Padua, Josep Torrellas, <strong><a href="https://doi.org/10.1145/781498.781505">Programming the FlexRAM parallel intelligent memory system.</a></strong> <em>PPoPP</em>, 49-60, 2003.</p>
</li>
<li>
<p>Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown, <strong><a href="https://doi.org/10.1145/951710.951729">Increasing the number of effective registers in a low-power processor using a windowed register file.</a></strong> <em>CASES</em>, 125-136, 2003.</p>
</li>
<li>
<p>Yun Ding, Heiner Litz, Rainer Malaka, Dennis Pfisterer, <strong><a href="https://doi.org/10.1007/978-3-540-39869-1_5">On Programming Information Agent Systems - An Integrated Hotel Reservation Service as Case Study.</a></strong> <em>MATES</em>, 50-61, 2003.</p>
</li>
<li>
<p>Michael C. Huang 0001, Jose Renau, Josep Torrellas, <strong><a href="https://doi.org/10.1109/ISCA.2003.1206997">Positional Adaptation of Processors: Application to Energy Reduction.</a></strong> <em>ISCA</em>, 157-168, 2003.</p>
</li>
</ul>
<h2 id="2002">2002</h2>
<ul>
<li>
<p>Michael C. Huang 0001, Jose Renau, Josep Torrellas, <strong><a href="https://doi.org/10.1145/566408.566456">Energy-efficient hybrid wakeup logic.</a></strong> <em>ISLPED</em>, 196-201, 2002.</p>
</li>
<li>
<p>José F. Martínez, Jose Renau, Michael C. Huang 0001, Milos Prvulovic, Josep Torrellas, <strong><a href="https://doi.org/10.1109/MICRO.2002.1176234">Cherry: checkpointed early resource recycling in out-of-order microprocessors.</a></strong> <em>MICRO</em>, 3-14, 2002.</p>
</li>
</ul>
<h2 id="2001">2001</h2>
<ul>
<li>
<p>Michael C. Huang 0001, Jose Renau, Seung-Moon Yoo, Josep Torrellas, <strong><a href="http://www.jilp.org/vol3/huang-jilp.pdf">The Design of DEETM: a Framework for Dynamic Energy Efficiency and Temperature Management.</a></strong> <em>J. Instr. Level Parallelism</em> 3, 2001.</p>
</li>
<li>
<p>Michael C. Huang 0001, Jose Renau, Seung-Moon Yoo, Josep Torrellas, <strong><a href="https://doi.org/10.1145/383082.383086">L1 data cache decomposition for energy efficiency.</a></strong> <em>ISLPED</em>, 10-15, 2001.</p>
</li>
<li>
<p>Maolin Tang, Kamran Eshraghian, Daryoush Habibi, <strong><a href="https://doi.org/10.1109/ACSC.2001.906641">Knowledge-based Genetic Algorithm for Layer Assignment.</a></strong> <em>ACSC</em>, 184-190, 2001.</p>
</li>
</ul>
<h2 id="2000">2000</h2>
<ul>
<li>
<p>Morteza Biglari-Abhari, Kamran Eshraghian, Michael J. Liebelt, <strong><a href="https://doi.org/10.1109/EURMIC.2000.874657">Improving Binary Compatibility in VLIW Machines through Compiler Assisted Dynamic Rescheduling.</a></strong> <em>EUROMICRO</em>, 1386-1393, 2000.</p>
</li>
<li>
<p>Kamran Eshraghian, <strong><a href="https://doi.ieeecomputersociety.org/10.1109/ISQED.2000.10014">Deep Submicron USLI Design Paradigm: Who is Writing the Future?</a></strong> <em>ISQED</em>, 213-, 2000.</p>
</li>
<li>
<p>Amine Bermak, Abdesselam Bouzerdoum, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISCAS.2000.857422">A high fill-factor native logarithmic pixel: Simulation, design and layout optimization.</a></strong> <em>ISCAS</em>, 293-296, 2000.</p>
</li>
<li>
<p>Amine Bermak, Abdesselam Bouzerdoum, Kamran Eshraghian, Jean L. Noullet, <strong><a href="">CMOS circuit for high-speed flexible read-out of CMOS imagers.</a></strong> <em>VCIP</em>, 1471-1479, 2000.</p>
</li>
<li>
<p>Hon Nin Cheung, Li-Minn Ang, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ACAC.2000.824316">Parallel Architecture for the Implementation of the Embedded Zerotree Wavelet Algorithm.</a></strong> <em>ACAC</em>, 3-8, 2000.</p>
</li>
<li>
<p>Li-Minn Ang, Hon Nin Cheung, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISCAS.2000.857087">A dataflow-oriented VLSI architecture for a modified SPIHT algorithm using depth-first search bit stream processing.</a></strong> <em>ISCAS</em>, 291-294, 2000.</p>
</li>
<li>
<p>Michael C. Huang 0001, Jose Renau, Seung-Moon Yoo, Josep Torrellas, <strong><a href="https://doi.org/10.1007/3-540-44570-6_11">Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips.</a></strong> <em>Intelligent Memory Systems</em>, 152-159, 2000.</p>
</li>
<li>
<p>Michael C. Huang 0001, Jose Renau, Seung-Moon Yoo, Josep Torrellas, <strong><a href="https://doi.org/10.1109/MICRO.2000.898071">A framework for dynamic energy efficiency and temperature management.</a></strong> <em>MICRO</em>, 202-213, 2000.</p>
</li>
</ul>
<h2 id="1999">1999</h2>
<ul>
<li>
<p>Li-Minn Ang, Hon Nin Cheung, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISCAS.1999.777823">VLSI decoder architecture for embedded zerotree wavelet algorithm.</a></strong> <em>ISCAS (1)</em>, 141-144, 1999.</p>
</li>
<li>
<p>Alexander Rassau, R. Mavaddat, Geoffrey Alagoda, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISSPA.1999.815793">System analysis of an intelligent pixel mobile multimedia communicator.</a></strong> <em>ISSPA</em>, 801-804, 1999.</p>
</li>
<li>
<p>Li-Minn Ang, Hon Nin Cheung, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISSPA.1999.815792">Robust image compression using the depth-first search on the wavelet zerotree.</a></strong> <em>ISSPA</em>, 797-800, 1999.</p>
</li>
<li>
<p>Stefan Lachowicz, Kamran Eshraghian, M. Hollreiser, Hans-Jörg Pfleiderer, <strong><a href="https://doi.org/10.1109/ISSPA.1999.815738">Self-timed MESFET gallium arsenide circuit techniques for a direct digital frequency synthesiser.</a></strong> <em>ISSPA</em>, 575-578, 1999.</p>
</li>
<li>
<p>José Francisco López, Roberto Sarmiento, Antonio Núñez, Kamran Eshraghian, Stefan Lachowicz, Derek Abbott, <strong><a href="https://doi.org/10.1109/GLSV.1999.757443">Low Power Techniques for Digital GaAs VLSI.</a></strong> <em>Great Lakes Symposium on VLSI</em>, 321-324, 1999.</p>
</li>
<li>
<p>Hon Nin Cheung, Geoff Alagoda, Kamran Eshraghian, Li-Minn Ang, <strong><a href="https://doi.org/10.1109/ISSPA.1999.815766">Smart pixel VLSI architecture for embedded zerotree wavelet coding.</a></strong> <em>ISSPA</em>, 693-696, 1999.</p>
</li>
<li>
<p>Li-Minn Ang, Hon Nin Cheung, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISSPA.1999.818116">EZW algorithm using depth-first representation of the wavelet zerotree.</a></strong> <em>ISSPA</em>, 75-78, 1999.</p>
</li>
<li>
<p>Saeid Nooshabadi, Juan A. Montiel-Nelson, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ICECS.1999.812290">A novel latch design technique for high speed GaAs circuits.</a></strong> <em>ICECS</em>, 331-334, 1999.</p>
</li>
<li>
<p>Alexander Rassau, Geoffrey Alagoda, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ISSPA.1999.815791">Massively parallel wavelet based video codec for an intelligent-pixel mobile multimedia communicator.</a></strong> <em>ISSPA</em>, 793-795, 1999.</p>
</li>
<li>
<p>Stefan Lachowicz, Kamran Eshraghian, Hans-Jörg Pfleiderer, <strong><a href="">Self-Timed Techniques for Low-Power Digital Arithmetic in GaAs VLSI.</a></strong> <em>VLSI</em>, 245-256, 1999.</p>
</li>
<li>
<p>A. M. Rassau, Geoffrey Alagoda, David Lucas, J. Austin-Crowe, Kamran Eshraghian, <strong><a href="">Massively Parallel Intelligent Pixel Implementation of a Zerotree Entropy Video Codec for Multimedia Communications.</a></strong> <em>VLSI</em>, 89-100, 1999.</p>
</li>
<li>
<p>Maolin Tang, Kamran Eshraghian, Hon Nin Cheung, <strong><a href="https://doi.org/10.1109/ASPDAC.1999.759982">An Efficient Aopproach to Constrained Via Minimization for Two-Layer VLSI Routing.</a></strong> <em>ASP-DAC</em>, 149-152, 1999.</p>
</li>
</ul>
<h2 id="1998">1998</h2>
<ul>
<li>
<p>Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ICECS.1998.814013">Design methodology and performance estimation for complementary gallium arsenide.</a></strong> <em>ICECS</em>, 379-383, 1998.</p>
</li>
<li>
<p>A. M. Rassau, T. C. B. Yu, H. Cheung, Stefan Lachowicz, Kamran Eshraghian, William A. Crossland, Tim D. Wilkinson, <strong><a href="https://doi.org/10.1109/DATE.1998.655856">Smart Pixel Implementation of a 2-D Parallel Nucleic Wavelet Transform for Mobile Multimedia Communications.</a></strong> <em>DATE</em>, 191-195, 1998.</p>
</li>
<li>
<p>Ganesh Kothapalli, Stefan Lachowicz, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/KES.1998.725862">A parameter search technique to build an ARMA model.</a></strong> <em>KES (1)</em>, 298-301, 1998.</p>
</li>
<li>
<p>Derek Abbott, Said F. Al-Sarawi, B. Gonzalez, José Francisco López, J. Austin-Crowe, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ICECS.1998.814017">Neu-MOS (νMOS) for smart sensors and extension to a novel neu-GaAs (νGaAs) paradigm.</a></strong> <em>ICECS</em>, 397-404, 1998.</p>
</li>
</ul>
<h2 id="1997">1997</h2>
<ul>
<li>
<p>Alireza Moini, Abdesselam Bouzerdoum, Kamran Eshraghian, Andre Yakovleff, Xuan Thong Nguyen, Andrew J. Blanksby, Richard Beare, Derek Abbott, Robert Eugene Bogner, <strong><a href="https://doi.org/10.1109/4.551924">An insect vision-based motion detection chip.</a></strong> <em>IEEE J. Solid State Circuits</em> 32(2), 279-284, 1997.</p>
</li>
<li>
<p>Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ICVD.1997.567952">Opto-VLSI Systems for Multimedia Computing.</a></strong> <em>VLSI Design</em>, 6-9, 1997.</p>
</li>
<li>
<p>Kamran Eshraghian, Juan A. Montiel-Nelson, Saeid Nooshabadi, <strong><a href="https://doi.org/10.1109/ICVD.1997.568100">An Asynchronous Morphological Processor for Multi-Media Applications.</a></strong> <em>VLSI Design</em>, 336-341, 1997.</p>
</li>
<li>
<p>Nozar Tabrizi, Michael J. Liebelt, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/12.620487">A Tabular Method for Guard Strengthening, Symmetrization, and Operator Reduction for Martin&rsquo;s Asynchronous Design Methodology.</a></strong> <em>IEEE Trans. Computers</em> 46(9), 1050-1054, 1997.</p>
</li>
<li>
<p>José Francisco López, Roberto Sarmiento, Kamran Eshraghian, Antonio Núñez, <strong><a href="https://doi.org/10.1109/4.563683">Noise margin enhancement in GaAs ROM&rsquo;s using current mode logic.</a></strong> <em>IEEE J. Solid State Circuits</em> 32(4), 592-597, 1997.</p>
</li>
<li>
<p>José Francisco López, Kamran Eshraghian, Roberto Sarmiento, Antonio Núñez, Derek Abbott, <strong><a href="https://doi.org/10.1109/4.604094">GaAs pseudodynamic latched logic for high performance processor cores.</a></strong> <em>IEEE J. Solid State Circuits</em> 32(8), 1297-1303, 1997.</p>
</li>
</ul>
<h2 id="1996">1996</h2>
<ul>
<li>
<p>Nozar Tabrizi, Michael J. Liebelt, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/GLSV.1996.497631">Delay Hazards in Complex Gate Based Speed Independent VLSI Circuits.</a></strong> <em>Great Lakes Symposium on VLSI</em>, 266-271, 1996.</p>
</li>
<li>
<p>Nozar Tabrizi, Michael J. Liebelt, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ASYNC.1996.494441">Dynamic hazards and speed independent delay model.</a></strong> <em>ASYNC</em>, 94-103, 1996.</p>
</li>
</ul>
<h2 id="1995">1995</h2>
<ul>
<li>
<p>Song Cui, Neil Burgess, Michael J. Liebelt, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ARITH.1995.465372">A GaAs IEEE Floating Point Standard Single Precision Multiplier.</a></strong> <em>IEEE Symposium on Computer Arithmetic</em>, 91-97, 1995.</p>
</li>
<li>
<p>Derek Abbott, Andre Yakovleff, Alireza Moini, X. Thong Nguyen, Andrew J. Blanksby, Richard Beare, Andrew Beaumont-Smith, Gyudong Kim, Abdesselam Bouzerdoum, Robert E. Bogner, Kamran Eshraghian, <strong><a href="https://doi.org/10.1117/12.228964">Biologically inspired obstacle avoidance - a technology independent paradigm.</a></strong> <em>Mobile Robots</em>, 2-12, 1995.</p>
</li>
<li>
<p>Song Cui, Neil Burgess, Michael J. Liebelt, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ETD.1995.403466">A 32-bit GaAs IEEE floating point multiplier using Trailing-1&rsquo;s rounding algorithm.</a></strong> <em>Electronic Technology Directions</em>, 246-252, 1995.</p>
</li>
<li>
<p>Zhihong Man, X. H. Yu, Kamran Eshraghian, Marimuthu Palaniswami, <strong><a href="https://doi.org/10.1109/ICNN.1995.487738">A robust adaptive sliding mode tracking control using an RBF neural network for robotic manipulators.</a></strong> <em>ICNN</em>, 2403-2408, 1995.</p>
</li>
<li>
<p>Alireza Moini, Kamran Eshraghian, Abdesselam Bouzerdoum, <strong><a href="https://doi.org/10.1109/ICNN.1995.488085">The impact of VLSI technologies on neural networks.</a></strong> <em>ICNN</em>, 158-163, 1995.</p>
</li>
<li>
<p>X. Thong Nguyen, Abdesselam Bouzerdoum, Robert E. Bogner, Alireza Moini, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ICNN.1995.487245">Feature Representation of Motion Trajectories.</a></strong> <em>ICNN</em>, 2922-2927, 1995.</p>
</li>
<li>
<p>Alireza Moini, Andrew J. Blanksby, Abdesselam Bouzerdoum, Kamran Eshraghian, Richard Beare, <strong><a href="https://doi.org/10.1109/ETD.1995.403508">Multiplicative noise cancellation (MNC) in analog VLSI vision sensors.</a></strong> <em>Electronic Technology Directions</em>, 253-257, 1995.</p>
</li>
<li>
<p>Zhihong Man, Hong Ren Wu, Kamran Eshraghian, Marimuthu Palaniswami, <strong><a href="https://doi.org/10.1109/ICNN.1995.488116">An adaptive tracking controller using neural networks for nonlinear systems.</a></strong> <em>ICNN</em>, 314-319, 1995.</p>
</li>
</ul>
<h2 id="1994">1994</h2>
<ul>
<li>
<p>Andre Yakovleff, X. Thong Nguyen, Abdesselam Bouzerdoum, Alireza Moini, Robert E. Bogner, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/ROBOT.1994.351356">Dual-Purpose Interpretation of Sensory Information.</a></strong> <em>ICRA</em>, 1635-1640, 1994.</p>
</li>
<li>
<p>Roberto Sarmiento, Kamran Eshraghian, <strong><a href="https://doi.org/10.1109/EDTC.1994.326871">Implementation of a CORDIC Processor for CFFT Computation in Gallium Arsenide Technology.</a></strong> <em>EDAC-ETC-EUROASIC</em>, 238-244, 1994.</p>
</li>
</ul>
</p>
          </div>
        </div>
      </div>
    </div>
  </section>
</div>

	

	

	
<footer>
  <div class="container">
    <div class="row">
      <div class="col-md-12">
        <div class="footer-manu">
          <ul>
            
            <li><a href="https://www.ucsc.edu">University of California, Santa Cruz</a></li>
            
            <li><a href="https://www.soe.ucsc.edu">Baskin Engineering</a></li>
            
            <li><a href="https://www.soe.ucsc.edu/departments/computer-science-and-engineering">Computer Science &amp; Engineering Department</a></li>
            
          </ul>
        </div>
        <p>Copyright &copy; Design &amp; Developed by Themefisher. All rights reserved.</p>
      </div>
    </div>
  </div>
</footer>


	
</body>
</html>