{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625235603215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625235603221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 16:20:03 2021 " "Processing started: Fri Jul 02 16:20:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625235603221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235603221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off perifericos_niosii -c perifericos_niosii " "Command: quartus_map --read_settings_files=on --write_settings_files=off perifericos_niosii -c perifericos_niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235603221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625235604056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625235604056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mm_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mm_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_master " "Found entity 1: avalon_mm_master" {  } { { "avalon_mm_master.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_mm_master.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625235613381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235613381 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART.sv(56) " "Verilog HDL information at UART.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/UART.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625235613385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625235613385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235613385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_rx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625235613388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235613388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_tx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625235613391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235613391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_UART " "Found entity 1: avalon_UART" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625235613396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235613396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_UART " "Elaborating entity \"avalon_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625235613444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:UART " "Elaborating entity \"UART\" for hierarchy \"UART:UART\"" {  } { { "avalon_UART.sv" "UART" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625235613479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.sv(89) " "Verilog HDL assignment warning at UART.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/UART.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613483 "|avalon_UART|UART:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.sv(171) " "Verilog HDL assignment warning at UART.sv(171): truncated value with size 32 to match size of target (4)" {  } { { "UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/UART.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613483 "|avalon_UART|UART:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx UART:UART\|uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"UART:UART\|uart_rx:UART_RX_INST\"" {  } { { "UART.sv" "UART_RX_INST" { Text "F:/Datos/Doumentos/GitHub/UART/UART.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625235613484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(75) " "Verilog HDL assignment warning at uart_rx.sv(75): truncated value with size 32 to match size of target (9)" {  } { { "uart_rx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_rx.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613487 "|avalon_UART|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(86) " "Verilog HDL assignment warning at uart_rx.sv(86): truncated value with size 32 to match size of target (9)" {  } { { "uart_rx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_rx.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613487 "|avalon_UART|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(97) " "Verilog HDL assignment warning at uart_rx.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_rx.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613487 "|avalon_UART|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(115) " "Verilog HDL assignment warning at uart_rx.sv(115): truncated value with size 32 to match size of target (9)" {  } { { "uart_rx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_rx.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613487 "|avalon_UART|UART:UART|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART:UART\|uart_tx:UART_TX_INST " "Elaborating entity \"uart_tx\" for hierarchy \"UART:UART\|uart_tx:UART_TX_INST\"" {  } { { "UART.sv" "UART_TX_INST" { Text "F:/Datos/Doumentos/GitHub/UART/UART.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625235613488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(62) " "Verilog HDL assignment warning at uart_tx.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "uart_tx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_tx.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613491 "|avalon_UART|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(81) " "Verilog HDL assignment warning at uart_tx.sv(81): truncated value with size 32 to match size of target (9)" {  } { { "uart_tx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_tx.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613491 "|avalon_UART|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(91) " "Verilog HDL assignment warning at uart_tx.sv(91): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_tx.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613491 "|avalon_UART|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(111) " "Verilog HDL assignment warning at uart_tx.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "uart_tx.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/uart_tx.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625235613491 "|avalon_UART|UART:UART|uart_tx:UART_TX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mm_master avalon_mm_master:masterUART " "Elaborating entity \"avalon_mm_master\" for hierarchy \"avalon_mm_master:masterUART\"" {  } { { "avalon_UART.sv" "masterUART" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625235613492 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[0\] GND " "Pin \"ADDRESS\[0\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[1\] GND " "Pin \"ADDRESS\[1\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[5\] GND " "Pin \"ADDRESS\[5\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[6\] GND " "Pin \"ADDRESS\[6\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[7\] GND " "Pin \"ADDRESS\[7\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[8\] GND " "Pin \"ADDRESS\[8\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[9\] GND " "Pin \"ADDRESS\[9\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[10\] GND " "Pin \"ADDRESS\[10\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[11\] GND " "Pin \"ADDRESS\[11\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[12\] GND " "Pin \"ADDRESS\[12\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[13\] GND " "Pin \"ADDRESS\[13\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[14\] GND " "Pin \"ADDRESS\[14\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[15\] GND " "Pin \"ADDRESS\[15\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[16\] GND " "Pin \"ADDRESS\[16\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[17\] GND " "Pin \"ADDRESS\[17\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[18\] GND " "Pin \"ADDRESS\[18\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[19\] GND " "Pin \"ADDRESS\[19\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[20\] GND " "Pin \"ADDRESS\[20\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[21\] GND " "Pin \"ADDRESS\[21\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[22\] GND " "Pin \"ADDRESS\[22\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[23\] GND " "Pin \"ADDRESS\[23\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[24\] GND " "Pin \"ADDRESS\[24\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[25\] GND " "Pin \"ADDRESS\[25\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[26\] GND " "Pin \"ADDRESS\[26\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[27\] GND " "Pin \"ADDRESS\[27\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[28\] GND " "Pin \"ADDRESS\[28\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[29\] GND " "Pin \"ADDRESS\[29\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[30\] GND " "Pin \"ADDRESS\[30\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[31\] GND " "Pin \"ADDRESS\[31\]\" is stuck at GND" {  } { { "avalon_UART.sv" "" { Text "F:/Datos/Doumentos/GitHub/UART/avalon_UART.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625235614159 "|avalon_UART|ADDRESS[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625235614159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625235614249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Datos/Doumentos/GitHub/UART/output_files/perifericos_niosii.map.smsg " "Generated suppressed messages file F:/Datos/Doumentos/GitHub/UART/output_files/perifericos_niosii.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235614743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625235614860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625235614860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625235614941 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625235614941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625235614941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625235614941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625235614955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 16:20:14 2021 " "Processing ended: Fri Jul 02 16:20:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625235614955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625235614955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625235614955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625235614955 ""}
