#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Dec 13 13:36:58 2020
# Process ID: 14696
# Log file: C:/.Xilinx/testVHDL/planAhead_run_2/planAhead.log
# Journal file: C:/.Xilinx/testVHDL/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/.Xilinx/testVHDL/pa.fromHdl.tcl
update_compile_order -fileset sim_1
