Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Altera/13.0sp1/Projects/Serial_Nios/ --output-directory=D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios/ --report-file=bsf:D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios.qsys
Progress: Loading Serial_Nios/Serial_Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Serial_Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Serial_Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Altera/13.0sp1/Projects/Serial_Nios/ --output-directory=D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios.sopcinfo --report-file=html:D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios.html --report-file=qip:D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios/synthesis/Serial_Nios.qip --report-file=cmp:D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios.qsys --language=VERILOG
Progress: Loading Serial_Nios/Serial_Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Serial_Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Serial_Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Serial_Nios: Generating Serial_Nios "Serial_Nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 23 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 50 connections
Info: merlin_domain_transform: After transform: 26 modules, 133 connections
Info: merlin_router_transform: After transform: 33 modules, 160 connections
Info: reset_adaptation_transform: After transform: 35 modules, 133 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 161 connections
Info: merlin_mm_transform: After transform: 48 modules, 161 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 164 connections
Warning: Serial_Nios: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: Serial_Nios: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Serial_Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'Serial_Nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Serial_Nios_nios2_qsys_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6610_7904562911558882403.dir/0021_nios2_qsys_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6610_7904562911558882403.dir/0021_nios2_qsys_0_gen//Serial_Nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2015.06.24 17:47:38 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.06.24 17:47:38 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.06.24 17:47:40 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.06.24 17:47:40 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.06.24 17:47:40 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.06.24 17:47:40 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.06.24 17:47:42 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.06.24 17:47:42 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.06.24 17:47:46 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Serial_Nios_nios2_qsys_0'
Info: nios2_qsys_0: "Serial_Nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Serial_Nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Serial_Nios_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6610_7904562911558882403.dir/0022_onchip_memory2_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6610_7904562911558882403.dir/0022_onchip_memory2_0_gen//Serial_Nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Serial_Nios_onchip_memory2_0'
Info: onchip_memory2_0: "Serial_Nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'Serial_Nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Serial_Nios_jtag_uart_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6610_7904562911558882403.dir/0023_jtag_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6610_7904562911558882403.dir/0023_jtag_uart_0_gen//Serial_Nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Serial_Nios_jtag_uart_0'
Info: jtag_uart_0: "Serial_Nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: uart_0: Starting RTL generation for module 'Serial_Nios_uart_0'
Info: uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Serial_Nios_uart_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6610_7904562911558882403.dir/0024_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6610_7904562911558882403.dir/0024_uart_0_gen//Serial_Nios_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'Serial_Nios_uart_0'
Info: uart_0: "Serial_Nios" instantiated altera_avalon_uart "uart_0"
Info: sysid_qsys_0: "Serial_Nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_qsys_0_instruction_master_translator: "Serial_Nios" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "Serial_Nios" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "Serial_Nios" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Serial_Nios" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Serial_Nios" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Serial_Nios" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "Serial_Nios" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "Serial_Nios" instantiated altera_merlin_router "id_router"
Info: id_router_002: "Serial_Nios" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "Serial_Nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Serial_Nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "Serial_Nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "Serial_Nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "Serial_Nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "Serial_Nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "Serial_Nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/Altera/13.0sp1/Projects/Serial_Nios/Serial_Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Serial_Nios" instantiated altera_irq_mapper "irq_mapper"
Info: Serial_Nios: Done Serial_Nios" with 23 modules, 67 files, 1306681 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
