// soft_dphy_rx_beh.v generated by Lattice IP Model Creator version 1
// created on Fri, Feb 28, 2020 20:03:48
// Copyright(c) 2007 Lattice Semiconductor Corporation. All rights reserved
// obfuscator_exe version 1.mar0807

// top












































`timescale 1 ns / 100 ps
module soft_dphy_rx #(
parameter     NUM_RX_LANE = 4,
parameter     RX_GEAR     = 16
)
(
input  wire               reset_n_i,
inout  wire               clk_p_i,
inout  wire               clk_n_i,
inout  wire               d0_p_io,  
inout  wire               d0_n_io,  
inout  wire               d1_p_i, 
inout  wire               d1_n_i, 
inout  wire               d2_p_i, 
inout  wire               d2_n_i, 
inout  wire               d3_p_i, 
inout  wire               d3_n_i,
input  wire               hs_clk_en_i,
input  wire               hs_d0_en_i,
input  wire               hs_d1_en_i,
input  wire               hs_d2_en_i,
input  wire               hs_d3_en_i,
input  wire               lp_d0_tx_en_i,
input  wire               lp_d0_tx_p_i,
input  wire               lp_d0_tx_n_i,

output wire               clk_byte_o,
output wire [RX_GEAR-1:0] bd0_o,
output wire [RX_GEAR-1:0] bd1_o,
output wire [RX_GEAR-1:0] bd2_o,
output wire [RX_GEAR-1:0] bd3_o,

output wire               lp_clk_rx_p_o,
output wire               lp_clk_rx_n_o,
output wire               lp_d0_rx_p_o,
output wire               lp_d0_rx_n_o,
output wire               lp_d1_rx_p_o,
output wire               lp_d1_rx_n_o,
output wire               lp_d2_rx_p_o,
output wire               lp_d2_rx_n_o,
output wire               lp_d3_rx_p_o,
output wire               lp_d3_rx_n_o,
output wire               cd_clk_o,
output wire               cd_d0_o
);
wire   eclk;
reg lq47940;
reg mt3ca02;
reg yke5015;
reg hd280a9;
reg fn4054f;
reg qv2a7e;
reg ym153f4;
reg wya9fa1;
reg rt4fd08;
reg [2047:0] nr7e846;
wire [8:0] dmf4236;






localparam yza11b2 = 9,gd8d95 = 32'hfdffc68b;
localparam [31:0] ea46cad = gd8d95;
localparam pub2b45 = gd8d95 & 4'hf;
localparam [11:0] hqad154 = 'h7ff;
wire [(1 << pub2b45) -1:0] nr45518;
reg [yza11b2-1:0] ip54633;
reg [pub2b45-1:0] cb18ce8 [0:1];
reg [pub2b45-1:0] mt33a25;
reg qi9d12c;
integer qte8961;
integer uv44b0c;

je25865 #(    .RX_GEAR      (RX_GEAR)    )
phcaae (  .reset_n_i    (lq47940),  .clk_p_i      (clk_p_i),  .clk_n_i      (clk_n_i),  .viebd42      (mt3ca02),  .clk_byte_o   (clk_byte_o),  .jc42743    (lp_clk_rx_p_o),  .uk9d0df    (lp_clk_rx_n_o),  .su437cd         (cd_clk_o),  .nedf34b       (eclk)
);
zxcd2d7 #(    .RX_GEAR      (RX_GEAR)
)
bl5af9d (  .reset_n_i    (lq47940),  .dzf3bfd       (d0_p_io),  .goeff70       (d0_n_io),  .viebd42      (yke5015),  .cz7032a   (ym153f4),  .ntcaa7    (wya9fa1),  .xy2a9fd    (rt4fd08),  .zma7f5c       (eclk),  .enfd71a   (clk_byte_o),  .su5c6a3     (bd0_o[RX_GEAR-1:0]),  .jc42743    (lp_d0_rx_p_o),  .uk9d0df    (lp_d0_rx_n_o),  .su437cd         (cd_d0_o)
);
generate  if (NUM_RX_LANE > 1) begin : su46393    zxcd2d7 #(        .RX_GEAR      (RX_GEAR)    )    je93279 (        .reset_n_i    (lq47940),        .dzf3bfd       (d1_p_i),        .goeff70       (d1_n_i),        .viebd42      (hd280a9),        .cz7032a   (1'b0),        .ntcaa7    (1'b0),        .xy2a9fd    (1'b0),        .zma7f5c       (eclk),        .enfd71a   (clk_byte_o),        .su5c6a3     (bd1_o[RX_GEAR-1:0]),        .jc42743    (lp_d1_rx_p_o),        .uk9d0df    (lp_d1_rx_n_o),        .su437cd         ()    );
    if (NUM_RX_LANE > 2) begin : qt4ed7e      zxcd2d7 #(          .RX_GEAR      (RX_GEAR)      )      dz7e8bf (          .reset_n_i    (lq47940),          .dzf3bfd       (d2_p_i),          .goeff70       (d2_n_i),          .viebd42      (fn4054f),          .cz7032a   (1'b0),          .ntcaa7    (1'b0),          .xy2a9fd    (1'b0),          .zma7f5c       (eclk),          .enfd71a   (clk_byte_o),          .su5c6a3     (bd2_o[RX_GEAR-1:0]),          .jc42743    (lp_d2_rx_p_o),          .uk9d0df    (lp_d2_rx_n_o),          .su437cd         ()      );
      if (NUM_RX_LANE == 4) begin : cz6fbb3        zxcd2d7 #(            .RX_GEAR      (RX_GEAR)        )        swb3a5b (            .reset_n_i    (lq47940),            .dzf3bfd       (d3_p_i),            .goeff70       (d3_n_i),            .viebd42      (qv2a7e),            .cz7032a   (1'b0),            .ntcaa7    (1'b0),            .xy2a9fd    (1'b0),            .zma7f5c       (eclk),            .enfd71a   (clk_byte_o),            .su5c6a3     (bd3_o[RX_GEAR-1:0]),            .jc42743    (lp_d3_rx_p_o),            .uk9d0df    (lp_d3_rx_n_o),            .su437cd         ()        );      end    end  end
endgenerate
always@* begin lq47940<=dmf4236[0];mt3ca02<=dmf4236[1];yke5015<=dmf4236[2];hd280a9<=dmf4236[3];fn4054f<=dmf4236[4];qv2a7e<=dmf4236[5];ym153f4<=dmf4236[6];wya9fa1<=dmf4236[7];rt4fd08<=dmf4236[8];end
always@* begin nr7e846[2047]<=hs_clk_en_i;nr7e846[2046]<=hs_d0_en_i;nr7e846[2044]<=hs_d1_en_i;nr7e846[2040]<=hs_d2_en_i;nr7e846[2032]<=hs_d3_en_i;nr7e846[2017]<=lp_d0_tx_en_i;nr7e846[1987]<=lp_d0_tx_p_i;nr7e846[1926]<=lp_d0_tx_n_i;nr7e846[1023]<=reset_n_i;end         assign nr45518 = nr7e846,dmf4236 = ip54633; initial begin qte8961 = $fopen(".fred"); $fdisplay( qte8961, "%3h\n%3h", (ea46cad >> 4) & hqad154, (ea46cad >> (pub2b45+4)) & hqad154 ); $fclose(qte8961); $readmemh(".fred", cb18ce8); end always @ (nr45518) begin mt33a25 = cb18ce8[1]; for (uv44b0c=0; uv44b0c<yza11b2; uv44b0c=uv44b0c+1) begin ip54633[uv44b0c] = nr45518[mt33a25]; qi9d12c = ^(mt33a25 & cb18ce8[0]); mt33a25 = {mt33a25, qi9d12c}; end end 
endmodule












































`timescale 1 ns / 100 ps
module zxcd2d7 #(
    parameter     RX_GEAR = 16
)
(
    input wire                reset_n_i,
    inout wire                dzf3bfd,
    inout wire                goeff70,
    input wire                viebd42,
    input wire                cz7032a,
    input wire                ntcaa7,
    input wire                xy2a9fd,

    input wire                zma7f5c, 
    input wire                enfd71a, 

    output wire [RX_GEAR-1:0] su5c6a3,

    output wire               jc42743,
    output wire               uk9d0df,
    output wire               su437cd
);
wire   she85cd, ne42e6d;
wire   cb1736a = ~(~viebd42 & cz7032a);
reg lq47940;
reg gb6a879;
reg wj543cd;
reg ira1e6d;
reg cof36c;
reg zk79b61;
reg blcdb0b;
reg qg6d85f;
reg [2047:0] nr7e846;
wire [7:0] dmf4236;





localparam yza11b2 = 8,gd8d95 = 32'hfdffc68b;
localparam [31:0] ea46cad = gd8d95;
localparam pub2b45 = gd8d95 & 4'hf;
localparam [11:0] hqad154 = 'h7ff;
wire [(1 << pub2b45) -1:0] nr45518;
reg [yza11b2-1:0] ip54633;
reg [pub2b45-1:0] cb18ce8 [0:1];
reg [pub2b45-1:0] mt33a25;
reg qi9d12c;
integer qte8961;
integer uv44b0c;

assign su437cd = jc42743 | uk9d0df;


MIPI mg8dbff (    .AP    (ntcaa7),    .AN    (xy2a9fd),    .TP    (cb1736a),    .TN    (cb1736a),    .HSSEL (viebd42),    .BP    (dzf3bfd),    .BN    (goeff70),    .OLSP  (jc42743),    .OLSN  (uk9d0df),    .OHS   (she85cd)
);
DELAYG #(    .DEL_MODE  ("ECLK_CENTERED_MIPI")    )
ui77f72 (    .A     (she85cd),    .Z     (ne42e6d)
);
generate    if (RX_GEAR == 8)  begin : go721aa        IDDRX4C an90d51 (            .D        (ne42e6d),            .ECLK     (zma7f5c),            .SCLK     (enfd71a),            .RST      (~reset_n_i),            .ALIGNWD  (1'b0),            .Q0       (su5c6a3[0]),            .Q1       (su5c6a3[1]),            .Q2       (su5c6a3[2]),            .Q3       (su5c6a3[3]),            .Q4       (su5c6a3[4]),            .Q5       (su5c6a3[5]),            .Q6       (su5c6a3[6]),            .Q7       (su5c6a3[7])        );    end    else if (RX_GEAR == 16)  begin : yk5c421        IDDRX8A cze2109 (            .D        (ne42e6d),            .ECLK     (zma7f5c),            .SCLK     (enfd71a),            .RST      (~reset_n_i),            .ALIGNWD  (1'b0),            .Q0       (su5c6a3[0]),            .Q1       (su5c6a3[1]),            .Q2       (su5c6a3[2]),            .Q3       (su5c6a3[3]),            .Q4       (su5c6a3[4]),            .Q5       (su5c6a3[5]),            .Q6       (su5c6a3[6]),            .Q7       (su5c6a3[7]),            .Q8       (su5c6a3[8]),            .Q9       (su5c6a3[9]),            .Q10      (su5c6a3[10]),            .Q11      (su5c6a3[11]),            .Q12      (su5c6a3[12]),            .Q13      (su5c6a3[13]),            .Q14      (su5c6a3[14]),            .Q15      (su5c6a3[15])        );    end
endgenerate
always@* begin lq47940<=dmf4236[0];gb6a879<=dmf4236[1];wj543cd<=dmf4236[2];ira1e6d<=dmf4236[3];cof36c<=dmf4236[4];zk79b61<=dmf4236[5];blcdb0b<=dmf4236[6];qg6d85f<=dmf4236[7];end
always@* begin nr7e846[2047]<=viebd42;nr7e846[2046]<=cz7032a;nr7e846[2044]<=ntcaa7;nr7e846[2040]<=xy2a9fd;nr7e846[2032]<=zma7f5c;nr7e846[2017]<=enfd71a;nr7e846[1987]<=cb1736a;nr7e846[1023]<=reset_n_i;end         assign nr45518 = nr7e846,dmf4236 = ip54633; initial begin qte8961 = $fopen(".fred"); $fdisplay( qte8961, "%3h\n%3h", (ea46cad >> 4) & hqad154, (ea46cad >> (pub2b45+4)) & hqad154 ); $fclose(qte8961); $readmemh(".fred", cb18ce8); end always @ (nr45518) begin mt33a25 = cb18ce8[1]; for (uv44b0c=0; uv44b0c<yza11b2; uv44b0c=uv44b0c+1) begin ip54633[uv44b0c] = nr45518[mt33a25]; qi9d12c = ^(mt33a25 & cb18ce8[0]); mt33a25 = {mt33a25, qi9d12c}; end end 
endmodule












































`timescale 1 ns / 100 ps
module je25865 #(
    parameter     RX_GEAR = 16
)
(
    input wire    reset_n_i,
    inout wire    clk_p_i,
    inout wire    clk_n_i,
    input wire    viebd42,

    output wire   clk_byte_o,

    output wire   jc42743,
    output wire   uk9d0df,
    output wire   su437cd,
    output wire   nedf34b
);
wire  she85cd;
reg lq47940;
reg gb6a879;
reg [2047:0] nr7e846;
wire [1:0] dmf4236;





localparam yza11b2 = 2,gd8d95 = 32'hfdffca8b;
localparam [31:0] ea46cad = gd8d95;
localparam pub2b45 = gd8d95 & 4'hf;
localparam [11:0] hqad154 = 'h7ff;
wire [(1 << pub2b45) -1:0] nr45518;
reg [yza11b2-1:0] ip54633;
reg [pub2b45-1:0] cb18ce8 [0:1];
reg [pub2b45-1:0] mt33a25;
reg qi9d12c;
integer qte8961;
integer uv44b0c;

assign su437cd = jc42743 | uk9d0df;
MIPI mg8dbff (    .AP    (1'b0),          .AN    (1'b0),          .TP    (1'b1),          .TN    (1'b1),          .HSSEL (viebd42),    .BP    (clk_p_i),    .BN    (clk_n_i),    .OLSP  (jc42743),    .OLSN  (uk9d0df),    .OHS   (she85cd)
);
ECLKSYNCB oscb289 (    .ECLKI  (she85cd),    .STOP   (~reset_n_i),    .ECLKO  (nedf34b)
);
generate    if (RX_GEAR == 16)        CLKDIVG #(            .DIV     ("8.0")        )        ea492ea (            .CLKI    (nedf34b),            .RST     (~reset_n_i),            .ALIGNWD (1'b0),            .CDIVX   (clk_byte_o)        );    else if (RX_GEAR == 8)        CLKDIVG #(            .DIV     ("4.0")        )        ea492ea (            .CLKI    (nedf34b),            .RST     (~reset_n_i),            .ALIGNWD (1'b0),            .CDIVX   (clk_byte_o)        );
endgenerate

always@* begin lq47940<=dmf4236[0];gb6a879<=dmf4236[1];end
always@* begin nr7e846[2047]<=viebd42;nr7e846[1023]<=reset_n_i;end         assign nr45518 = nr7e846,dmf4236 = ip54633; initial begin qte8961 = $fopen(".fred"); $fdisplay( qte8961, "%3h\n%3h", (ea46cad >> 4) & hqad154, (ea46cad >> (pub2b45+4)) & hqad154 ); $fclose(qte8961); $readmemh(".fred", cb18ce8); end always @ (nr45518) begin mt33a25 = cb18ce8[1]; for (uv44b0c=0; uv44b0c<yza11b2; uv44b0c=uv44b0c+1) begin ip54633[uv44b0c] = nr45518[mt33a25]; qi9d12c = ^(mt33a25 & cb18ce8[0]); mt33a25 = {mt33a25, qi9d12c}; end end 
endmodule

