
`define IM SR[15:10]//åˆ†åˆ«å¯¹åº”è‹¥å¹²å¤–è®¾ä¸­æ–­ï¼Œå¯ä»¥é€šè¿‡è®¾ç½®0,1æ¥å±è”½ä¸­æ–­ç±»ï¿
`define EXL SR[1]//å‘ç”Ÿå¼‚å¸¸æ—¶ç½®ä½ï¼Œå¼ºåˆ¶è¿›å…¥å¼‚å¸¸å¤„ç†çŠ¶ï¿½
`define IE SR[0]//å…¨å±€ä¸­æ–­ä½¿èƒ½ï¿½æ—¶å…è®¸ä¸­æ–­ï¼æ—¶ä¸ï¿
`define BD Cause[31]//æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½ä¸­çš„æŒ‡ä»¤
`define IP Cause[15:10]//6ä¸ªä½ï¼Œæ¯ä¸ªä½ï¿½ä»£è¡¨å½“å‰æœ‰ä¸­æ–­ï¿
`define ExcCode Cause[6:2]//å¼‚å¸¸çš„ç±»ï¿


module CP0 (
input clk,
input reset,
input en, 	//å†™ä½¿èƒ½ä¿¡å·ï¿½
input[4:0] CP0Add,//å¯„å­˜å™¨åœ°å€ã€‚å¿…ç„¶æ˜¯rdï¼Œæ‰€ä»¥é’ˆå¯¹rdè¦å•ç‹¬ä¼ å¹¶ä¸”è¿æ¥
input[31:0] CP0In,// 	CP0 å†™å…¥æ•°æ®ã€‚rtï¼Œç›´æ¥è¿rtå³å¯
output[31:0] CP0Out ,//	CP0 è¯»å‡ºæ•°æ®ã€‚ï¼Œè¦ä¼¸åˆ°Wçº§å†…éƒ¨è½¬å‘é‚£ä¸ªå‡ ä¸ªé‡Œé¢ï¼Œ
input[31:0] VPC ,//å—å®³ PCï¿
input BDIn ,//æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤ï¿
input[4:0] ExcCodeIn,//	è®°å½•å¼‚å¸¸ç±»å‹ï¿
input[5:0] HWInt,//	è¾“å…¥ä¸­æ–­ä¿¡å·ï¿
input EXLClr,//ç”¨æ¥å¤ä½ EXLï¿
output [31:0] EPCOut, //32 	EPC çš„å€¼ï¿½
output Req  //è¿›å…¥å¤„ç†ç¨‹åºè¯·æ±‚ï¿

);
assign EPCOut=tempEpc; //ç›´æ¥æš´éœ²EPCçš„ï¿½

parameter Int = 5'd0;
parameter AdEL= 5'd4;
parameter AdES= 5'd5;
parameter Syscall=5'd8;
parameter RI=5'd10;
parameter OV=5'd12;

initial
begin
    SR=0;
    Cause=0;
    EPC=0;
end

wire Expreq;//å‡ºç°å¼‚å¸¸,è€Œä¸æ˜¯ä¸­æ–­ï¼Œå¼‚å¸¸å’Œä¸­æ–­åˆ†å¼€ï¿
//ä¸­æ–­
wire Intreq;

assign Intreq=(|(HWInt&`IM))&(!`EXL)&`IE;

assign Expreq=(ExcCodeIn!=0&&(!`EXL))?1'b1:1'b0;//æ³¨æ„è¿™ä¸ªå½“Exlç½®ä¸ºä¸çš„æ—¶å€™å·²ç»åœ¨ä¸­æ–­æ€äº†ï¼Œæ˜¯ä¸èƒ½å†ç”Ÿæˆå¼‚å¸¸çš„.

assign Req=(Intreq|Expreq);

reg [31:0]SR;//12
reg [31:0]Cause;//13
reg [31:0]EPC;//14



assign CP0Out=(CP0Add==12)?SR:
              (CP0Add==13)?Cause:
              (CP0Add==14)?EPC:32'b0;
wire [31:0] tempEpc;
assign tempEpc=(Req==1)?((BDIn==1)?(VPC-4):VPC)://ä¸€ä¸ªå°å°è½¬ï¿
                        EPC;
always @(posedge clk) begin
    if(reset==1)
    begin
        SR=0;
        Cause=0;
        EPC=0;
    end
    else 
    begin
    `IP<=HWInt;
    if(Req==1) begin
        `ExcCode<=(Intreq)?5'b0:ExcCodeIn;
        `EXL<=1'b1;
        EPC<=tempEpc;
        `BD<=BDIn;
               end
    else if(EXLClr==1) begin
        `EXL<=1'b0;

    end
    else
    begin 
        if(en==1)begin
          if(CP0Add==12)SR<=CP0In;
          else if(CP0Add==13) begin
          Cause<=CP0In  ;
          end
          else if(CP0Add==14) begin
          EPC<=CP0In;  
          end
        end
    end
        end
end
endmodule //cp0