

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21'
================================================================
* Date:           Sat Nov 19 15:44:25 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_20_VITIS_LOOP_241_21  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_16 = alloca i32 1"   --->   Operation 5 'alloca' 'j_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten41"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_16"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc230"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i12 %indvar_flatten41" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 16 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.97ns)   --->   "%icmp_ln240 = icmp_eq  i12 %indvar_flatten41_load, i12 2048" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 17 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%add_ln240 = add i12 %indvar_flatten41_load, i12 1" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 18 'add' 'add_ln240' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc233, void %for.body244.preheader.exitStub" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 19 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_16_load = load i7 %j_16" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 20 'load' 'j_16_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_16_load, i32 6" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.36ns)   --->   "%select_ln240 = select i1 %tmp, i7 0, i7 %j_16_load" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 23 'select' 'select_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln240_1 = add i7 %i_load, i7 1" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 24 'add' 'add_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%select_ln240_1 = select i1 %tmp, i7 %add_ln240_1, i7 %i_load" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 25 'select' 'select_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv131_udiv_mid2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln240_1, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 26 'partselect' 'indvars_iv131_udiv_mid2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i5 %indvars_iv131_udiv_mid2" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 27 'zext' 'zext_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i7 %select_ln240_1" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 28 'trunc' 'trunc_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln240, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln, i6 %zext_ln240" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 30 'bitconcatenate' 'add_ln6' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i11 %add_ln6" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 31 'zext' 'zext_ln245' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln245" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 32 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln245" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 33 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 34 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 35 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln245 = trunc i7 %select_ln240_1" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 36 'trunc' 'trunc_ln245' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln245 = or i11 %add_ln6, i11 32" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 37 'or' 'or_ln245' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln245_2 = zext i11 %or_ln245" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 38 'zext' 'zext_ln245_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln245_2" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 39 'getelementptr' 'reg_file_2_0_addr_7' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln245_2" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 40 'getelementptr' 'reg_file_2_1_addr_7' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 41 'load' 'reg_file_2_0_load_4' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 42 'load' 'reg_file_2_1_load_4' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln241 = add i7 %select_ln240, i7 2" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 43 'add' 'add_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln241 = store i12 %add_ln240, i12 %indvar_flatten41" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 44 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln241 = store i7 %select_ln240_1, i7 %i" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 45 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln241 = store i7 %add_ln241, i7 %j_16" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 46 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_20_VITIS_LOOP_241_21_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln244 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:244]   --->   Operation 49 'specpipeline' 'specpipeline_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 50 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 51 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 52 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln240" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 53 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%add_ln245_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln245, i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 54 'bitconcatenate' 'add_ln245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i11 %add_ln245_1" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 55 'zext' 'zext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln245_1" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 56 'getelementptr' 'reg_file_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln245 = store i16 %tmp_s, i11 %reg_file_6_0_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 57 'store' 'store_ln245' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 58 'load' 'reg_file_2_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 59 'load' 'reg_file_2_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%tmp_67 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln240" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 60 'mux' 'tmp_67' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln245_1" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 61 'getelementptr' 'reg_file_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln245 = store i16 %tmp_67, i11 %reg_file_6_1_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 62 'store' 'store_ln245' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.inc230" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 63 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_16                    (alloca           ) [ 010]
i                       (alloca           ) [ 010]
indvar_flatten41        (alloca           ) [ 010]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
indvar_flatten41_load   (load             ) [ 000]
icmp_ln240              (icmp             ) [ 010]
add_ln240               (add              ) [ 000]
br_ln240                (br               ) [ 000]
j_16_load               (load             ) [ 000]
i_load                  (load             ) [ 000]
tmp                     (bitselect        ) [ 000]
select_ln240            (select           ) [ 000]
add_ln240_1             (add              ) [ 000]
select_ln240_1          (select           ) [ 000]
indvars_iv131_udiv_mid2 (partselect       ) [ 000]
zext_ln240              (zext             ) [ 000]
trunc_ln240             (trunc            ) [ 011]
lshr_ln                 (partselect       ) [ 011]
add_ln6                 (bitconcatenate   ) [ 000]
zext_ln245              (zext             ) [ 000]
reg_file_2_0_addr       (getelementptr    ) [ 011]
reg_file_2_1_addr       (getelementptr    ) [ 011]
trunc_ln245             (trunc            ) [ 011]
or_ln245                (or               ) [ 000]
zext_ln245_2            (zext             ) [ 000]
reg_file_2_0_addr_7     (getelementptr    ) [ 011]
reg_file_2_1_addr_7     (getelementptr    ) [ 011]
add_ln241               (add              ) [ 000]
store_ln241             (store            ) [ 000]
store_ln241             (store            ) [ 000]
store_ln241             (store            ) [ 000]
specloopname_ln0        (specloopname     ) [ 000]
empty                   (speclooptripcount) [ 000]
specpipeline_ln244      (specpipeline     ) [ 000]
specloopname_ln132      (specloopname     ) [ 000]
reg_file_2_0_load       (load             ) [ 000]
reg_file_2_1_load       (load             ) [ 000]
tmp_s                   (mux              ) [ 000]
add_ln245_1             (bitconcatenate   ) [ 000]
zext_ln245_1            (zext             ) [ 000]
reg_file_6_0_addr       (getelementptr    ) [ 000]
store_ln245             (store            ) [ 000]
reg_file_2_0_load_4     (load             ) [ 000]
reg_file_2_1_load_4     (load             ) [ 000]
tmp_67                  (mux              ) [ 000]
reg_file_6_1_addr       (getelementptr    ) [ 000]
store_ln245             (store            ) [ 000]
br_ln241                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_240_20_VITIS_LOOP_241_21_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_16_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_16/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten41_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten41/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="reg_file_2_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="reg_file_2_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="0"/>
<pin id="87" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
<pin id="98" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/1 reg_file_2_0_load_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="0"/>
<pin id="108" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/1 reg_file_2_1_load_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="reg_file_2_0_addr_7_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr_7/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="reg_file_2_1_addr_7_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="11" slack="0"/>
<pin id="121" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr_7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="reg_file_6_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln245_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="reg_file_6_1_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln245_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten41_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten41_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln240_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln240_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_16_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_16_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln240_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln240/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln240_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln240_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln240_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvars_iv131_udiv_mid2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="4" slack="0"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indvars_iv131_udiv_mid2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln240_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln240_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln240/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lshr_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="4" slack="0"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln245_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln245_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln245/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln245_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln245/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln245_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln241_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln241_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="0" index="1" bw="12" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln241_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln241_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="0" index="3" bw="1" slack="1"/>
<pin id="302" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln245_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="1"/>
<pin id="310" dir="0" index="2" bw="5" slack="1"/>
<pin id="311" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln245_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln245_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_67_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="0" index="3" bw="1" slack="1"/>
<pin id="324" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="j_16_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_16 "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten41_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten41 "/>
</bind>
</comp>

<comp id="353" class="1005" name="trunc_ln240_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln240 "/>
</bind>
</comp>

<comp id="359" class="1005" name="lshr_ln_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="364" class="1005" name="reg_file_2_0_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="1"/>
<pin id="366" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_file_2_1_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="1"/>
<pin id="371" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="trunc_ln245_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln245 "/>
</bind>
</comp>

<comp id="379" class="1005" name="reg_file_2_0_addr_7_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="1"/>
<pin id="381" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr_7 "/>
</bind>
</comp>

<comp id="384" class="1005" name="reg_file_2_1_addr_7_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="1"/>
<pin id="386" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="76" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="109"><net_src comp="83" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="110" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="167" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="182" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="182" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="185" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="188" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="185" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="210" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="210" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="196" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="236" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="228" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="263"><net_src comp="210" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="246" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="280"><net_src comp="196" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="176" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="210" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="276" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="90" pin="7"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="100" pin="7"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="297" pin="4"/><net_sink comp="133" pin=1"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="307" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="90" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="100" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="319" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="332"><net_src comp="64" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="339"><net_src comp="68" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="346"><net_src comp="72" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="356"><net_src comp="232" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="319" pin=3"/></net>

<net id="362"><net_src comp="236" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="367"><net_src comp="76" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="372"><net_src comp="83" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="377"><net_src comp="260" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="382"><net_src comp="110" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="387"><net_src comp="117" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_6_1 | {2 }
	Port: reg_file_6_0 | {2 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21 : reg_file_2_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21 : reg_file_2_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten41_load : 1
		icmp_ln240 : 2
		add_ln240 : 2
		br_ln240 : 3
		j_16_load : 1
		i_load : 1
		tmp : 2
		select_ln240 : 3
		add_ln240_1 : 2
		select_ln240_1 : 3
		indvars_iv131_udiv_mid2 : 4
		zext_ln240 : 5
		trunc_ln240 : 4
		lshr_ln : 4
		add_ln6 : 6
		zext_ln245 : 7
		reg_file_2_0_addr : 8
		reg_file_2_1_addr : 8
		reg_file_2_0_load : 9
		reg_file_2_1_load : 9
		trunc_ln245 : 4
		or_ln245 : 7
		zext_ln245_2 : 7
		reg_file_2_0_addr_7 : 8
		reg_file_2_1_addr_7 : 8
		reg_file_2_0_load_4 : 9
		reg_file_2_1_load_4 : 9
		add_ln241 : 4
		store_ln241 : 3
		store_ln241 : 4
		store_ln241 : 5
	State 2
		tmp_s : 1
		zext_ln245_1 : 1
		reg_file_6_0_addr : 2
		store_ln245 : 3
		tmp_67 : 1
		reg_file_6_1_addr : 2
		store_ln245 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln240_fu_176        |    0    |    19   |
|    add   |       add_ln240_1_fu_204       |    0    |    14   |
|          |        add_ln241_fu_276        |    0    |    14   |
|----------|--------------------------------|---------|---------|
|    mux   |          tmp_s_fu_297          |    0    |    9    |
|          |          tmp_67_fu_319         |    0    |    9    |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln240_fu_196      |    0    |    7    |
|          |      select_ln240_1_fu_210     |    0    |    7    |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln240_fu_170       |    0    |    12   |
|----------|--------------------------------|---------|---------|
| bitselect|           tmp_fu_188           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect| indvars_iv131_udiv_mid2_fu_218 |    0    |    0    |
|          |         lshr_ln_fu_236         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln240_fu_228       |    0    |    0    |
|   zext   |        zext_ln245_fu_254       |    0    |    0    |
|          |       zext_ln245_2_fu_270      |    0    |    0    |
|          |       zext_ln245_1_fu_313      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln240_fu_232       |    0    |    0    |
|          |       trunc_ln245_fu_260       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|         add_ln6_fu_246         |    0    |    0    |
|          |       add_ln245_1_fu_307       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln245_fu_264        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    91   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_336         |    7   |
|  indvar_flatten41_reg_343 |   12   |
|        j_16_reg_329       |    7   |
|      lshr_ln_reg_359      |    5   |
|reg_file_2_0_addr_7_reg_379|   11   |
| reg_file_2_0_addr_reg_364 |   11   |
|reg_file_2_1_addr_7_reg_384|   11   |
| reg_file_2_1_addr_reg_369 |   11   |
|    trunc_ln240_reg_353    |    1   |
|    trunc_ln245_reg_374    |    6   |
+---------------------------+--------+
|           Total           |   82   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   82   |   127  |
+-----------+--------+--------+--------+
