                          CONFORMAL (R)
                   Version 24.10-s400 (28-Apr-2025) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2024. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Command: read library ./slow_vdd1v0_basicCells.v -verilog -both
// Parsing file ./slow_vdd1v0_basicCells.v ...
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:56)
// Warning: (VLG5.5) Internal primitive is recognized (occurrence:120)
// Warning: (VLG5.6) Named port association is ignored for primitive gate (occurrence:120)
// Warning: (IGN7.1) trireg net is modeled as a latch to hold value (occurrence:1)
// Warning: (HRC1.4) Module/entity is empty (blackboxed) (occurrence:1)
// Note: (HRC3.5b) Open output port connection is detected (occurrence:48)
// Warning: (HRC3.10b) An input port is declared, but it is not used. Module is empty (occurrence:1)
// Note: Read VERILOG library successfully
// Command: read design ../synthesis/preopt.v -verilog -golden 
// Error: Cannot open file '../synthesis/preopt.v'.
// Error: FIL1.2: Failed to open file
//  Design file not found
// Error: Total 1 error(s) of fail to open file found during read design. Please review parsing message.
// 'dofile /home/Group4/Desktop/AVS/Endterm_Project/Project/Equivalence_checking/final.do' is aborted at line 3
// Command: exit
