Line number: 
[3119, 3125]
Comment: 
This block is a clock-based data handling component that sets the `readdata` output based on specified conditions. When a negative edge of the `jrst_n` signal or the positive edge of the `clk` signal is detected, the block force resets `readdata` to 0 if `jrst_n` is 0. Otherwise, `readdata` adopts either `oci_reg_readdata` or `ociram_readdata`, depending on the status of the 9th bit of the `address`, where it selects `oci_reg_readdata` if the 9th bit is high and `ociram_readdata` if it is low.
