{"files":[{"patch":"@@ -219,0 +219,2 @@\n+\/\/ riscv do not ovlerlay the floating-point registers on vector registers.\n+\/\/ vector registers are saved by default on riscv when RVV is enabled.\n","filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp","additions":2,"deletions":0,"binary":false,"changes":2,"status":"modified"}]}