

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Thu May 11 23:24:39 2023

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _RB2	set	31754
    49  0000                     _RB1	set	31753
    50  0000                     _RB0	set	31752
    51  0000                     _PORTB	set	3969
    52  0000                     _TRISB	set	3987
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  007F9C                     __pcinit:
    58                           	callstack 0
    59  007F9C                     start_initialization:
    60                           	callstack 0
    61  007F9C                     __initialization:
    62                           	callstack 0
    63  007F9C                     end_of_initialization:
    64                           	callstack 0
    65  007F9C                     __end_of__initialization:
    66                           	callstack 0
    67  007F9C  0100               	movlb	0
    68  007F9E  EFD1  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71  000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73  000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76  000001                     	ds	2
    77                           
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 26 in file "PIC18F4520.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    97 ;;      Params:         0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0
    99 ;;      Temps:          2       0       0       0       0       0       0
   100 ;;      Totals:         2       0       0       0       0       0       0
   101 ;;Total ram usage:        2 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  007FA2                     __ptext0:
   111                           	callstack 0
   112  007FA2                     _main:
   113                           	callstack 31
   114  007FA2  0E00               	movlw	0
   115  007FA4  6E93               	movwf	147,c	;volatile
   116  007FA6  0E00               	movlw	0
   117  007FA8  6E81               	movwf	129,c	;volatile
   118  007FAA                     l698:
   119  007FAA  8081               	bsf	3969,0,c	;volatile
   120  007FAC  0E7F               	movlw	127
   121  007FAE  6E02               	movwf	(??_main+1)^0,c
   122  007FB0  0ED4               	movlw	212
   123  007FB2  6E01               	movwf	??_main^0,c
   124  007FB4  0E32               	movlw	50
   125  007FB6                     u17:
   126  007FB6  2EE8               	decfsz	wreg,f,c
   127  007FB8  D7FE               	bra	u17
   128  007FBA  2E01               	decfsz	??_main^0,f,c
   129  007FBC  D7FC               	bra	u17
   130  007FBE  2E02               	decfsz	(??_main+1)^0,f,c
   131  007FC0  D7FA               	bra	u17
   132  007FC2  9081               	bcf	3969,0,c	;volatile
   133  007FC4  8281               	bsf	3969,1,c	;volatile
   134  007FC6  0E4D               	movlw	77
   135  007FC8  6E02               	movwf	(??_main+1)^0,c
   136  007FCA  0E19               	movlw	25
   137  007FCC  6E01               	movwf	??_main^0,c
   138  007FCE  0E50               	movlw	80
   139  007FD0                     u27:
   140  007FD0  2EE8               	decfsz	wreg,f,c
   141  007FD2  D7FE               	bra	u27
   142  007FD4  2E01               	decfsz	??_main^0,f,c
   143  007FD6  D7FC               	bra	u27
   144  007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   145  007FDA  D7FA               	bra	u27
   146  007FDC  9281               	bcf	3969,1,c	;volatile
   147  007FDE  8481               	bsf	3969,2,c	;volatile
   148  007FE0  0E7F               	movlw	127
   149  007FE2  6E02               	movwf	(??_main+1)^0,c
   150  007FE4  0ED4               	movlw	212
   151  007FE6  6E01               	movwf	??_main^0,c
   152  007FE8  0E32               	movlw	50
   153  007FEA                     u37:
   154  007FEA  2EE8               	decfsz	wreg,f,c
   155  007FEC  D7FE               	bra	u37
   156  007FEE  2E01               	decfsz	??_main^0,f,c
   157  007FF0  D7FC               	bra	u37
   158  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   159  007FF4  D7FA               	bra	u37
   160  007FF6  9481               	bcf	3969,2,c	;volatile
   161  007FF8  EFD5  F03F         	goto	l698
   162  007FFC  EF00  F000         	goto	start
   163  008000                     __end_of_main:
   164                           	callstack 0
   165  0000                     
   166                           	psect	rparam
   167  0000                     
   168                           	psect	idloc
   169                           
   170                           ;Config register IDLOC0 @ 0x200000
   171                           ;	unspecified, using default values
   172  200000                     	org	2097152
   173  200000  FF                 	db	255
   174                           
   175                           ;Config register IDLOC1 @ 0x200001
   176                           ;	unspecified, using default values
   177  200001                     	org	2097153
   178  200001  FF                 	db	255
   179                           
   180                           ;Config register IDLOC2 @ 0x200002
   181                           ;	unspecified, using default values
   182  200002                     	org	2097154
   183  200002  FF                 	db	255
   184                           
   185                           ;Config register IDLOC3 @ 0x200003
   186                           ;	unspecified, using default values
   187  200003                     	org	2097155
   188  200003  FF                 	db	255
   189                           
   190                           ;Config register IDLOC4 @ 0x200004
   191                           ;	unspecified, using default values
   192  200004                     	org	2097156
   193  200004  FF                 	db	255
   194                           
   195                           ;Config register IDLOC5 @ 0x200005
   196                           ;	unspecified, using default values
   197  200005                     	org	2097157
   198  200005  FF                 	db	255
   199                           
   200                           ;Config register IDLOC6 @ 0x200006
   201                           ;	unspecified, using default values
   202  200006                     	org	2097158
   203  200006  FF                 	db	255
   204                           
   205                           ;Config register IDLOC7 @ 0x200007
   206                           ;	unspecified, using default values
   207  200007                     	org	2097159
   208  200007  FF                 	db	255
   209                           
   210                           	psect	config
   211                           
   212                           ; Padding undefined space
   213  300000                     	org	3145728
   214  300000  FF                 	db	255
   215                           
   216                           ;Config register CONFIG1H @ 0x300001
   217                           ;	Oscillator Selection bits
   218                           ;	OSC = HS, HS oscillator
   219                           ;	Fail-Safe Clock Monitor Enable bit
   220                           ;	FCMEN = 0x0, unprogrammed default
   221                           ;	Internal/External Oscillator Switchover bit
   222                           ;	IESO = 0x0, unprogrammed default
   223  300001                     	org	3145729
   224  300001  02                 	db	2
   225                           
   226                           ;Config register CONFIG2L @ 0x300002
   227                           ;	unspecified, using default values
   228                           ;	Power-up Timer Enable bit
   229                           ;	PWRT = 0x1, unprogrammed default
   230                           ;	Brown-out Reset Enable bits
   231                           ;	BOREN = 0x3, unprogrammed default
   232                           ;	Brown Out Reset Voltage bits
   233                           ;	BORV = 0x3, unprogrammed default
   234  300002                     	org	3145730
   235  300002  1F                 	db	31
   236                           
   237                           ;Config register CONFIG2H @ 0x300003
   238                           ;	Watchdog Timer Enable bit
   239                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   240                           ;	Watchdog Timer Postscale Select bits
   241                           ;	WDTPS = 0xF, unprogrammed default
   242  300003                     	org	3145731
   243  300003  1E                 	db	30
   244                           
   245                           ; Padding undefined space
   246  300004                     	org	3145732
   247  300004  FF                 	db	255
   248                           
   249                           ;Config register CONFIG3H @ 0x300005
   250                           ;	CCP2 MUX bit
   251                           ;	CCP2MX = 0x1, unprogrammed default
   252                           ;	PORTB A/D Enable bit
   253                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   254                           ;	Low-Power Timer1 Oscillator Enable bit
   255                           ;	LPT1OSC = 0x0, unprogrammed default
   256                           ;	MCLR Pin Enable bit
   257                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   258  300005                     	org	3145733
   259  300005  01                 	db	1
   260                           
   261                           ;Config register CONFIG4L @ 0x300006
   262                           ;	Stack Full/Underflow Reset Enable bit
   263                           ;	STVREN = 0x1, unprogrammed default
   264                           ;	Single-Supply ICSP Enable bit
   265                           ;	LVP = OFF, Single-Supply ICSP disabled
   266                           ;	Extended Instruction Set Enable bit
   267                           ;	XINST = 0x0, unprogrammed default
   268                           ;	Background Debugger Enable bit
   269                           ;	DEBUG = 0x1, unprogrammed default
   270  300006                     	org	3145734
   271  300006  81                 	db	129
   272                           
   273                           ; Padding undefined space
   274  300007                     	org	3145735
   275  300007  FF                 	db	255
   276                           
   277                           ;Config register CONFIG5L @ 0x300008
   278                           ;	unspecified, using default values
   279                           ;	Code Protection bit
   280                           ;	CP0 = 0x1, unprogrammed default
   281                           ;	Code Protection bit
   282                           ;	CP1 = 0x1, unprogrammed default
   283                           ;	Code Protection bit
   284                           ;	CP2 = 0x1, unprogrammed default
   285                           ;	Code Protection bit
   286                           ;	CP3 = 0x1, unprogrammed default
   287  300008                     	org	3145736
   288  300008  0F                 	db	15
   289                           
   290                           ;Config register CONFIG5H @ 0x300009
   291                           ;	unspecified, using default values
   292                           ;	Boot Block Code Protection bit
   293                           ;	CPB = 0x1, unprogrammed default
   294                           ;	Data EEPROM Code Protection bit
   295                           ;	CPD = 0x1, unprogrammed default
   296  300009                     	org	3145737
   297  300009  C0                 	db	192
   298                           
   299                           ;Config register CONFIG6L @ 0x30000A
   300                           ;	unspecified, using default values
   301                           ;	Write Protection bit
   302                           ;	WRT0 = 0x1, unprogrammed default
   303                           ;	Write Protection bit
   304                           ;	WRT1 = 0x1, unprogrammed default
   305                           ;	Write Protection bit
   306                           ;	WRT2 = 0x1, unprogrammed default
   307                           ;	Write Protection bit
   308                           ;	WRT3 = 0x1, unprogrammed default
   309  30000A                     	org	3145738
   310  30000A  0F                 	db	15
   311                           
   312                           ;Config register CONFIG6H @ 0x30000B
   313                           ;	unspecified, using default values
   314                           ;	Configuration Register Write Protection bit
   315                           ;	WRTC = 0x1, unprogrammed default
   316                           ;	Boot Block Write Protection bit
   317                           ;	WRTB = 0x1, unprogrammed default
   318                           ;	Data EEPROM Write Protection bit
   319                           ;	WRTD = 0x1, unprogrammed default
   320  30000B                     	org	3145739
   321  30000B  E0                 	db	224
   322                           
   323                           ;Config register CONFIG7L @ 0x30000C
   324                           ;	unspecified, using default values
   325                           ;	Table Read Protection bit
   326                           ;	EBTR0 = 0x1, unprogrammed default
   327                           ;	Table Read Protection bit
   328                           ;	EBTR1 = 0x1, unprogrammed default
   329                           ;	Table Read Protection bit
   330                           ;	EBTR2 = 0x1, unprogrammed default
   331                           ;	Table Read Protection bit
   332                           ;	EBTR3 = 0x1, unprogrammed default
   333  30000C                     	org	3145740
   334  30000C  0F                 	db	15
   335                           
   336                           ;Config register CONFIG7H @ 0x30000D
   337                           ;	unspecified, using default values
   338                           ;	Boot Block Table Read Protection bit
   339                           ;	EBTRB = 0x1, unprogrammed default
   340  30000D                     	org	3145741
   341  30000D  40                 	db	64
   342                           tosu	equ	0xFFF
   343                           tosh	equ	0xFFE
   344                           tosl	equ	0xFFD
   345                           stkptr	equ	0xFFC
   346                           pclatu	equ	0xFFB
   347                           pclath	equ	0xFFA
   348                           pcl	equ	0xFF9
   349                           tblptru	equ	0xFF8
   350                           tblptrh	equ	0xFF7
   351                           tblptrl	equ	0xFF6
   352                           tablat	equ	0xFF5
   353                           prodh	equ	0xFF4
   354                           prodl	equ	0xFF3
   355                           indf0	equ	0xFEF
   356                           postinc0	equ	0xFEE
   357                           postdec0	equ	0xFED
   358                           preinc0	equ	0xFEC
   359                           plusw0	equ	0xFEB
   360                           fsr0h	equ	0xFEA
   361                           fsr0l	equ	0xFE9
   362                           wreg	equ	0xFE8
   363                           indf1	equ	0xFE7
   364                           postinc1	equ	0xFE6
   365                           postdec1	equ	0xFE5
   366                           preinc1	equ	0xFE4
   367                           plusw1	equ	0xFE3
   368                           fsr1h	equ	0xFE2
   369                           fsr1l	equ	0xFE1
   370                           bsr	equ	0xFE0
   371                           indf2	equ	0xFDF
   372                           postinc2	equ	0xFDE
   373                           postdec2	equ	0xFDD
   374                           preinc2	equ	0xFDC
   375                           plusw2	equ	0xFDB
   376                           fsr2h	equ	0xFDA
   377                           fsr2l	equ	0xFD9
   378                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRh          6C      0       0      16        0.0%
BITBIGSFRlh         11      0       0      17        0.0%
BITBIGSFRll          1      0       0      18        0.0%
ABS                  0      0       0      19        0.0%
BIGRAM             5FF      0       0      20        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Thu May 11 23:24:39 2023

                     u17 7FB6                       u27 7FD0                       u37 7FEA  
                    l700 7FAC                      l710 7FDE                      l702 7FC2  
                    l712 7FE0                      l704 7FC4                      l714 7FF6  
                    l706 7FC6                      l708 7FDC                      l696 7FA2  
                    l698 7FAA                      _RB0 007C08                      _RB1 007C09  
                    _RB2 007C0A                      wreg 000FE8                     _main 7FA2  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTB 000F81                    _TRISB 000F93          __initialization 7F9C  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0080  __end_of__initialization 7F9C  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F9C                  __ramtop 0600  
                __ptext0 7FA2     end_of_initialization 7F9C      start_initialization 7F9C  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
