Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: topLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topLevel"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : topLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" into library work
Parsing entity <registerFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/programMemory.vhd" into library work
Parsing entity <programMemory>.
Parsing architecture <Behavioral> of entity <programmemory>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/programCounter.vhd" into library work
Parsing entity <programCounter>.
Parsing architecture <Behavioral> of entity <programcounter>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/pcIncrementor.vhd" into library work
Parsing entity <pcIncrementor>.
Parsing architecture <Behavioral> of entity <pcincrementor>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/opcodeDecode.vhd" into library work
Parsing entity <opcodeDecode>.
Parsing architecture <Behavioral> of entity <opcodedecode>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/immExtender.vhd" into library work
Parsing entity <immExtender>.
Parsing architecture <Behavioral> of entity <immextender>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/dataMemory.vhd" into library work
Parsing entity <dataMemory>.
Parsing architecture <Behavioral> of entity <datamemory>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd" into library work
Parsing entity <topLevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topLevel> (architecture <Behavioral>) from library <work>.

Elaborating entity <programCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <pcIncrementor> (architecture <Behavioral>) from library <work>.

Elaborating entity <programMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <registerFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <dataMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <immExtender> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <opcodeDecode> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topLevel>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd".
INFO:Xst:3210 - "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd" line 115: Output port <aluFunc3> of the instance <INSTANCE_DECODE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd" line 115: Output port <shamt> of the instance <INSTANCE_DECODE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd" line 115: Output port <aluFunc7> of the instance <INSTANCE_DECODE> is unconnected or connected to loadless signal.
    Found 32-bit 4-to-1 multiplexer for signal <rdIn> created at line 29.
    Summary:
	inferred   7 Multiplexer(s).
Unit <topLevel> synthesized.

Synthesizing Unit <programCounter>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/programCounter.vhd".
    Found 32-bit register for signal <Output>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <programCounter> synthesized.

Synthesizing Unit <pcIncrementor>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/pcIncrementor.vhd".
    Found 32-bit adder for signal <Input[31]_imm[31]_add_0_OUT> created at line 22.
    Found 32-bit adder for signal <Input[31]_GND_6_o_add_1_OUT> created at line 1253.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <pcIncrementor> synthesized.

Synthesizing Unit <programMemory>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/programMemory.vhd".
    Found 64x32-bit Read Only RAM for signal <_n0049>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <programMemory> synthesized.

Synthesizing Unit <registerFile>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd".
    Found 32x32-bit dual-port RAM <Mram_x> for signal <x>.
    Summary:
	inferred   2 RAM(s).
Unit <registerFile> synthesized.

Synthesizing Unit <dataMemory>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/dataMemory.vhd".
    Found 32-bit register for signal <mem1>.
    Found 32-bit register for signal <mem2>.
    Found 32-bit register for signal <mem3>.
    Found 32-bit register for signal <mem4>.
    Found 32-bit register for signal <mem5>.
    Found 32-bit register for signal <mem6>.
    Found 32-bit register for signal <mem7>.
    Found 32-bit register for signal <mem8>.
    Found 32-bit register for signal <mem9>.
    Found 32-bit register for signal <mem10>.
    Found 32-bit register for signal <mem11>.
    Found 32-bit register for signal <mem12>.
    Found 32-bit register for signal <mem13>.
    Found 32-bit register for signal <mem14>.
    Found 32-bit register for signal <mem15>.
    Found 32-bit register for signal <mem0>.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <dataMemory> synthesized.

Synthesizing Unit <immExtender>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/immExtender.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <immExtender> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/ALU.vhd".
WARNING:Xst:653 - Signal <branchTrue> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit adder for signal <Output> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.

Synthesizing Unit <opcodeDecode>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/opcodeDecode.vhd".
WARNING:Xst:647 - Input <func7<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <func7<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x2-bit Read Only RAM for signal <rdInMult>
    Summary:
	inferred   1 RAM(s).
	inferred  23 Multiplexer(s).
Unit <opcodeDecode> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x2-bit single-port Read Only RAM                   : 1
 32x32-bit dual-port RAM                               : 2
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 17
 32-bit register                                       : 17
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 21
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 27
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <opcodeDecode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rdInMult> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 2-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rdInMult>      |          |
    -----------------------------------------------------------------------
Unit <opcodeDecode> synthesized (advanced).

Synthesizing (advanced) Unit <programMemory>.
INFO:Xst:3231 - The small RAM <Mram__n0049> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc<5:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <programMemory> synthesized (advanced).

Synthesizing (advanced) Unit <registerFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <rd>            |          |
    |     diA            | connected to signal <dataIn>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rs1>           |          |
    |     doB            | connected to signal <rd1>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <rd>            |          |
    |     diA            | connected to signal <dataIn>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rs2>           |          |
    |     doB            | connected to signal <rd2>           |          |
    -----------------------------------------------------------------------
Unit <registerFile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x2-bit single-port distributed Read Only RAM       : 1
 32x32-bit dual-port distributed RAM                   : 2
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 544
 Flip-Flops                                            : 544
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 21
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 27
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <topLevel> ...

Optimizing unit <dataMemory> ...

Optimizing unit <opcodeDecode> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topLevel, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 544
 Flip-Flops                                            : 544

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topLevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 970
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 54
#      LUT3                        : 79
#      LUT4                        : 68
#      LUT5                        : 92
#      LUT6                        : 465
#      MUXCY                       : 60
#      MUXF7                       : 58
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 544
#      FDE                         : 544
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             544  out of  11440     4%  
 Number of Slice LUTs:                  836  out of   5720    14%  
    Number used as Logic:               788  out of   5720    13%  
    Number used as Memory:               48  out of   1440     3%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1298
   Number with an unused Flip Flop:     754  out of   1298    58%  
   Number with an unused LUT:           462  out of   1298    35%  
   Number of fully used LUT-FF pairs:    82  out of   1298     6%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    200     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 558   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.001ns (Maximum Frequency: 66.663MHz)
   Minimum input arrival time before clock: 3.149ns
   Maximum output required time after clock: 12.025ns
   Maximum combinational path delay: 7.723ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.001ns (frequency: 66.663MHz)
  Total number of paths / destination ports: 19746717 / 1176
-------------------------------------------------------------------------
Delay:               15.001ns (Levels of Logic = 12)
  Source:            INSTANCE_PC/Output_3 (FF)
  Destination:       INSTANCE_REGFILE/Mram_x3 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: INSTANCE_PC/Output_3 to INSTANCE_REGFILE/Mram_x3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.525   1.637  INSTANCE_PC/Output_3 (INSTANCE_PC/Output_3)
     LUT6:I0->O           27   0.254   1.436  INSTANCE_PROGMEM/Mram__n004922 (INSTANCE_PROGMEM/_n0049<30>)
     LUT4:I3->O            4   0.254   0.804  INSTANCE_DECODE/Mmux_aluFirstMult12_SW0 (N164)
     LUT5:I4->O            9   0.254   0.976  INSTANCE_DECODE/Mmux_aluFirstMult12_1 (INSTANCE_DECODE/Mmux_aluFirstMult12)
     LUT6:I5->O            1   0.254   0.000  INSTANCE_ALU/Madd_Output_lut<0> (INSTANCE_ALU/Madd_Output_lut<0>)
     MUXCY:S->O            1   0.215   0.000  INSTANCE_ALU/Madd_Output_cy<0> (INSTANCE_ALU/Madd_Output_cy<0>)
     XORCY:CI->O         158   0.206   2.801  INSTANCE_ALU/Madd_Output_xor<1> (aluResult<1>)
     LUT6:I1->O           15   0.254   1.383  INSTANCE_DATAMEM/_n0818<5>1_1 (INSTANCE_DATAMEM/_n0818<5>1)
     LUT6:I3->O            2   0.235   1.156  Mmux_rdIn37 (Mmux_rdIn38)
     LUT6:I1->O            1   0.254   0.000  Mmux_rdIn331_SW1_G (N654)
     MUXF7:I1->O           1   0.175   0.682  Mmux_rdIn331_SW1 (N458)
     LUT6:I5->O            1   0.254   0.000  Mmux_rdIn332_G (N584)
     MUXF7:I1->O           2   0.175   0.725  Mmux_rdIn332 (rdIn<11>)
     RAM32M:DIC1               0.091          INSTANCE_REGFILE/Mram_x3
    ----------------------------------------
    Total                     15.001ns (3.400ns logic, 11.601ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.149ns (Levels of Logic = 1)
  Source:            enable (PAD)
  Destination:       INSTANCE_PC/Output_0 (FF)
  Destination Clock: clk rising

  Data Path: enable to INSTANCE_PC/Output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.328   1.519  enable_IBUF (enable_IBUF)
     FDE:CE                    0.302          INSTANCE_PC/Output_0
    ----------------------------------------
    Total                      3.149ns (1.630ns logic, 1.519ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 290 / 8
-------------------------------------------------------------------------
Offset:              12.025ns (Levels of Logic = 7)
  Source:            INSTANCE_PC/Output_30 (FF)
  Destination:       test<6> (PAD)
  Source Clock:      clk rising

  Data Path: INSTANCE_PC/Output_30 to test<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.525   1.234  INSTANCE_PC/Output_30 (INSTANCE_PC/Output_30)
     LUT6:I1->O            3   0.254   1.042  INSTANCE_PROGMEM/_n0050<31>1 (INSTANCE_PROGMEM/_n0050<31>)
     LUT6:I2->O           29   0.254   1.470  INSTANCE_PROGMEM/_n0050<31>5 (INSTANCE_PROGMEM/_n0050)
     LUT2:I1->O           17   0.254   1.208  INSTANCE_PROGMEM/Mmux_instruction71 (instr<15>)
     RAM32X1D:DPRA0->DPO    3   0.235   0.766  INSTANCE_REGFILE/Mram_x71 (rd1<30>)
     LUT5:I4->O            1   0.254   0.682  test<6>1 (test<6>1)
     LUT6:I5->O            1   0.254   0.681  test<6>2 (test_6_OBUF)
     OBUF:I->O                 2.912          test_6_OBUF (test<6>)
    ----------------------------------------
    Total                     12.025ns (4.942ns logic, 7.083ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Delay:               7.723ns (Levels of Logic = 4)
  Source:            btn3 (PAD)
  Destination:       test<7> (PAD)

  Data Path: btn3 to test<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.612  btn3_IBUF (btn3_IBUF)
     LUT5:I0->O            1   0.254   0.682  test<7>1 (test<7>1)
     LUT6:I5->O            1   0.254   0.681  test<7>2 (test_7_OBUF)
     OBUF:I->O                 2.912          test_7_OBUF (test<7>)
    ----------------------------------------
    Total                      7.723ns (4.748ns logic, 2.975ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.001|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.07 secs
 
--> 


Total memory usage is 376188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    8 (   0 filtered)

