module adder_4bit(a,b,sum,carry);

input [3:0]a,b;
output [3:0]sum;
output carry;

wire c1,c2,c3;

full_adder fa1(a[0],b[0],1'b0,sum[0],c1);
full_adder fa2(a[1],b[1],c1,sum[1],c2);
full_adder fa3(a[2],b[2],c2,sum[2],c3);
full_adder fa4(a[3],b[3],c3,sum[3],carry);

endmodule