// Seed: 713031806
module module_0;
  final begin : LABEL_0
    id_1 = #id_2 1 + 1 - 1;
    id_1 <= 1 == 1'd0;
  end
endmodule
module module_1 (
    input supply0 module_1
    , id_10,
    output supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4,
    output tri1 id_5,
    input tri id_6,
    output supply0 id_7,
    input supply1 id_8
);
  wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  xnor primCall (id_1, id_10, id_11, id_2, id_3, id_6, id_8);
endmodule
