{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731773463947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731773463947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 10:11:03 2024 " "Processing started: Sat Nov 16 10:11:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731773463947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731773463947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P11_DAC -c P11_DAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off P11_DAC -c P11_DAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731773463947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731773464194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731773464194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/display_print.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/display_print.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY_PRINT-rtl " "Found design unit 1: DISPLAY_PRINT-rtl" {  } { { "Components/DISPLAY_PRINT.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/Components/DISPLAY_PRINT.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731773472741 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_PRINT " "Found entity 1: DISPLAY_PRINT" {  } { { "Components/DISPLAY_PRINT.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/Components/DISPLAY_PRINT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731773472741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731773472741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dac_mcp4802.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dac_mcp4802.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_MCP4802-rtl " "Found design unit 1: DAC_MCP4802-rtl" {  } { { "Components/DAC_MCP4802.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/Components/DAC_MCP4802.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731773472744 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC_MCP4802 " "Found entity 1: DAC_MCP4802" {  } { { "Components/DAC_MCP4802.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/Components/DAC_MCP4802.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731773472744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731773472744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIV-DIV " "Found design unit 1: CLK_DIV-DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/Components/CLK_DIV.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731773472746 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Found entity 1: CLK_DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/Components/CLK_DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731773472746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731773472746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p11_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p11_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P11_DAC-rtl " "Found design unit 1: P11_DAC-rtl" {  } { { "P11_DAC.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/P11_DAC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731773472747 ""} { "Info" "ISGN_ENTITY_NAME" "1 P11_DAC " "Found entity 1: P11_DAC" {  } { { "P11_DAC.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/P11_DAC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731773472747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731773472747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P11_DAC " "Elaborating entity \"P11_DAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731773472777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_PRINT DISPLAY_PRINT:c_DISP_PRINT " "Elaborating entity \"DISPLAY_PRINT\" for hierarchy \"DISPLAY_PRINT:c_DISP_PRINT\"" {  } { { "P11_DAC.vhd" "c_DISP_PRINT" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/P11_DAC.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731773472778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV DISPLAY_PRINT:c_DISP_PRINT\|CLK_DIV:c_DISP_CLK " "Elaborating entity \"CLK_DIV\" for hierarchy \"DISPLAY_PRINT:c_DISP_PRINT\|CLK_DIV:c_DISP_CLK\"" {  } { { "Components/DISPLAY_PRINT.vhd" "c_DISP_CLK" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/Components/DISPLAY_PRINT.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731773472778 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clks_max CLK_DIV.vhd(22) " "VHDL Signal Declaration warning at CLK_DIV.vhd(22): used explicit default value for signal \"clks_max\" because signal was never assigned a value" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/Components/CLK_DIV.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731773472779 "|P11_DAC|DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_MCP4802 DAC_MCP4802:c_DAC_MCP4802 " "Elaborating entity \"DAC_MCP4802\" for hierarchy \"DAC_MCP4802:c_DAC_MCP4802\"" {  } { { "P11_DAC.vhd" "c_DAC_MCP4802" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/11_DAC/code/P11_DAC.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731773472779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731773473261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731773473674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731773473674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731773473716 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731773473716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731773473716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731773473716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731773473735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 10:11:13 2024 " "Processing ended: Sat Nov 16 10:11:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731773473735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731773473735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731773473735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731773473735 ""}
