<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE concept
  PUBLIC "-//OASIS//DTD DITA Concept//EN" "concept.dtd">
<concept xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic concept/concept " ditaarch:DITAArchVersion="1.2" id="lau1465393370075" xml:lang="en-us">
	<title class="- topic/title ">About power management</title>
	<shortdesc class="- topic/shortdesc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>
		core provides mechanisms to control both dynamic and static power dissipation.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<conbody class="- topic/body  concept/conbody ">
		<p class="- topic/p ">Dynamic power management includes the following features:</p>
		<ul class="- topic/ul ">
			<li class="- topic/li ">Architectural clock gating.</li>
			<li class="- topic/li ">Per-core <term class="- topic/term ">Dynamic Voltage and Frequency
				Scaling</term> (DVFS).</li>
			
			
			
		</ul>
		<p class="- topic/p ">Static power management includes the following features:</p>
		<ul class="- topic/ul ">
			<li class="- topic/li ">Dynamic retention.</li>
			<li class="- topic/li ">Powerdown.</li>
		</ul>
		
		
	</conbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><link class="- topic/link " format="dita" href="vyz1474288642391.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Power domain states for power modes</linktext><desc class="- topic/desc ">The power domains can be controlled independently to give different     combinations when powered-up and powered-down.</desc></link><link class="- topic/link " format="dita" href="joh1441894748225.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Power control</linktext><desc class="- topic/desc ">All power mode transitions are performed at the request of the power 		controller, using a P-Channel interface to communicate with the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core. </desc></link></linkpool></related-links></concept>