# top_level_sig.fdo : Include file with signals 
# Copyright (C) 2019 CESNET z. s. p. o.
# Author(s): Jakub Cabal <cabal@cesnet.cz>
#
# SPDX-License-Identifier: BSD-3-Clause

source "./signals.fdo"

add wave -divider "RX_MAC_LITE"
add_wave "-noupdate -color yellow -label RESET" /testbench/RESET
add_wave "-noupdate -color yellow -label CLK"   /testbench/CLK

rx    RX   /testbench/DUT_U/VHDL_DUT_U
#link LINK /testbench/DUT_U/VHDL_DUT_U
#tsu  TSU  /testbench/DUT_U/VHDL_DUT_U
tx    TX   /testbench/DUT_U/VHDL_DUT_U
mi    MI   /testbench/DUT_U/VHDL_DUT_U
int   INT  /testbench/DUT_U/VHDL_DUT_U

#all  cut /testbench/DUT_U/VHDL_DUT_U/crc_cutter_g/crc_cutter_i
#all  crc /testbench/DUT_U/VHDL_DUT_U/crc_check_en_g/crc_check_i
#all  mac /testbench/DUT_U/VHDL_DUT_U/mac_check_en_g/mac_check_i
#all  buf /testbench/DUT_U/VHDL_DUT_U/buffer_i
#all  dbuf /testbench/DUT_U/VHDL_DUT_U/buffer_i/dbuf_i
#all  alig /testbench/DUT_U/VHDL_DUT_U/buffer_i/mvb_aligner_g/mvb_aligner_i
#all  stat /testbench/DUT_U/VHDL_DUT_U/stat_unit_i
#all  ctrl /testbench/DUT_U/VHDL_DUT_U/ctrl_unit_i
#all  spme /testbench/DUT_U/VHDL_DUT_U/speed_meter_i
