Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 13:54:52 2025
| Host         : LAPTOP-RH96MGM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  106         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (17)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 106 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  212          inf        0.000                      0                  212           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (input port)
  Destination:            JA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 5.099ns (50.329%)  route 5.032ns (49.671%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=107, routed)         3.008     6.610    JA_OBUF_BUFG[4]
    G17                  OBUF (Prop_obuf_I_O)         3.521    10.131 r  JA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.131    JA[4]
    G17                                                               r  JA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/anode_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 4.112ns (45.405%)  route 4.944ns (54.595%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE                         0.000     0.000 r  ssd/anode_reg[1]/C
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  ssd/anode_reg[1]/Q
                         net (fo=1, routed)           4.944     5.363    AN_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.693     9.055 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.055    AN[1]
    K2                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgbc/pwmr/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.435ns (56.007%)  route 3.484ns (43.993%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  rgbc/pwmr/FSM_sequential_CurrentState_reg[0]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rgbc/pwmr/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=5, routed)           0.723     1.241    rgbc/pwmr/CurrentState[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.148     1.389 r  rgbc/pwmr/LED16_R_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.761     4.150    JA_OBUF[1]
    C17                  OBUF (Prop_obuf_I_O)         3.769     7.919 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.919    JA[1]
    C17                                                               r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            ssd/ct/cathode_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.462ns  (logic 1.367ns (18.320%)  route 6.095ns (81.680%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=3, routed)           4.704     5.671    ssd/ct/SW_IBUF[9]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124     5.795 r  ssd/ct/cathode[6]_i_7/O
                         net (fo=1, routed)           0.394     6.189    ssd/ct/cathode[6]_i_7_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.313 r  ssd/ct/cathode[6]_i_4/O
                         net (fo=7, routed)           0.996     7.310    ssd/ct/cathode[6]_i_4_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.152     7.462 r  ssd/ct/cathode[5]_i_1/O
                         net (fo=1, routed)           0.000     7.462    ssd/ct/cathode[5]
    SLICE_X0Y74          FDRE                                         r  ssd/ct/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            ssd/ct/cathode_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 1.339ns (18.013%)  route 6.095ns (81.987%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=3, routed)           4.704     5.671    ssd/ct/SW_IBUF[9]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124     5.795 r  ssd/ct/cathode[6]_i_7/O
                         net (fo=1, routed)           0.394     6.189    ssd/ct/cathode[6]_i_7_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.313 r  ssd/ct/cathode[6]_i_4/O
                         net (fo=7, routed)           0.996     7.310    ssd/ct/cathode[6]_i_4_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.434 r  ssd/ct/cathode[4]_i_1/O
                         net (fo=1, routed)           0.000     7.434    ssd/ct/cathode[4]
    SLICE_X0Y74          FDRE                                         r  ssd/ct/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            ssd/ct/cathode_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.426ns  (logic 1.258ns (16.942%)  route 6.168ns (83.058%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           5.120     6.102    ssd/ct/SW_IBUF[8]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.226 r  ssd/ct/cathode[6]_i_5/O
                         net (fo=7, routed)           1.048     7.274    ssd/ct/cathode[6]_i_5_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.152     7.426 r  ssd/ct/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     7.426    ssd/ct/cathode[1]
    SLICE_X0Y74          FDRE                                         r  ssd/ct/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            ssd/ct/cathode_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 1.230ns (16.627%)  route 6.168ns (83.373%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           5.120     6.102    ssd/ct/SW_IBUF[8]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.226 r  ssd/ct/cathode[6]_i_5/O
                         net (fo=7, routed)           1.048     7.274    ssd/ct/cathode[6]_i_5_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  ssd/ct/cathode[0]_i_1/O
                         net (fo=1, routed)           0.000     7.398    ssd/ct/cathode[0]
    SLICE_X0Y74          FDRE                                         r  ssd/ct/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 4.505ns (61.046%)  route 2.875ns (38.954%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=5, routed)           0.477     0.896    rgbc/pwmg/CurrentState[2]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.328     1.224 r  rgbc/pwmg/LED16_G_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.398     3.622    JA_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         3.758     7.380 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.380    JA[2]
    D18                                                               r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgbc/pwmb/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.360ns  (logic 4.128ns (56.083%)  route 3.232ns (43.917%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  rgbc/pwmb/FSM_sequential_CurrentState_reg[0]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rgbc/pwmb/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=5, routed)           0.727     1.183    rgbc/pwmb/CurrentState[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.124     1.307 r  rgbc/pwmb/LED16_B_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.506     3.812    JA_OBUF[3]
    E18                  OBUF (Prop_obuf_I_O)         3.548     7.360 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.360    JA[3]
    E18                                                               r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/ct/cathode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.144ns (57.822%)  route 3.023ns (42.178%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  ssd/ct/cathode_reg[3]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/ct/cathode_reg[3]/Q
                         net (fo=1, routed)           3.023     3.442    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725     7.167 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.167    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgbc/pwmg/FSM_sequential_CurrentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.227ns (70.140%)  route 0.097ns (29.860%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=5, routed)           0.097     0.225    rgbc/pwmg/CurrentState[2]
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.099     0.324 r  rgbc/pwmg/FSM_sequential_CurrentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.324    rgbc/pwmg/NextState[1]
    SLICE_X5Y81          FDRE                                         r  rgbc/pwmg/FSM_sequential_CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgbc/pwmg/FSM_sequential_CurrentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.924%)  route 0.098ns (30.076%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  rgbc/pwmg/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=5, routed)           0.098     0.226    rgbc/pwmg/CurrentState[2]
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.099     0.325 r  rgbc/pwmg/FSM_sequential_CurrentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.325    rgbc/pwmg/NextState[0]
    SLICE_X5Y81          FDRE                                         r  rgbc/pwmg/FSM_sequential_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgbc/pwmb/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgbc/pwmb/FSM_sequential_CurrentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.227ns (68.576%)  route 0.104ns (31.424%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  rgbc/pwmb/FSM_sequential_CurrentState_reg[2]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  rgbc/pwmb/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=5, routed)           0.104     0.232    rgbc/pwmb/CurrentState[2]
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.099     0.331 r  rgbc/pwmb/FSM_sequential_CurrentState[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.331    rgbc/pwmb/NextState[0]
    SLICE_X4Y83          FDRE                                         r  rgbc/pwmb/FSM_sequential_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgbc/pwmb/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgbc/pwmb/FSM_sequential_CurrentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.370%)  route 0.105ns (31.630%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  rgbc/pwmb/FSM_sequential_CurrentState_reg[2]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  rgbc/pwmb/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=5, routed)           0.105     0.233    rgbc/pwmb/CurrentState[2]
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.099     0.332 r  rgbc/pwmb/FSM_sequential_CurrentState[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.332    rgbc/pwmb/NextState[1]
    SLICE_X4Y83          FDRE                                         r  rgbc/pwmb/FSM_sequential_CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/anode_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/anode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.288%)  route 0.177ns (48.712%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  ssd/anode_count_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/anode_count_reg[0]/Q
                         net (fo=18, routed)          0.177     0.318    ssd/anode_count_reg[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.045     0.363 r  ssd/anode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    ssd/anode[0]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  ssd/anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/anode_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/anode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.147%)  route 0.178ns (48.853%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  ssd/anode_count_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/anode_count_reg[0]/Q
                         net (fo=18, routed)          0.178     0.319    ssd/anode_count_reg[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.045     0.364 r  ssd/anode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    ssd/anode[2]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  ssd/anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/anode_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/anode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.189ns (51.688%)  route 0.177ns (48.312%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  ssd/anode_count_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ssd/anode_count_reg[0]/Q
                         net (fo=18, routed)          0.177     0.318    ssd/anode_count_reg[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.048     0.366 r  ssd/anode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    ssd/anode[1]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  ssd/anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/refresh_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/refresh_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE                         0.000     0.000 r  ssd/refresh_count_reg[11]/C
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/refresh_count_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    ssd/refresh_count_reg[11]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  ssd/refresh_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    ssd/refresh_count_reg[8]_i_1_n_4
    SLICE_X3Y79          FDRE                                         r  ssd/refresh_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/anode_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/anode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.190ns (51.679%)  route 0.178ns (48.321%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  ssd/anode_count_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/anode_count_reg[0]/Q
                         net (fo=18, routed)          0.178     0.319    ssd/anode_count_reg[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.049     0.368 r  ssd/anode[6]_i_1/O
                         net (fo=1, routed)           0.000     0.368    ssd/anode[6]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  ssd/anode_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgbc/pwmr/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgbc/pwmr/Counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  rgbc/pwmr/Counter_reg[4]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgbc/pwmr/Counter_reg[4]/Q
                         net (fo=3, routed)           0.119     0.260    rgbc/pwmr/Counter_reg[7]_0[2]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  rgbc/pwmr/Counter_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    rgbc/pwmr/Counter_reg[1]_i_2_n_4
    SLICE_X5Y74          FDRE                                         r  rgbc/pwmr/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





