// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// outValue_first
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of outValue
//        bit 31~0 - outValue[31:0] (Read)
// 0x14 : Control signal of outValue
//        bit 0  - outValue_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XIICCOMM2_OUTVALUE_FIRST_ADDR_OUTVALUE_DATA 0x10
#define XIICCOMM2_OUTVALUE_FIRST_BITS_OUTVALUE_DATA 32
#define XIICCOMM2_OUTVALUE_FIRST_ADDR_OUTVALUE_CTRL 0x14

// AXILiteS
// 0x0 : Control signals
//       bit 0  - ap_start (Read/Write/COH)
//       bit 1  - ap_done (Read/COR)
//       bit 2  - ap_idle (Read)
//       bit 3  - ap_ready (Read)
//       bit 7  - auto_restart (Read/Write)
//       others - reserved
// 0x4 : Global Interrupt Enable Register
//       bit 0  - Global Interrupt Enable (Read/Write)
//       others - reserved
// 0x8 : IP Interrupt Enable Register (Read/Write)
//       bit 0  - Channel 0 (ap_done)
//       bit 1  - Channel 1 (ap_ready)
//       others - reserved
// 0xc : IP Interrupt Status Register (Read/TOW)
//       bit 0  - Channel 0 (ap_done)
//       bit 1  - Channel 1 (ap_ready)
//       others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XIICCOMM2_AXILITES_ADDR_AP_CTRL 0x0
#define XIICCOMM2_AXILITES_ADDR_GIE     0x4
#define XIICCOMM2_AXILITES_ADDR_IER     0x8
#define XIICCOMM2_AXILITES_ADDR_ISR     0xc

