

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 22 12:32:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_33_33_s_fu_49  |sqrt_fixed_33_33_s  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     14|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    528|   1392|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     59|    -|
|Register         |        -|   -|     27|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    555|   1465|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      8|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |           Instance           |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |mul_9s_9s_17_1_1_U2           |mul_9s_9s_17_1_1    |        0|   0|    0|    51|    0|
    |grp_sqrt_fixed_33_33_s_fu_49  |sqrt_fixed_33_33_s  |        0|   0|  528|  1341|    0|
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |Total                         |                    |        0|   0|  528|  1392|    0|
    +------------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |sub_ln4_fu_62_p2  |         -|   0|  0|  14|           9|           9|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  14|           9|           9|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  10|   0|   10|          0|
    |mul_ln408_reg_91  |  17|   0|   17|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  27|   0|   27|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|A         |   in|    8|     ap_none|             A|       pointer|
|B         |   in|    8|     ap_none|             B|       pointer|
|C         |  out|   32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|    1|      ap_vld|             C|       pointer|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.26>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%A_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %A" [src/EucHW_RC.cpp:5]   --->   Operation 11 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%B_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %B" [src/EucHW_RC.cpp:5]   --->   Operation 12 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%A_load_cast = zext i8 %A_read" [src/EucHW_RC.cpp:5]   --->   Operation 13 'zext' 'A_load_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i8 %B_read" [src/EucHW_RC.cpp:4]   --->   Operation 14 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%sub_ln4 = sub i9 %A_load_cast, i9 %zext_ln4" [src/EucHW_RC.cpp:4]   --->   Operation 15 'sub' 'sub_ln4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln408 = sext i9 %sub_ln4"   --->   Operation 16 'sext' 'sext_ln408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (4.35ns)   --->   "%mul_ln408 = mul i17 %sext_ln408, i17 %sext_ln408"   --->   Operation 17 'mul' 'mul_ln408' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %mul_ln408, i10 0"   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [9/9] (5.86ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 19 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 20 [8/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 20 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 21 [7/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 21 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 22 [6/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 22 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 23 [5/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 23 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 24 [4/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 24 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 25 [3/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 25 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 26 [2/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 26 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 27 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/9] (6.50ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 34 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i17 %p_Val2_s"   --->   Operation 35 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln7 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %zext_ln346" [src/EucHW_RC.cpp:7]   --->   Operation 36 'write' 'write_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln8 = ret" [src/EucHW_RC.cpp:8]   --->   Operation 37 'ret' 'ret_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_read            (read          ) [ 00000000000]
B_read            (read          ) [ 00000000000]
A_load_cast       (zext          ) [ 00000000000]
zext_ln4          (zext          ) [ 00000000000]
sub_ln4           (sub           ) [ 00000000000]
sext_ln408        (sext          ) [ 00000000000]
mul_ln408         (mul           ) [ 00100000000]
tmp               (bitconcatenate) [ 00011111111]
spectopmodule_ln0 (spectopmodule ) [ 00000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000]
specinterface_ln0 (specinterface ) [ 00000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000]
specinterface_ln0 (specinterface ) [ 00000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000]
specinterface_ln0 (specinterface ) [ 00000000000]
p_Val2_s          (call          ) [ 00000000000]
zext_ln346        (zext          ) [ 00000000000]
write_ln7         (write         ) [ 00000000000]
ret_ln8           (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i17.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<33, 33>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="A_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="B_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln7_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="17" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln7/10 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_sqrt_fixed_33_33_s_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="17" slack="0"/>
<pin id="51" dir="0" index="1" bw="27" slack="0"/>
<pin id="52" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="A_load_cast_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="A_load_cast/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln4_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sub_ln4_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln408_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln408/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mul_ln408_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="0"/>
<pin id="74" dir="0" index="1" bw="9" slack="0"/>
<pin id="75" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln408/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="27" slack="0"/>
<pin id="80" dir="0" index="1" bw="17" slack="1"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln346_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/10 "/>
</bind>
</comp>

<comp id="91" class="1005" name="mul_ln408_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="17" slack="1"/>
<pin id="93" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln408 "/>
</bind>
</comp>

<comp id="96" class="1005" name="tmp_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="27" slack="1"/>
<pin id="98" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="57"><net_src comp="30" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="36" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="54" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="58" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="49" pin=1"/></net>

<net id="89"><net_src comp="49" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="94"><net_src comp="72" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="99"><net_src comp="78" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="49" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {10 }
 - Input state : 
	Port: eucHW : A | {1 }
	Port: eucHW : B | {1 }
  - Chain level:
	State 1
		sub_ln4 : 1
		sext_ln408 : 2
		mul_ln408 : 3
	State 2
		p_Val2_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		zext_ln346 : 1
		write_ln7 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_33_33_s_fu_49 |    0    |   501   |   1343  |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln408_fu_72       |    0    |    0    |    51   |
|----------|------------------------------|---------|---------|---------|
|    sub   |         sub_ln4_fu_62        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|   read   |       A_read_read_fu_30      |    0    |    0    |    0    |
|          |       B_read_read_fu_36      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |     write_ln7_write_fu_42    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       A_load_cast_fu_54      |    0    |    0    |    0    |
|   zext   |        zext_ln4_fu_58        |    0    |    0    |    0    |
|          |       zext_ln346_fu_86       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln408_fu_68       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_78          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   501   |   1409  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|mul_ln408_reg_91|   17   |
|   tmp_reg_96   |   27   |
+----------------+--------+
|      Total     |   44   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| grp_sqrt_fixed_33_33_s_fu_49 |  p1  |   2  |  27  |   54   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   54   ||  1.588  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   501  |  1409  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   44   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   545  |  1418  |
+-----------+--------+--------+--------+--------+
