<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<title>Possible labs</title>
</head>

<body>
<p>&nbsp;</p>
<p><strong>For </strong><strong>2019</strong></p>
<p>ODE floating point solver (Heun's method?) with HPS input/output (3 weeks, start day 1) <br>
  (Lorenz system with 3D imaging?)<br>
  -- required modelsim output from solver<br>
  -- required SignalTap output
from solver and HPS interface<br>
-- required power estimation
<br>
-- generate a *.SDC file for the design
</p>
<p>PDE wave equation solver HPS interface, nonlinear drum with audio bus-master (3 weeks)<br>
  -- use 2D FDTD formulation <br>
-- required power estimation</p>
<p>ARM+FPGA+Qsys Mandelbrot video bus_master +<br>
  -- require
HPS mouse for zoom control (3 weeks)<br>
-- required power estimation</p>
<p>---EACh lab will have graded weekly checkpoints.---</p>
<p>Approach: perhaps the emphasis should not be on flat-out performance, but on comparision of performance and analysis of bottlenecks in hardware and in software for a given, large, task. so, rather than saying &quot;make me the biggest drum you can&quot;, say, &quot;make a drum of size x on ARM and in hardware and compare speed, resource, bottlenecks, power.</p>
<p>https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/qts/qts_qii5v3.pdf<br>
chapter 8</p>
<p>https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_epe.pdf</p>
<p>https://www.altera.com/support/support-resources/operation-and-testing/power/pow-powerplay.html</p>
<p><br>
</p>
</body>
</html>
