// Seed: 1971699821
module module_0;
  wire [-1 : 1] id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout supply1 id_2;
  output reg id_1;
  logic id_5;
  ;
  module_0 modCall_1 ();
  always_latch @(1) begin : LABEL_0
    if (-1)
      assume (id_2++ == id_3);
      else id_1 <= 1;
  end
  wire id_6;
endmodule
module module_2 #(
    parameter id_15 = 32'd94,
    parameter id_2  = 32'd84,
    parameter id_22 = 32'd59,
    parameter id_9  = 32'd91
) (
    output tri0 id_0,
    input tri id_1,
    input uwire _id_2,
    input supply0 id_3,
    output uwire id_4,
    input wor id_5,
    output supply0 id_6,
    output supply0 id_7
    , id_17,
    output wire id_8,
    input supply0 _id_9,
    input wor id_10,
    output supply1 id_11,
    input wor id_12,
    input wor id_13,
    input tri id_14,
    input tri _id_15
);
  logic [-1 : 1] id_18;
  nand primCall (
      id_0,
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_5
  );
  assign id_18[1] = id_15 < 1;
  wire [id_2 : id_9] id_19;
  logic [7:0]
      id_20,
      id_21,
      _id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43;
  wire id_44;
  module_0 modCall_1 ();
endmodule
