Report time       : Thu Oct  4 23:42:21 CDT 2018.
Solution          : solution5.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           2957|         219221|         697255|           2958|         205047|         697256|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
