




Tracing Clock clks.clk

****** Clock Tree (clks.clk) Structure
Nr. Subtrees                   : 253
Nr. Sinks                      : 4289
Nr.          Rising  Sync Pins : 4289
Nr. Inverter Rising  Sync Pins : 0
Nr.          Falling Sync Pins : 0
Nr. Inverter Falling Sync Pins : 0

** Leaf Pins
CELL (PORT)                            Nr.
-----------------------------------------------
DFFPOSX1 (CLK)                          360
DFFSR (CLK)                             3929
-----------------------------------------------




** Gate Component Input Pins
CELL (PORT)                            Nr.
-----------------------------------------------
BUFX2 (A)                               252
-----------------------------------------------



** Subtree Detail
*DEPTH 0 Input_Pin: (EMPTY) Output_Pin: (clks.clk) Cell: (EMPTY) Net: (clks.clk) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 148
          Nr. of     Rising  Sync Pins  : 148
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 104
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1720/A) Output_Pin: (tx_core/dma_reg_tx/U1720/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3589) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1597/A) Output_Pin: (tx_core/dma_reg_tx/U1597/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3719) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1596/A) Output_Pin: (tx_core/dma_reg_tx/U1596/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3590) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1605/A) Output_Pin: (tx_core/dma_reg_tx/U1605/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3718) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1394/A) Output_Pin: (tx_core/dma_reg_tx/U1394/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3591) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1395/A) Output_Pin: (tx_core/dma_reg_tx/U1395/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3592) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1396/A) Output_Pin: (tx_core/dma_reg_tx/U1396/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3593) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1606/A) Output_Pin: (tx_core/dma_reg_tx/U1606/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3717) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1397/A) Output_Pin: (tx_core/dma_reg_tx/U1397/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3594) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1398/A) Output_Pin: (tx_core/dma_reg_tx/U1398/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3595) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1399/A) Output_Pin: (tx_core/dma_reg_tx/U1399/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3596) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1721/A) Output_Pin: (tx_core/dma_reg_tx/U1721/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3588) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1607/A) Output_Pin: (tx_core/dma_reg_tx/U1607/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3716) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1400/A) Output_Pin: (tx_core/dma_reg_tx/U1400/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3597) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1401/A) Output_Pin: (tx_core/dma_reg_tx/U1401/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3598) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1402/A) Output_Pin: (tx_core/dma_reg_tx/U1402/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3599) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1608/A) Output_Pin: (tx_core/dma_reg_tx/U1608/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3715) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1403/A) Output_Pin: (tx_core/dma_reg_tx/U1403/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3600) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1404/A) Output_Pin: (tx_core/dma_reg_tx/U1404/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3601) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1405/A) Output_Pin: (tx_core/dma_reg_tx/U1405/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3602) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1609/A) Output_Pin: (tx_core/dma_reg_tx/U1609/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3714) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1406/A) Output_Pin: (tx_core/dma_reg_tx/U1406/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3603) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1407/A) Output_Pin: (tx_core/dma_reg_tx/U1407/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3604) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1408/A) Output_Pin: (tx_core/dma_reg_tx/U1408/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3605) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1722/A) Output_Pin: (tx_core/dma_reg_tx/U1722/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3587) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1610/A) Output_Pin: (tx_core/dma_reg_tx/U1610/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3713) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1409/A) Output_Pin: (tx_core/dma_reg_tx/U1409/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3606) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1410/A) Output_Pin: (tx_core/dma_reg_tx/U1410/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3607) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1411/A) Output_Pin: (tx_core/dma_reg_tx/U1411/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3608) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1611/A) Output_Pin: (tx_core/dma_reg_tx/U1611/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3712) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1412/A) Output_Pin: (tx_core/dma_reg_tx/U1412/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3609) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1413/A) Output_Pin: (tx_core/dma_reg_tx/U1413/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3610) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1414/A) Output_Pin: (tx_core/dma_reg_tx/U1414/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3611) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1612/A) Output_Pin: (tx_core/dma_reg_tx/U1612/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3711) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1415/A) Output_Pin: (tx_core/dma_reg_tx/U1415/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3612) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1416/A) Output_Pin: (tx_core/dma_reg_tx/U1416/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3613) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1417/A) Output_Pin: (tx_core/dma_reg_tx/U1417/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3614) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1723/A) Output_Pin: (tx_core/dma_reg_tx/U1723/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3586) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1613/A) Output_Pin: (tx_core/dma_reg_tx/U1613/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3710) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1418/A) Output_Pin: (tx_core/dma_reg_tx/U1418/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3615) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1419/A) Output_Pin: (tx_core/dma_reg_tx/U1419/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3616) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1420/A) Output_Pin: (tx_core/dma_reg_tx/U1420/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3617) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1614/A) Output_Pin: (tx_core/dma_reg_tx/U1614/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3709) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1421/A) Output_Pin: (tx_core/dma_reg_tx/U1421/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3618) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1422/A) Output_Pin: (tx_core/dma_reg_tx/U1422/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3619) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1423/A) Output_Pin: (tx_core/dma_reg_tx/U1423/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3620) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1615/A) Output_Pin: (tx_core/dma_reg_tx/U1615/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3708) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1424/A) Output_Pin: (tx_core/dma_reg_tx/U1424/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3621) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1425/A) Output_Pin: (tx_core/dma_reg_tx/U1425/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3622) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1426/A) Output_Pin: (tx_core/dma_reg_tx/U1426/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3623) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1724/A) Output_Pin: (tx_core/dma_reg_tx/U1724/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3585) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1616/A) Output_Pin: (tx_core/dma_reg_tx/U1616/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3707) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1427/A) Output_Pin: (tx_core/dma_reg_tx/U1427/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3624) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1428/A) Output_Pin: (tx_core/dma_reg_tx/U1428/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3625) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1429/A) Output_Pin: (tx_core/dma_reg_tx/U1429/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3626) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1617/A) Output_Pin: (tx_core/dma_reg_tx/U1617/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3706) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1430/A) Output_Pin: (tx_core/dma_reg_tx/U1430/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3627) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1431/A) Output_Pin: (tx_core/dma_reg_tx/U1431/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3628) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1432/A) Output_Pin: (tx_core/dma_reg_tx/U1432/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3629) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1618/A) Output_Pin: (tx_core/dma_reg_tx/U1618/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3705) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1433/A) Output_Pin: (tx_core/dma_reg_tx/U1433/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3630) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1434/A) Output_Pin: (tx_core/dma_reg_tx/U1434/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3631) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1435/A) Output_Pin: (tx_core/dma_reg_tx/U1435/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3632) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1725/A) Output_Pin: (tx_core/dma_reg_tx/U1725/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3584) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1619/A) Output_Pin: (tx_core/dma_reg_tx/U1619/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3704) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1436/A) Output_Pin: (tx_core/dma_reg_tx/U1436/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3633) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1437/A) Output_Pin: (tx_core/dma_reg_tx/U1437/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3634) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1438/A) Output_Pin: (tx_core/dma_reg_tx/U1438/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3635) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1620/A) Output_Pin: (tx_core/dma_reg_tx/U1620/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3703) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1439/A) Output_Pin: (tx_core/dma_reg_tx/U1439/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3636) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1440/A) Output_Pin: (tx_core/dma_reg_tx/U1440/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3637) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1441/A) Output_Pin: (tx_core/dma_reg_tx/U1441/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3638) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1621/A) Output_Pin: (tx_core/dma_reg_tx/U1621/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3702) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1442/A) Output_Pin: (tx_core/dma_reg_tx/U1442/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3639) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1443/A) Output_Pin: (tx_core/dma_reg_tx/U1443/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3640) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1444/A) Output_Pin: (tx_core/dma_reg_tx/U1444/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3641) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1726/A) Output_Pin: (tx_core/dma_reg_tx/U1726/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3583) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1622/A) Output_Pin: (tx_core/dma_reg_tx/U1622/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3701) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1445/A) Output_Pin: (tx_core/dma_reg_tx/U1445/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3642) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1446/A) Output_Pin: (tx_core/dma_reg_tx/U1446/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3643) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1447/A) Output_Pin: (tx_core/dma_reg_tx/U1447/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3644) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1623/A) Output_Pin: (tx_core/dma_reg_tx/U1623/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3700) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1448/A) Output_Pin: (tx_core/dma_reg_tx/U1448/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3645) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1449/A) Output_Pin: (tx_core/dma_reg_tx/U1449/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3646) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1450/A) Output_Pin: (tx_core/dma_reg_tx/U1450/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3647) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1624/A) Output_Pin: (tx_core/dma_reg_tx/U1624/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3699) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1451/A) Output_Pin: (tx_core/dma_reg_tx/U1451/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3648) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1452/A) Output_Pin: (tx_core/dma_reg_tx/U1452/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3649) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1453/A) Output_Pin: (tx_core/dma_reg_tx/U1453/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3650) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1727/A) Output_Pin: (tx_core/dma_reg_tx/U1727/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3582) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1625/A) Output_Pin: (tx_core/dma_reg_tx/U1625/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3698) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1454/A) Output_Pin: (tx_core/dma_reg_tx/U1454/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3651) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1455/A) Output_Pin: (tx_core/dma_reg_tx/U1455/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3652) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1456/A) Output_Pin: (tx_core/dma_reg_tx/U1456/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3653) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1626/A) Output_Pin: (tx_core/dma_reg_tx/U1626/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3697) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1457/A) Output_Pin: (tx_core/dma_reg_tx/U1457/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3654) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1458/A) Output_Pin: (tx_core/dma_reg_tx/U1458/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3655) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1459/A) Output_Pin: (tx_core/dma_reg_tx/U1459/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3656) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1627/A) Output_Pin: (tx_core/dma_reg_tx/U1627/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3696) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1460/A) Output_Pin: (tx_core/dma_reg_tx/U1460/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3657) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1461/A) Output_Pin: (tx_core/dma_reg_tx/U1461/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3658) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1462/A) Output_Pin: (tx_core/dma_reg_tx/U1462/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3659) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1728/A) Output_Pin: (tx_core/dma_reg_tx/U1728/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3581) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1628/A) Output_Pin: (tx_core/dma_reg_tx/U1628/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3695) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1463/A) Output_Pin: (tx_core/dma_reg_tx/U1463/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3660) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1464/A) Output_Pin: (tx_core/dma_reg_tx/U1464/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3661) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1465/A) Output_Pin: (tx_core/dma_reg_tx/U1465/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3662) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1629/A) Output_Pin: (tx_core/dma_reg_tx/U1629/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3694) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1466/A) Output_Pin: (tx_core/dma_reg_tx/U1466/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3663) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1467/A) Output_Pin: (tx_core/dma_reg_tx/U1467/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3664) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1468/A) Output_Pin: (tx_core/dma_reg_tx/U1468/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3665) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1630/A) Output_Pin: (tx_core/dma_reg_tx/U1630/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3693) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1469/A) Output_Pin: (tx_core/dma_reg_tx/U1469/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3666) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1470/A) Output_Pin: (tx_core/dma_reg_tx/U1470/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3667) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1471/A) Output_Pin: (tx_core/dma_reg_tx/U1471/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3668) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1729/A) Output_Pin: (tx_core/dma_reg_tx/U1729/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3580) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1631/A) Output_Pin: (tx_core/dma_reg_tx/U1631/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3692) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1472/A) Output_Pin: (tx_core/dma_reg_tx/U1472/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3669) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1473/A) Output_Pin: (tx_core/dma_reg_tx/U1473/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3670) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1474/A) Output_Pin: (tx_core/dma_reg_tx/U1474/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3671) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1632/A) Output_Pin: (tx_core/dma_reg_tx/U1632/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3691) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1475/A) Output_Pin: (tx_core/dma_reg_tx/U1475/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3672) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1476/A) Output_Pin: (tx_core/dma_reg_tx/U1476/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3673) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1477/A) Output_Pin: (tx_core/dma_reg_tx/U1477/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3674) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1633/A) Output_Pin: (tx_core/dma_reg_tx/U1633/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3690) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1478/A) Output_Pin: (tx_core/dma_reg_tx/U1478/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3675) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1479/A) Output_Pin: (tx_core/dma_reg_tx/U1479/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3676) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1480/A) Output_Pin: (tx_core/dma_reg_tx/U1480/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3677) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/U1730/A) Output_Pin: (tx_core/dma_reg_tx/U1730/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3579) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1634/A) Output_Pin: (tx_core/dma_reg_tx/U1634/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3689) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1481/A) Output_Pin: (tx_core/dma_reg_tx/U1481/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3678) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1482/A) Output_Pin: (tx_core/dma_reg_tx/U1482/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3679) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1483/A) Output_Pin: (tx_core/dma_reg_tx/U1483/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3680) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1635/A) Output_Pin: (tx_core/dma_reg_tx/U1635/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3688) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1484/A) Output_Pin: (tx_core/dma_reg_tx/U1484/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3681) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1485/A) Output_Pin: (tx_core/dma_reg_tx/U1485/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3682) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1486/A) Output_Pin: (tx_core/dma_reg_tx/U1486/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3683) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/dma_reg_tx/U1636/A) Output_Pin: (tx_core/dma_reg_tx/U1636/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3687) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1487/A) Output_Pin: (tx_core/dma_reg_tx/U1487/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3684) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1488/A) Output_Pin: (tx_core/dma_reg_tx/U1488/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3685) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 3 Input_Pin: (tx_core/dma_reg_tx/U1501/A) Output_Pin: (tx_core/dma_reg_tx/U1501/Y) Cell: (BUFX2) Net: (tx_core/dma_reg_tx/n3686) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 9
          Nr. of     Rising  Sync Pins  : 9
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U243/A) Output_Pin: (tx_core/axi_master/U243/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n199) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 61
          Nr. of     Rising  Sync Pins  : 61
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U244/A) Output_Pin: (tx_core/axi_master/U244/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n200) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 61
          Nr. of     Rising  Sync Pins  : 61
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U245/A) Output_Pin: (tx_core/axi_master/U245/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n201) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 61
          Nr. of     Rising  Sync Pins  : 61
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U246/A) Output_Pin: (tx_core/axi_master/U246/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n202) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 61
          Nr. of     Rising  Sync Pins  : 61
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U247/A) Output_Pin: (tx_core/axi_master/U247/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n203) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 61
          Nr. of     Rising  Sync Pins  : 61
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U248/A) Output_Pin: (tx_core/axi_master/U248/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n204) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 61
          Nr. of     Rising  Sync Pins  : 61
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U249/A) Output_Pin: (tx_core/axi_master/U249/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n205) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 61
          Nr. of     Rising  Sync Pins  : 61
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U250/A) Output_Pin: (tx_core/axi_master/U250/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n206) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 61
          Nr. of     Rising  Sync Pins  : 61
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U251/A) Output_Pin: (tx_core/axi_master/U251/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n207) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 60
          Nr. of     Rising  Sync Pins  : 60
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 6
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/U13/A) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U13/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_1_fifo/n32) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/U14/A) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U14/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_1_fifo/n30) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/U15/A) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U15/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_1_fifo/n31) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/U16/A) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U16/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_1_fifo/n29) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/U17/A) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U17/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_1_fifo/n33) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/U18/A) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U18/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_1_fifo/n34) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 2
          Nr. of     Rising  Sync Pins  : 2
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/U252/A) Output_Pin: (tx_core/axi_master/U252/Y) Cell: (BUFX2) Net: (tx_core/axi_master/n208) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 46
          Nr. of     Rising  Sync Pins  : 46
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 12
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/U15/A) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U15/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_0_fifo/n33) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/U16/A) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U16/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_0_fifo/n31) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/U17/A) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U17/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_0_fifo/n32) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/U18/A) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U18/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_0_fifo/n30) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/U19/A) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U19/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_0_fifo/n34) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/U20/A) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U20/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_0_fifo/n35) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 3
          Nr. of     Rising  Sync Pins  : 3
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/U17/A) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U17/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_2_fifo/n36) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/U18/A) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U18/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_2_fifo/n34) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/U19/A) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U19/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_2_fifo/n35) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/U20/A) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U20/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_2_fifo/n33) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/U21/A) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U21/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_2_fifo/n37) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 2 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/U22/A) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U22/Y) Cell: (BUFX2) Net: (tx_core/axi_master/link_addr_2_fifo/n38) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 2
          Nr. of     Rising  Sync Pins  : 2
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U378/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U378/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n309) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U379/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U379/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n306) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U380/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U380/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n307) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U381/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U381/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n308) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U382/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U382/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n321) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U383/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U383/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n319) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U384/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U384/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n320) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U385/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U385/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n325) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U386/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U386/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n323) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U387/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U387/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n322) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U388/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U388/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n324) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U389/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U389/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n313) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U390/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U390/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n312) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U391/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U391/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n311) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U392/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U392/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n317) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U393/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U393/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n315) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U394/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U394/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n314) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U395/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U395/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n316) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U396/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U396/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n318) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U397/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U397/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n310) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 28
          Nr. of     Rising  Sync Pins  : 28
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/U398/A) Output_Pin: (tx_core/tx_crc/crcpkt0/U398/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt0/n326) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 31
          Nr. of     Rising  Sync Pins  : 31
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U385/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U385/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n306) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U386/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U386/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n303) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U387/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U387/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n304) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U388/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U388/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n305) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U389/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U389/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n318) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U390/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U390/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n316) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U391/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U391/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n317) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U392/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U392/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n322) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U393/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U393/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n320) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U394/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U394/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n319) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U395/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U395/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n321) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U396/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U396/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n310) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U397/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U397/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n309) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U398/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U398/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n308) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U399/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U399/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n314) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U400/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U400/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n312) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U401/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U401/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n311) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U402/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U402/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n313) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U403/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U403/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n315) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U404/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U404/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n307) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 28
          Nr. of     Rising  Sync Pins  : 28
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/U405/A) Output_Pin: (tx_core/tx_crc/crcpkt1/U405/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt1/n323) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 31
          Nr. of     Rising  Sync Pins  : 31
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U376/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U376/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n307) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U377/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U377/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n304) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U378/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U378/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n305) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U379/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U379/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n306) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 13
          Nr. of     Rising  Sync Pins  : 13
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U380/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U380/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n319) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U381/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U381/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n317) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U382/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U382/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n318) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U383/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U383/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n323) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U384/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U384/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n321) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U385/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U385/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n320) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U386/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U386/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n322) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U387/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U387/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n311) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U388/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U388/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n310) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U389/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U389/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n309) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U390/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U390/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n315) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U391/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U391/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n313) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U392/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U392/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n312) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U393/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U393/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n314) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U394/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U394/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n316) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 36
          Nr. of     Rising  Sync Pins  : 36
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U395/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U395/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n308) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 28
          Nr. of     Rising  Sync Pins  : 28
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/U396/A) Output_Pin: (tx_core/tx_crc/crcpkt2/U396/Y) Cell: (BUFX2) Net: (tx_core/tx_crc/crcpkt2/n324) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 31
          Nr. of     Rising  Sync Pins  : 31
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U132/A) Output_Pin: (tx_core/tx_rs/U132/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n126) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U133/A) Output_Pin: (tx_core/tx_rs/U133/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n127) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U134/A) Output_Pin: (tx_core/tx_rs/U134/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n128) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U135/A) Output_Pin: (tx_core/tx_rs/U135/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n129) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U136/A) Output_Pin: (tx_core/tx_rs/U136/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n130) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U138/A) Output_Pin: (tx_core/tx_rs/U138/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n131) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U139/A) Output_Pin: (tx_core/tx_rs/U139/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n132) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U140/A) Output_Pin: (tx_core/tx_rs/U140/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n133) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U141/A) Output_Pin: (tx_core/tx_rs/U141/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n134) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U142/A) Output_Pin: (tx_core/tx_rs/U142/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n138) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U143/A) Output_Pin: (tx_core/tx_rs/U143/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n139) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U144/A) Output_Pin: (tx_core/tx_rs/U144/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n140) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U145/A) Output_Pin: (tx_core/tx_rs/U145/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n141) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U146/A) Output_Pin: (tx_core/tx_rs/U146/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n142) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U147/A) Output_Pin: (tx_core/tx_rs/U147/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n146) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U148/A) Output_Pin: (tx_core/tx_rs/U148/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n147) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U149/A) Output_Pin: (tx_core/tx_rs/U149/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n148) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U151/A) Output_Pin: (tx_core/tx_rs/U151/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n149) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U152/A) Output_Pin: (tx_core/tx_rs/U152/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n150) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 12
          Nr. of     Rising  Sync Pins  : 12
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/U155/A) Output_Pin: (tx_core/tx_rs/U155/Y) Cell: (BUFX2) Net: (tx_core/tx_rs/n151) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 6
          Nr. of     Rising  Sync Pins  : 6
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
***********************************************************

****** Pre CTS Detail Structure for clock clks.clk
*DEPTH 0: clks.clk
 (Sync)tx_core/axi_slave/w_ach_cur_state_reg[0]/CLK
 (Sync)tx_core/axi_slave/w_dch_cur_state_reg[0]/CLK
 (Sync)tx_core/axi_slave/w_dch_cur_state_reg[1]/CLK
 (Sync)tx_core/axi_slave/wready_d_reg/CLK
 (Sync)tx_core/axi_slave/awready_d_reg/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[4]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[5]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[6]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[7]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[8]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[9]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[10]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[11]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[12]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[13]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[14]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[15]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[16]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[17]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[18]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[19]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[20]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[21]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[22]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[23]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[24]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[25]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[26]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[27]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[28]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[29]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[30]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[31]/CLK
 (Sync)tx_core/axi_slave/w_rspch_cur_state_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/w_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/w_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/w_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/w_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/w_ptr_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchdata_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[4]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/w_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/w_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/w_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/w_ptr_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/r_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/r_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/r_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/r_ptr_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[4]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/w_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/w_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/w_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/w_ptr_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/r_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/r_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/r_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/r_ptr_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[4]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/w_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/w_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/w_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/w_ptr_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/r_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/r_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/r_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/r_ptr_reg[3]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]/CLK
 (Sync)tx_core/QOS_selector/qos/queue_gnt_d_reg[1]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]/CLK
 (Sync)tx_core/QOS_selector/qos/queue_gnt_d_reg[0]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK
 (Sync)tx_core/QOS_selector/qos/queue_gnt_d_reg[2]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1720(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1597(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1596(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/depth_left_reg[0]/CLK
    (Sync)tx_core/dma_reg_tx/depth_left_reg[4]/CLK
    (Sync)tx_core/dma_reg_tx/depth_left_reg[1]/CLK
    (Sync)tx_core/dma_reg_tx/depth_left_reg[2]/CLK
    (Sync)tx_core/dma_reg_tx/depth_left_reg[3]/CLK
    (Sync)tx_core/dma_reg_tx/r_ptr_reg[0]/CLK
    (Sync)tx_core/dma_reg_tx/r_ptr_reg[1]/CLK
    (Sync)tx_core/dma_reg_tx/r_ptr_reg[2]/CLK
    (Sync)tx_core/dma_reg_tx/r_ptr_reg[3]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1605(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1394(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1395(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1396(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][3]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1606(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1397(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1398(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1399(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1721(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1607(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1400(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][5]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1401(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1402(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][1]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1608(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1403(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1404(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[35]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[34]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[33]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[32]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][5]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1405(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[41]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[40]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[39]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[38]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[37]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[36]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1609(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1406(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[47]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[46]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[45]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[44]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[43]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[42]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][9]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1407(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[53]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[52]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[51]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[50]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[49]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[48]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1408(A->Y)
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[59]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[58]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[57]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[56]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[55]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[54]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1722(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1610(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1409(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[63]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[62]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[61]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/rd_data_d_reg[60]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1410(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1411(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1611(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1412(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1413(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1414(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1612(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1415(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1416(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1417(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][7]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1723(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1613(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1418(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1419(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1420(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1614(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1421(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1422(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1423(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][7]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1615(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1424(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1425(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1426(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][3]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1724(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1616(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1427(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1428(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1429(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1617(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1430(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1431(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1432(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1618(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1433(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1434(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1435(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1725(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1619(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1436(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1437(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1438(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][3]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1620(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1439(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1440(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1441(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1621(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1442(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1443(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1444(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][3]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1726(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1622(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1445(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1446(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1447(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1623(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1448(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1449(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1450(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1624(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1451(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1452(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1453(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][7]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1727(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1625(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1454(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1455(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1456(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1626(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1457(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][23]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1458(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1459(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1627(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1460(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1461(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1462(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1728(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1628(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1463(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1464(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1465(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][7]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1629(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1466(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1467(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1468(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1630(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1469(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1470(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1471(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][7]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1729(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1631(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1472(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1473(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1474(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][3]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1632(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1475(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1476(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1477(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1633(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1478(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1479(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1480(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/U1730(A->Y)
  *DEPTH 2: tx_core/dma_reg_tx/U1634(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1481(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1482(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][13]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][5]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1483(A->Y)
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1635(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1484(A->Y)
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][6]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][5]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][4]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][3]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][2]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][1]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][0]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][28]/CLK
    (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][27]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1485(A->Y)
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][18]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][17]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][16]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][15]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][14]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][13]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][12]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][11]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][10]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][9]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][8]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][7]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1486(A->Y)
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][30]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][29]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][28]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][27]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][26]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][25]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][24]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][23]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][22]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][21]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][20]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][19]/CLK
  *DEPTH 2: tx_core/dma_reg_tx/U1636(A->Y)
   *DEPTH 3: tx_core/dma_reg_tx/U1487(A->Y)
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][10]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][9]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][8]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][7]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][6]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][5]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][4]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][3]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][2]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][1]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][0]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[reserved][31]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1488(A->Y)
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][22]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][21]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][20]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][19]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][18]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][17]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][16]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][15]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][14]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][13]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][12]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][11]/CLK
   *DEPTH 3: tx_core/dma_reg_tx/U1501(A->Y)
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][31]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][30]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][29]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][28]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][27]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][26]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][25]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][24]/CLK
    (Sync)tx_core/dma_reg_tx/baddr_reg[addr][23]/CLK
 *DEPTH 1: tx_core/axi_master/U243(A->Y)
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[18]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[55]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[44]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[5]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[6]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6]/CLK
 *DEPTH 1: tx_core/axi_master/U244(A->Y)
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[17]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[16]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[57]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[45]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[5]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[6]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[6]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[6]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5]/CLK
 *DEPTH 1: tx_core/axi_master/U245(A->Y)
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[31]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[30]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[29]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[28]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[27]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[26]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[25]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[24]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[23]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[22]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[21]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[20]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[19]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[18]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[17]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[16]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[15]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[14]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[13]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[12]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[11]/CLK
 *DEPTH 1: tx_core/axi_master/U246(A->Y)
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[62]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[61]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[60]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[59]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[58]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[56]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[54]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[53]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[51]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[49]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[47]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[46]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[42]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[41]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[40]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[39]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[38]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[37]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[35]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[61]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[10]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[9]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[8]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[7]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[31]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[30]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[29]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[28]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[27]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[26]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[25]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[24]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[23]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[22]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[21]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[20]/CLK
 *DEPTH 1: tx_core/axi_master/U247(A->Y)
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[34]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[33]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[32]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[31]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[30]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[29]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[28]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[27]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[26]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[25]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[24]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[23]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[22]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[21]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[20]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[19]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[18]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[17]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[16]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[15]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[14]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[13]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[12]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[11]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[10]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[9]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[8]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[63]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[62]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[61]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[60]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[59]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[58]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[57]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[56]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[55]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[54]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[53]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[52]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[51]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[50]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[49]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[48]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[47]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[46]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[45]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[44]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[43]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[42]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[41]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[40]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[63]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[53]/CLK
 *DEPTH 1: tx_core/axi_master/U248(A->Y)
  (Sync)tx_core/axi_master/dch_cur_state_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[30]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[29]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[28]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[27]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[26]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[25]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[23]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[22]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[21]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[20]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[7]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[8]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[9]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[10]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[11]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[12]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[13]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[14]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[15]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[16]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[17]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[18]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[19]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[20]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[21]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[22]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[23]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[24]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[25]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[26]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[27]/CLK
 *DEPTH 1: tx_core/axi_master/U249(A->Y)
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[50]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[28]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[29]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[30]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[31]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[7]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[31]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[30]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[29]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[28]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[27]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[26]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[25]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[24]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[23]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[22]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[21]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[20]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[19]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[18]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[17]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[16]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[15]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[14]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[13]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[12]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[11]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[10]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[9]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[8]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[7]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[2]/CLK
 *DEPTH 1: tx_core/axi_master/U250(A->Y)
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[10]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[52]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[18]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[17]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[16]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[15]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[14]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[13]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[12]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[11]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[10]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[9]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[8]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[0]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[31]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[30]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[29]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[28]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[27]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[26]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[25]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[24]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[23]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[22]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[21]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[20]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[19]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[18]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[17]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7]/CLK
 *DEPTH 1: tx_core/axi_master/U251(A->Y)
  (Sync)tx_core/axi_master/link_datain_1_d_reg[19]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[16]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[15]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[14]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[13]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[12]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[11]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[10]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[9]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[8]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[7]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[2]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/cur_chstate_2_reg[0]/CLK
  (Sync)tx_core/axi_master/cur_chstate_2_reg[1]/CLK
  (Sync)tx_core/axi_master/ch_gnt_d_reg[2]/CLK
  (Sync)tx_core/axi_master/ch_gnt_2d_reg[2]/CLK
  (Sync)tx_core/axi_master/arid_d_reg[1]/CLK
  (Sync)tx_core/axi_master/cur_chstate_0_reg[1]/CLK
  (Sync)tx_core/axi_master/cur_chstate_0_reg[0]/CLK
  (Sync)tx_core/axi_master/arid_d_reg[0]/CLK
  (Sync)tx_core/axi_master/cur_chstate_1_reg[1]/CLK
  (Sync)tx_core/axi_master/cur_chstate_1_reg[0]/CLK
  (Sync)tx_core/axi_master/ch_gnt_d_reg[1]/CLK
  (Sync)tx_core/axi_master/ch_gnt_2d_reg[1]/CLK
  (Sync)tx_core/axi_master/ch_gnt_d_reg[0]/CLK
  (Sync)tx_core/axi_master/ch_gnt_2d_reg[0]/CLK
  (Sync)tx_core/axi_master/cur_state_reg[1]/CLK
  (Sync)tx_core/axi_master/cur_state_reg[0]/CLK
  (Sync)tx_core/axi_master/arvalid_d_reg/CLK
  (Sync)tx_core/axi_master/arburst_d_reg/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[31]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[30]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[29]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[28]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[27]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[26]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[25]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[24]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[23]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[22]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[21]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[20]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[19]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[18]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[17]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[16]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[15]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[14]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[13]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[12]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[11]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[10]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[9]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_1_fifo/U13(A->Y)
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][14]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][15]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_1_fifo/U14(A->Y)
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][25]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][26]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_1_fifo/U15(A->Y)
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][29]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][3]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_1_fifo/U16(A->Y)
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][3]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_1_fifo/U17(A->Y)
   (Sync)tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][27]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_1_fifo/U18(A->Y)
   (Sync)tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0]/CLK
   (Sync)tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0]/CLK
 *DEPTH 1: tx_core/axi_master/U252(A->Y)
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[15]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[14]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[13]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[12]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[11]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[9]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[62]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[60]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[58]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[56]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[54]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[51]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[49]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[47]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[8]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][7]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_0_fifo/U15(A->Y)
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][8]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][10]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][20]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_0_fifo/U16(A->Y)
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][22]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_0_fifo/U17(A->Y)
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][31]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][4]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_0_fifo/U18(A->Y)
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][7]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][8]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_0_fifo/U19(A->Y)
   (Sync)tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_0_fifo/U20(A->Y)
   (Sync)tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0]/CLK
   (Sync)tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_2_fifo/U17(A->Y)
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][8]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][9]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][17]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_2_fifo/U18(A->Y)
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][19]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][26]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_2_fifo/U19(A->Y)
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][27]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][31]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][1]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][4]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_2_fifo/U20(A->Y)
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][3]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][4]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][6]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][7]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][8]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_2_fifo/U21(A->Y)
   (Sync)tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][19]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31]/CLK
  *DEPTH 2: tx_core/axi_master/link_addr_2_fifo/U22(A->Y)
   (Sync)tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0]/CLK
   (Sync)tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U378(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U379(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[30]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U380(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[19]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U381(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[21]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U382(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[23]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U383(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[15]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U384(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[19]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U385(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U386(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/load8_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/load16_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/load24_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/load32_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/load40_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/load48_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/load56_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/load64_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[31]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U387(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U388(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U389(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[36]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U390(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U391(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U392(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[44]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U393(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[3]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U394(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crc_vld_2d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/dataout_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U395(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U396(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data_vld_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[10]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U397(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[28]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/U398(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[8]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U385(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U386(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[30]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U387(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[19]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U388(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[21]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U389(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[23]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U390(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[15]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U391(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U392(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[4]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U393(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/load8_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/load16_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/load24_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/load32_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/load40_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/load48_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/load56_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/load64_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U394(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U395(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U396(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[36]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U397(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U398(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U399(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[44]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U400(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[3]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U401(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crc_vld_2d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/dataout_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[34]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U402(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crc_vld_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U403(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data_vld_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[10]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U404(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[28]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/U405(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[8]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U376(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U377(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[30]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U378(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[19]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U379(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[21]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U380(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[23]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U381(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[15]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U382(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[19]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U383(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[4]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U384(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/load8_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/load16_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/load24_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/load32_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/load40_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/load48_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/load56_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/load64_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[31]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U385(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U386(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U387(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[36]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U388(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U389(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[29]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U390(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[44]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U391(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[3]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U392(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/dataout_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[34]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U393(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U394(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data_vld_reg/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[10]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U395(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[28]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/U396(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[8]/CLK
 *DEPTH 1: tx_core/tx_rs/U132(A->Y)
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[11]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[10]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[9]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[8]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_rs/U133(A->Y)
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[23]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[22]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[21]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[20]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[19]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[18]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[17]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[16]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[15]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[14]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[13]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[12]/CLK
 *DEPTH 1: tx_core/tx_rs/U134(A->Y)
  (Sync)tx_core/tx_rs/xgmii_txc_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/xgmii_txc_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/xgmii_txc_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/xgmii_txc_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[31]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[30]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[29]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[28]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[27]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[26]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[25]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[24]/CLK
 *DEPTH 1: tx_core/tx_rs/U135(A->Y)
  (Sync)tx_core/tx_rs/crc_left_d_reg[16]/CLK
  (Sync)tx_core/tx_rs/crc_bvalid_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/IDC_cnt_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/IDC_cnt_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[30]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[24]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[25]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[26]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[27]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[28]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[29]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[31]/CLK
 *DEPTH 1: tx_core/tx_rs/U136(A->Y)
  (Sync)tx_core/tx_rs/crc_left_d_reg[12]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[11]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[10]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[9]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[8]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[23]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[22]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[21]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[20]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[19]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[18]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[17]/CLK
 *DEPTH 1: tx_core/tx_rs/U138(A->Y)
  (Sync)tx_core/tx_rs/crc_bvalid_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[15]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[14]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[13]/CLK
 *DEPTH 1: tx_core/tx_rs/U139(A->Y)
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[51]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[52]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[53]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[54]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[55]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[56]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[57]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[58]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[59]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[60]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[61]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[62]/CLK
 *DEPTH 1: tx_core/tx_rs/U140(A->Y)
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK
 *DEPTH 1: tx_core/tx_rs/U141(A->Y)
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[27]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[28]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[29]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[30]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[31]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[32]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[33]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[34]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[35]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[36]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[37]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[38]/CLK
 *DEPTH 1: tx_core/tx_rs/U142(A->Y)
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[15]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[16]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[17]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[18]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[19]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[20]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[21]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[22]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[23]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[24]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[25]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[26]/CLK
 *DEPTH 1: tx_core/tx_rs/U143(A->Y)
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK
 *DEPTH 1: tx_core/tx_rs/U144(A->Y)
  (Sync)tx_core/tx_rs/bvalid_reg[7]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[0]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[1]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[2]/CLK
 *DEPTH 1: tx_core/tx_rs/U145(A->Y)
  (Sync)tx_core/tx_rs/crc_tx_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[31]/CLK
  (Sync)tx_core/tx_rs/cnt2_d_reg/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[63]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[1]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[2]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[3]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[4]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[5]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[6]/CLK
 *DEPTH 1: tx_core/tx_rs/U146(A->Y)
  (Sync)tx_core/tx_rs/crc_tx_d_reg[14]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[13]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[12]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[11]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[10]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[9]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[8]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[3]/CLK
 *DEPTH 1: tx_core/tx_rs/U147(A->Y)
  (Sync)tx_core/tx_rs/crc_tx_d_reg[26]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[25]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[24]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[23]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[22]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[21]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[20]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[19]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[18]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[17]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[16]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[15]/CLK
 *DEPTH 1: tx_core/tx_rs/U148(A->Y)
  (Sync)tx_core/tx_rs/gclk_en_d_reg/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[0]/CLK
  (Sync)tx_core/tx_rs/cur_state_reg[3]/CLK
  (Sync)tx_core/tx_rs/cur_state_reg[1]/CLK
  (Sync)tx_core/tx_rs/idlernd_cnt_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/idlernd_cnt_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/cur_state_reg[0]/CLK
  (Sync)tx_core/tx_rs/cur_state_reg[2]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[30]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[29]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[28]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[27]/CLK
 *DEPTH 1: tx_core/tx_rs/U149(A->Y)
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK
  (Sync)tx_core/tx_rs/div2_d_reg/CLK
 *DEPTH 1: tx_core/tx_rs/U151(A->Y)
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[9]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[10]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[11]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[12]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[13]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[14]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[15]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[16]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[17]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[18]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[19]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_rs/U152(A->Y)
  (Sync)tx_core/tx_rs/cnt128_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/cnt128_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/cnt128_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/cnt128_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[8]/CLK
 *DEPTH 1: tx_core/tx_rs/U155(A->Y)
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/cur_state_clk_reg[1]/CLK
  (Sync)tx_core/tx_rs/cur_state_clk_reg[0]/CLK
  (Sync)tx_core/tx_rs/cnt128_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/cnt128_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/cnt128_d_reg[2]/CLK
