// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FFT_HH_
#define _FFT_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_codeRepl113_pr.h"
#include "bitreverse.h"
#include "FFT053.h"
#include "FFT054.h"
#include "FFT055.h"
#include "FFT056.h"
#include "FFT057.h"
#include "Block_codeRepl11320_s.h"
#include "FFT_xin_M_imag.h"
#include "FFT_data_OUT0_M_reOg.h"
#include "FFT_data_OUT1_M_ig8j.h"
#include "FFT_xout_M_real.h"
#include "FFT_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 10,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct FFT : public sc_module {
    // Port declarations 20
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<5> > ap_var_for_const3;


    // Module declarations
    FFT(sc_module_name name);
    SC_HAS_PROCESS(FFT);

    ~FFT();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    FFT_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* FFT_AXILiteS_s_axi_U;
    Block_codeRepl113_pr* Block_codeRepl113_pr_U0;
    bitreverse* bitreverse_U0;
    FFT053* FFT053_U0;
    FFT054* FFT054_U0;
    FFT055* FFT055_U0;
    FFT056* FFT056_U0;
    FFT057* FFT057_U0;
    Block_codeRepl11320_s* Block_codeRepl11320_U0;
    FFT_xin_M_imag* xin_M_imag_U;
    FFT_xin_M_imag* xin_M_real_U;
    FFT_data_OUT0_M_reOg* data_OUT0_M_real_U;
    FFT_data_OUT0_M_reOg* data_OUT0_M_imag_U;
    FFT_data_OUT1_M_ig8j* data_OUT1_M_imag_U;
    FFT_data_OUT1_M_ig8j* data_OUT1_M_real_U;
    FFT_data_OUT1_M_ig8j* data_OUT2_M_imag_U;
    FFT_data_OUT1_M_ig8j* data_OUT2_M_real_U;
    FFT_data_OUT1_M_ig8j* data_OUT3_M_imag_U;
    FFT_data_OUT1_M_ig8j* data_OUT3_M_real_U;
    FFT_data_OUT1_M_ig8j* data_OUT4_M_imag_U;
    FFT_data_OUT1_M_ig8j* data_OUT4_M_real_U;
    FFT_xout_M_real* xout_M_real_U;
    FFT_xout_M_real* xout_M_imag_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > data_IN_M_real_q0;
    sc_signal< sc_lv<32> > data_IN_M_imag_q0;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_ap_start;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_ap_done;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_ap_continue;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_ap_idle;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_ap_ready;
    sc_signal< sc_lv<5> > Block_codeRepl113_pr_U0_data_IN_M_real_address0;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_data_IN_M_real_ce0;
    sc_signal< sc_lv<5> > Block_codeRepl113_pr_U0_data_IN_M_imag_address0;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_data_IN_M_imag_ce0;
    sc_signal< sc_lv<5> > Block_codeRepl113_pr_U0_xin_M_imag_address0;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_xin_M_imag_ce0;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_xin_M_imag_we0;
    sc_signal< sc_lv<32> > Block_codeRepl113_pr_U0_xin_M_imag_d0;
    sc_signal< sc_lv<5> > Block_codeRepl113_pr_U0_xin_M_real_address0;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_xin_M_real_ce0;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_xin_M_real_we0;
    sc_signal< sc_lv<32> > Block_codeRepl113_pr_U0_xin_M_real_d0;
    sc_signal< sc_logic > ap_channel_done_xin_M_real;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_xin_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_xin_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_xin_M_real;
    sc_signal< sc_logic > ap_channel_done_xin_M_imag;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_xin_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_xin_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_xin_M_imag;
    sc_signal< sc_logic > bitreverse_U0_ap_start;
    sc_signal< sc_logic > bitreverse_U0_ap_done;
    sc_signal< sc_logic > bitreverse_U0_ap_continue;
    sc_signal< sc_logic > bitreverse_U0_ap_idle;
    sc_signal< sc_logic > bitreverse_U0_ap_ready;
    sc_signal< sc_lv<5> > bitreverse_U0_xin_M_real_address0;
    sc_signal< sc_logic > bitreverse_U0_xin_M_real_ce0;
    sc_signal< sc_lv<5> > bitreverse_U0_data_OUT0_M_real_address0;
    sc_signal< sc_logic > bitreverse_U0_data_OUT0_M_real_ce0;
    sc_signal< sc_logic > bitreverse_U0_data_OUT0_M_real_we0;
    sc_signal< sc_lv<32> > bitreverse_U0_data_OUT0_M_real_d0;
    sc_signal< sc_lv<5> > bitreverse_U0_xin_M_imag_address0;
    sc_signal< sc_logic > bitreverse_U0_xin_M_imag_ce0;
    sc_signal< sc_lv<5> > bitreverse_U0_data_OUT0_M_imag_address0;
    sc_signal< sc_logic > bitreverse_U0_data_OUT0_M_imag_ce0;
    sc_signal< sc_logic > bitreverse_U0_data_OUT0_M_imag_we0;
    sc_signal< sc_lv<32> > bitreverse_U0_data_OUT0_M_imag_d0;
    sc_signal< sc_logic > ap_channel_done_data_OUT0_M_imag;
    sc_signal< sc_logic > bitreverse_U0_data_OUT0_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT0_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT0_M_imag;
    sc_signal< sc_logic > ap_channel_done_data_OUT0_M_real;
    sc_signal< sc_logic > bitreverse_U0_data_OUT0_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT0_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT0_M_real;
    sc_signal< sc_logic > FFT053_U0_ap_start;
    sc_signal< sc_logic > FFT053_U0_ap_done;
    sc_signal< sc_logic > FFT053_U0_ap_continue;
    sc_signal< sc_logic > FFT053_U0_ap_idle;
    sc_signal< sc_logic > FFT053_U0_ap_ready;
    sc_signal< sc_lv<5> > FFT053_U0_data_IN_M_real_address0;
    sc_signal< sc_logic > FFT053_U0_data_IN_M_real_ce0;
    sc_signal< sc_lv<5> > FFT053_U0_data_IN_M_real_address1;
    sc_signal< sc_logic > FFT053_U0_data_IN_M_real_ce1;
    sc_signal< sc_lv<5> > FFT053_U0_data_IN_M_imag_address0;
    sc_signal< sc_logic > FFT053_U0_data_IN_M_imag_ce0;
    sc_signal< sc_lv<5> > FFT053_U0_data_IN_M_imag_address1;
    sc_signal< sc_logic > FFT053_U0_data_IN_M_imag_ce1;
    sc_signal< sc_lv<5> > FFT053_U0_data_OUT1_M_imag_address0;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_imag_ce0;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_imag_we0;
    sc_signal< sc_lv<32> > FFT053_U0_data_OUT1_M_imag_d0;
    sc_signal< sc_lv<5> > FFT053_U0_data_OUT1_M_imag_address1;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_imag_ce1;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_imag_we1;
    sc_signal< sc_lv<32> > FFT053_U0_data_OUT1_M_imag_d1;
    sc_signal< sc_lv<5> > FFT053_U0_data_OUT1_M_real_address0;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_real_ce0;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_real_we0;
    sc_signal< sc_lv<32> > FFT053_U0_data_OUT1_M_real_d0;
    sc_signal< sc_lv<5> > FFT053_U0_data_OUT1_M_real_address1;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_real_ce1;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_real_we1;
    sc_signal< sc_lv<32> > FFT053_U0_data_OUT1_M_real_d1;
    sc_signal< sc_logic > ap_channel_done_data_OUT1_M_real;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT1_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT1_M_real;
    sc_signal< sc_logic > ap_channel_done_data_OUT1_M_imag;
    sc_signal< sc_logic > FFT053_U0_data_OUT1_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT1_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT1_M_imag;
    sc_signal< sc_logic > FFT054_U0_ap_start;
    sc_signal< sc_logic > FFT054_U0_ap_done;
    sc_signal< sc_logic > FFT054_U0_ap_continue;
    sc_signal< sc_logic > FFT054_U0_ap_idle;
    sc_signal< sc_logic > FFT054_U0_ap_ready;
    sc_signal< sc_lv<5> > FFT054_U0_data_OUT2_M_imag_address0;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_imag_ce0;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_imag_we0;
    sc_signal< sc_lv<32> > FFT054_U0_data_OUT2_M_imag_d0;
    sc_signal< sc_lv<5> > FFT054_U0_data_OUT2_M_imag_address1;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_imag_ce1;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_imag_we1;
    sc_signal< sc_lv<32> > FFT054_U0_data_OUT2_M_imag_d1;
    sc_signal< sc_lv<5> > FFT054_U0_data_OUT2_M_real_address0;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_real_ce0;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_real_we0;
    sc_signal< sc_lv<32> > FFT054_U0_data_OUT2_M_real_d0;
    sc_signal< sc_lv<5> > FFT054_U0_data_OUT2_M_real_address1;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_real_ce1;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_real_we1;
    sc_signal< sc_lv<32> > FFT054_U0_data_OUT2_M_real_d1;
    sc_signal< sc_lv<5> > FFT054_U0_data_OUT1_M_real_address0;
    sc_signal< sc_logic > FFT054_U0_data_OUT1_M_real_ce0;
    sc_signal< sc_lv<5> > FFT054_U0_data_OUT1_M_real_address1;
    sc_signal< sc_logic > FFT054_U0_data_OUT1_M_real_ce1;
    sc_signal< sc_lv<5> > FFT054_U0_data_OUT1_M_imag_address0;
    sc_signal< sc_logic > FFT054_U0_data_OUT1_M_imag_ce0;
    sc_signal< sc_lv<5> > FFT054_U0_data_OUT1_M_imag_address1;
    sc_signal< sc_logic > FFT054_U0_data_OUT1_M_imag_ce1;
    sc_signal< sc_logic > ap_channel_done_data_OUT2_M_real;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT2_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT2_M_real;
    sc_signal< sc_logic > ap_channel_done_data_OUT2_M_imag;
    sc_signal< sc_logic > FFT054_U0_data_OUT2_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT2_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT2_M_imag;
    sc_signal< sc_logic > FFT055_U0_ap_start;
    sc_signal< sc_logic > FFT055_U0_ap_done;
    sc_signal< sc_logic > FFT055_U0_ap_continue;
    sc_signal< sc_logic > FFT055_U0_ap_idle;
    sc_signal< sc_logic > FFT055_U0_ap_ready;
    sc_signal< sc_lv<5> > FFT055_U0_data_OUT3_M_imag_address0;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_imag_ce0;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_imag_we0;
    sc_signal< sc_lv<32> > FFT055_U0_data_OUT3_M_imag_d0;
    sc_signal< sc_lv<5> > FFT055_U0_data_OUT3_M_imag_address1;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_imag_ce1;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_imag_we1;
    sc_signal< sc_lv<32> > FFT055_U0_data_OUT3_M_imag_d1;
    sc_signal< sc_lv<5> > FFT055_U0_data_OUT3_M_real_address0;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_real_ce0;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_real_we0;
    sc_signal< sc_lv<32> > FFT055_U0_data_OUT3_M_real_d0;
    sc_signal< sc_lv<5> > FFT055_U0_data_OUT3_M_real_address1;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_real_ce1;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_real_we1;
    sc_signal< sc_lv<32> > FFT055_U0_data_OUT3_M_real_d1;
    sc_signal< sc_lv<5> > FFT055_U0_data_OUT2_M_real_address0;
    sc_signal< sc_logic > FFT055_U0_data_OUT2_M_real_ce0;
    sc_signal< sc_lv<5> > FFT055_U0_data_OUT2_M_real_address1;
    sc_signal< sc_logic > FFT055_U0_data_OUT2_M_real_ce1;
    sc_signal< sc_lv<5> > FFT055_U0_data_OUT2_M_imag_address0;
    sc_signal< sc_logic > FFT055_U0_data_OUT2_M_imag_ce0;
    sc_signal< sc_lv<5> > FFT055_U0_data_OUT2_M_imag_address1;
    sc_signal< sc_logic > FFT055_U0_data_OUT2_M_imag_ce1;
    sc_signal< sc_logic > ap_channel_done_data_OUT3_M_real;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT3_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT3_M_real;
    sc_signal< sc_logic > ap_channel_done_data_OUT3_M_imag;
    sc_signal< sc_logic > FFT055_U0_data_OUT3_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT3_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT3_M_imag;
    sc_signal< sc_logic > FFT056_U0_ap_start;
    sc_signal< sc_logic > FFT056_U0_ap_done;
    sc_signal< sc_logic > FFT056_U0_ap_continue;
    sc_signal< sc_logic > FFT056_U0_ap_idle;
    sc_signal< sc_logic > FFT056_U0_ap_ready;
    sc_signal< sc_lv<5> > FFT056_U0_data_OUT4_M_imag_address0;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_imag_ce0;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_imag_we0;
    sc_signal< sc_lv<32> > FFT056_U0_data_OUT4_M_imag_d0;
    sc_signal< sc_lv<5> > FFT056_U0_data_OUT4_M_imag_address1;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_imag_ce1;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_imag_we1;
    sc_signal< sc_lv<32> > FFT056_U0_data_OUT4_M_imag_d1;
    sc_signal< sc_lv<5> > FFT056_U0_data_OUT4_M_real_address0;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_real_ce0;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_real_we0;
    sc_signal< sc_lv<32> > FFT056_U0_data_OUT4_M_real_d0;
    sc_signal< sc_lv<5> > FFT056_U0_data_OUT4_M_real_address1;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_real_ce1;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_real_we1;
    sc_signal< sc_lv<32> > FFT056_U0_data_OUT4_M_real_d1;
    sc_signal< sc_lv<5> > FFT056_U0_data_OUT3_M_real_address0;
    sc_signal< sc_logic > FFT056_U0_data_OUT3_M_real_ce0;
    sc_signal< sc_lv<5> > FFT056_U0_data_OUT3_M_real_address1;
    sc_signal< sc_logic > FFT056_U0_data_OUT3_M_real_ce1;
    sc_signal< sc_lv<5> > FFT056_U0_data_OUT3_M_imag_address0;
    sc_signal< sc_logic > FFT056_U0_data_OUT3_M_imag_ce0;
    sc_signal< sc_lv<5> > FFT056_U0_data_OUT3_M_imag_address1;
    sc_signal< sc_logic > FFT056_U0_data_OUT3_M_imag_ce1;
    sc_signal< sc_logic > ap_channel_done_data_OUT4_M_real;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT4_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT4_M_real;
    sc_signal< sc_logic > ap_channel_done_data_OUT4_M_imag;
    sc_signal< sc_logic > FFT056_U0_data_OUT4_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_data_OUT4_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_data_OUT4_M_imag;
    sc_signal< sc_logic > FFT057_U0_ap_start;
    sc_signal< sc_logic > FFT057_U0_ap_done;
    sc_signal< sc_logic > FFT057_U0_ap_continue;
    sc_signal< sc_logic > FFT057_U0_ap_idle;
    sc_signal< sc_logic > FFT057_U0_ap_ready;
    sc_signal< sc_lv<5> > FFT057_U0_data_OUT4_M_real_address0;
    sc_signal< sc_logic > FFT057_U0_data_OUT4_M_real_ce0;
    sc_signal< sc_lv<5> > FFT057_U0_data_OUT4_M_real_address1;
    sc_signal< sc_logic > FFT057_U0_data_OUT4_M_real_ce1;
    sc_signal< sc_lv<5> > FFT057_U0_data_OUT4_M_imag_address0;
    sc_signal< sc_logic > FFT057_U0_data_OUT4_M_imag_ce0;
    sc_signal< sc_lv<5> > FFT057_U0_data_OUT4_M_imag_address1;
    sc_signal< sc_logic > FFT057_U0_data_OUT4_M_imag_ce1;
    sc_signal< sc_lv<5> > FFT057_U0_xout_M_real_address0;
    sc_signal< sc_logic > FFT057_U0_xout_M_real_ce0;
    sc_signal< sc_logic > FFT057_U0_xout_M_real_we0;
    sc_signal< sc_lv<32> > FFT057_U0_xout_M_real_d0;
    sc_signal< sc_lv<5> > FFT057_U0_xout_M_real_address1;
    sc_signal< sc_logic > FFT057_U0_xout_M_real_ce1;
    sc_signal< sc_logic > FFT057_U0_xout_M_real_we1;
    sc_signal< sc_lv<32> > FFT057_U0_xout_M_real_d1;
    sc_signal< sc_lv<5> > FFT057_U0_xout_M_imag_address0;
    sc_signal< sc_logic > FFT057_U0_xout_M_imag_ce0;
    sc_signal< sc_logic > FFT057_U0_xout_M_imag_we0;
    sc_signal< sc_lv<32> > FFT057_U0_xout_M_imag_d0;
    sc_signal< sc_lv<5> > FFT057_U0_xout_M_imag_address1;
    sc_signal< sc_logic > FFT057_U0_xout_M_imag_ce1;
    sc_signal< sc_logic > FFT057_U0_xout_M_imag_we1;
    sc_signal< sc_lv<32> > FFT057_U0_xout_M_imag_d1;
    sc_signal< sc_logic > ap_channel_done_xout_M_imag;
    sc_signal< sc_logic > FFT057_U0_xout_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_xout_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_xout_M_imag;
    sc_signal< sc_logic > ap_channel_done_xout_M_real;
    sc_signal< sc_logic > FFT057_U0_xout_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_xout_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_xout_M_real;
    sc_signal< sc_logic > Block_codeRepl11320_U0_ap_start;
    sc_signal< sc_logic > Block_codeRepl11320_U0_ap_done;
    sc_signal< sc_logic > Block_codeRepl11320_U0_ap_continue;
    sc_signal< sc_logic > Block_codeRepl11320_U0_ap_idle;
    sc_signal< sc_logic > Block_codeRepl11320_U0_ap_ready;
    sc_signal< sc_lv<5> > Block_codeRepl11320_U0_data_OUT_M_real_address0;
    sc_signal< sc_logic > Block_codeRepl11320_U0_data_OUT_M_real_ce0;
    sc_signal< sc_logic > Block_codeRepl11320_U0_data_OUT_M_real_we0;
    sc_signal< sc_lv<32> > Block_codeRepl11320_U0_data_OUT_M_real_d0;
    sc_signal< sc_lv<5> > Block_codeRepl11320_U0_data_OUT_M_imag_address0;
    sc_signal< sc_logic > Block_codeRepl11320_U0_data_OUT_M_imag_ce0;
    sc_signal< sc_logic > Block_codeRepl11320_U0_data_OUT_M_imag_we0;
    sc_signal< sc_lv<32> > Block_codeRepl11320_U0_data_OUT_M_imag_d0;
    sc_signal< sc_lv<5> > Block_codeRepl11320_U0_xout_M_imag_address0;
    sc_signal< sc_logic > Block_codeRepl11320_U0_xout_M_imag_ce0;
    sc_signal< sc_lv<5> > Block_codeRepl11320_U0_xout_M_real_address0;
    sc_signal< sc_logic > Block_codeRepl11320_U0_xout_M_real_ce0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<32> > xin_M_imag_i_q0;
    sc_signal< sc_lv<32> > xin_M_imag_t_q0;
    sc_signal< sc_logic > xin_M_imag_i_full_n;
    sc_signal< sc_logic > xin_M_imag_t_empty_n;
    sc_signal< sc_lv<32> > xin_M_real_i_q0;
    sc_signal< sc_lv<32> > xin_M_real_t_q0;
    sc_signal< sc_logic > xin_M_real_i_full_n;
    sc_signal< sc_logic > xin_M_real_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT0_M_real_i_q0;
    sc_signal< sc_lv<32> > data_OUT0_M_real_i_q1;
    sc_signal< sc_lv<32> > data_OUT0_M_real_t_q0;
    sc_signal< sc_lv<32> > data_OUT0_M_real_t_q1;
    sc_signal< sc_logic > data_OUT0_M_real_i_full_n;
    sc_signal< sc_logic > data_OUT0_M_real_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT0_M_real_t_d1;
    sc_signal< sc_logic > data_OUT0_M_real_t_we1;
    sc_signal< sc_lv<32> > data_OUT0_M_imag_i_q0;
    sc_signal< sc_lv<32> > data_OUT0_M_imag_i_q1;
    sc_signal< sc_lv<32> > data_OUT0_M_imag_t_q0;
    sc_signal< sc_lv<32> > data_OUT0_M_imag_t_q1;
    sc_signal< sc_logic > data_OUT0_M_imag_i_full_n;
    sc_signal< sc_logic > data_OUT0_M_imag_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT0_M_imag_t_d1;
    sc_signal< sc_logic > data_OUT0_M_imag_t_we1;
    sc_signal< sc_lv<32> > data_OUT1_M_imag_i_q0;
    sc_signal< sc_lv<32> > data_OUT1_M_imag_i_q1;
    sc_signal< sc_lv<32> > data_OUT1_M_imag_t_q0;
    sc_signal< sc_lv<32> > data_OUT1_M_imag_t_q1;
    sc_signal< sc_logic > data_OUT1_M_imag_i_full_n;
    sc_signal< sc_logic > data_OUT1_M_imag_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT1_M_real_i_q0;
    sc_signal< sc_lv<32> > data_OUT1_M_real_i_q1;
    sc_signal< sc_lv<32> > data_OUT1_M_real_t_q0;
    sc_signal< sc_lv<32> > data_OUT1_M_real_t_q1;
    sc_signal< sc_logic > data_OUT1_M_real_i_full_n;
    sc_signal< sc_logic > data_OUT1_M_real_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT2_M_imag_i_q0;
    sc_signal< sc_lv<32> > data_OUT2_M_imag_i_q1;
    sc_signal< sc_lv<32> > data_OUT2_M_imag_t_q0;
    sc_signal< sc_lv<32> > data_OUT2_M_imag_t_q1;
    sc_signal< sc_logic > data_OUT2_M_imag_i_full_n;
    sc_signal< sc_logic > data_OUT2_M_imag_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT2_M_real_i_q0;
    sc_signal< sc_lv<32> > data_OUT2_M_real_i_q1;
    sc_signal< sc_lv<32> > data_OUT2_M_real_t_q0;
    sc_signal< sc_lv<32> > data_OUT2_M_real_t_q1;
    sc_signal< sc_logic > data_OUT2_M_real_i_full_n;
    sc_signal< sc_logic > data_OUT2_M_real_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT3_M_imag_i_q0;
    sc_signal< sc_lv<32> > data_OUT3_M_imag_i_q1;
    sc_signal< sc_lv<32> > data_OUT3_M_imag_t_q0;
    sc_signal< sc_lv<32> > data_OUT3_M_imag_t_q1;
    sc_signal< sc_logic > data_OUT3_M_imag_i_full_n;
    sc_signal< sc_logic > data_OUT3_M_imag_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT3_M_real_i_q0;
    sc_signal< sc_lv<32> > data_OUT3_M_real_i_q1;
    sc_signal< sc_lv<32> > data_OUT3_M_real_t_q0;
    sc_signal< sc_lv<32> > data_OUT3_M_real_t_q1;
    sc_signal< sc_logic > data_OUT3_M_real_i_full_n;
    sc_signal< sc_logic > data_OUT3_M_real_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT4_M_imag_i_q0;
    sc_signal< sc_lv<32> > data_OUT4_M_imag_i_q1;
    sc_signal< sc_lv<32> > data_OUT4_M_imag_t_q0;
    sc_signal< sc_lv<32> > data_OUT4_M_imag_t_q1;
    sc_signal< sc_logic > data_OUT4_M_imag_i_full_n;
    sc_signal< sc_logic > data_OUT4_M_imag_t_empty_n;
    sc_signal< sc_lv<32> > data_OUT4_M_real_i_q0;
    sc_signal< sc_lv<32> > data_OUT4_M_real_i_q1;
    sc_signal< sc_lv<32> > data_OUT4_M_real_t_q0;
    sc_signal< sc_lv<32> > data_OUT4_M_real_t_q1;
    sc_signal< sc_logic > data_OUT4_M_real_i_full_n;
    sc_signal< sc_logic > data_OUT4_M_real_t_empty_n;
    sc_signal< sc_lv<32> > xout_M_real_i_q0;
    sc_signal< sc_lv<32> > xout_M_real_t_q0;
    sc_signal< sc_logic > xout_M_real_i_full_n;
    sc_signal< sc_logic > xout_M_real_t_empty_n;
    sc_signal< sc_lv<32> > xout_M_imag_i_q0;
    sc_signal< sc_lv<32> > xout_M_imag_t_q0;
    sc_signal< sc_logic > xout_M_imag_i_full_n;
    sc_signal< sc_logic > xout_M_imag_t_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_start_full_n;
    sc_signal< sc_logic > Block_codeRepl113_pr_U0_start_write;
    sc_signal< sc_logic > bitreverse_U0_start_full_n;
    sc_signal< sc_logic > bitreverse_U0_start_write;
    sc_signal< sc_logic > FFT053_U0_start_full_n;
    sc_signal< sc_logic > FFT053_U0_start_write;
    sc_signal< sc_logic > FFT054_U0_start_full_n;
    sc_signal< sc_logic > FFT054_U0_start_write;
    sc_signal< sc_logic > FFT055_U0_start_full_n;
    sc_signal< sc_logic > FFT055_U0_start_write;
    sc_signal< sc_logic > FFT056_U0_start_full_n;
    sc_signal< sc_logic > FFT056_U0_start_write;
    sc_signal< sc_logic > FFT057_U0_start_full_n;
    sc_signal< sc_logic > FFT057_U0_start_write;
    sc_signal< sc_logic > Block_codeRepl11320_U0_start_full_n;
    sc_signal< sc_logic > Block_codeRepl11320_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_Block_codeRepl11320_U0_ap_continue();
    void thread_Block_codeRepl11320_U0_ap_start();
    void thread_Block_codeRepl11320_U0_start_full_n();
    void thread_Block_codeRepl11320_U0_start_write();
    void thread_Block_codeRepl113_pr_U0_ap_continue();
    void thread_Block_codeRepl113_pr_U0_ap_start();
    void thread_Block_codeRepl113_pr_U0_start_full_n();
    void thread_Block_codeRepl113_pr_U0_start_write();
    void thread_Block_codeRepl113_pr_U0_xin_M_imag_full_n();
    void thread_Block_codeRepl113_pr_U0_xin_M_real_full_n();
    void thread_FFT053_U0_ap_continue();
    void thread_FFT053_U0_ap_start();
    void thread_FFT053_U0_data_OUT1_M_imag_full_n();
    void thread_FFT053_U0_data_OUT1_M_real_full_n();
    void thread_FFT053_U0_start_full_n();
    void thread_FFT053_U0_start_write();
    void thread_FFT054_U0_ap_continue();
    void thread_FFT054_U0_ap_start();
    void thread_FFT054_U0_data_OUT2_M_imag_full_n();
    void thread_FFT054_U0_data_OUT2_M_real_full_n();
    void thread_FFT054_U0_start_full_n();
    void thread_FFT054_U0_start_write();
    void thread_FFT055_U0_ap_continue();
    void thread_FFT055_U0_ap_start();
    void thread_FFT055_U0_data_OUT3_M_imag_full_n();
    void thread_FFT055_U0_data_OUT3_M_real_full_n();
    void thread_FFT055_U0_start_full_n();
    void thread_FFT055_U0_start_write();
    void thread_FFT056_U0_ap_continue();
    void thread_FFT056_U0_ap_start();
    void thread_FFT056_U0_data_OUT4_M_imag_full_n();
    void thread_FFT056_U0_data_OUT4_M_real_full_n();
    void thread_FFT056_U0_start_full_n();
    void thread_FFT056_U0_start_write();
    void thread_FFT057_U0_ap_continue();
    void thread_FFT057_U0_ap_start();
    void thread_FFT057_U0_start_full_n();
    void thread_FFT057_U0_start_write();
    void thread_FFT057_U0_xout_M_imag_full_n();
    void thread_FFT057_U0_xout_M_real_full_n();
    void thread_ap_channel_done_data_OUT0_M_imag();
    void thread_ap_channel_done_data_OUT0_M_real();
    void thread_ap_channel_done_data_OUT1_M_imag();
    void thread_ap_channel_done_data_OUT1_M_real();
    void thread_ap_channel_done_data_OUT2_M_imag();
    void thread_ap_channel_done_data_OUT2_M_real();
    void thread_ap_channel_done_data_OUT3_M_imag();
    void thread_ap_channel_done_data_OUT3_M_real();
    void thread_ap_channel_done_data_OUT4_M_imag();
    void thread_ap_channel_done_data_OUT4_M_real();
    void thread_ap_channel_done_xin_M_imag();
    void thread_ap_channel_done_xin_M_real();
    void thread_ap_channel_done_xout_M_imag();
    void thread_ap_channel_done_xout_M_real();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_channel_write_data_OUT0_M_imag();
    void thread_ap_sync_channel_write_data_OUT0_M_real();
    void thread_ap_sync_channel_write_data_OUT1_M_imag();
    void thread_ap_sync_channel_write_data_OUT1_M_real();
    void thread_ap_sync_channel_write_data_OUT2_M_imag();
    void thread_ap_sync_channel_write_data_OUT2_M_real();
    void thread_ap_sync_channel_write_data_OUT3_M_imag();
    void thread_ap_sync_channel_write_data_OUT3_M_real();
    void thread_ap_sync_channel_write_data_OUT4_M_imag();
    void thread_ap_sync_channel_write_data_OUT4_M_real();
    void thread_ap_sync_channel_write_xin_M_imag();
    void thread_ap_sync_channel_write_xin_M_real();
    void thread_ap_sync_channel_write_xout_M_imag();
    void thread_ap_sync_channel_write_xout_M_real();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bitreverse_U0_ap_continue();
    void thread_bitreverse_U0_ap_start();
    void thread_bitreverse_U0_data_OUT0_M_imag_full_n();
    void thread_bitreverse_U0_data_OUT0_M_real_full_n();
    void thread_bitreverse_U0_start_full_n();
    void thread_bitreverse_U0_start_write();
    void thread_data_OUT0_M_imag_t_d1();
    void thread_data_OUT0_M_imag_t_we1();
    void thread_data_OUT0_M_real_t_d1();
    void thread_data_OUT0_M_real_t_we1();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
