# system info nios on 2018.10.27.21:26:37
system_info:
name,value
DEVICE,EP4CE30F23A7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1540686327
#
#
# Files generated for nios on 2018.10.27.21:26:37
files:
filepath,kind,attributes,module,is_top
simulation/nios.v,VERILOG,,nios,true
simulation/submodules/nios_LCD_DATA.v,VERILOG,,nios_LCD_DATA,false
simulation/submodules/nios_LCD_EN.v,VERILOG,,nios_LCD_EN,false
simulation/submodules/nios_buttons.v,VERILOG,,nios_buttons,false
simulation/submodules/nios_descriptor_memory.hex,HEX,,nios_descriptor_memory,false
simulation/submodules/nios_descriptor_memory.v,VERILOG,,nios_descriptor_memory,false
simulation/submodules/nios_jtag.v,VERILOG,,nios_jtag,false
simulation/submodules/nios_leds.v,VERILOG,,nios_leds,false
simulation/submodules/nios_memory.hex,HEX,,nios_memory,false
simulation/submodules/nios_memory.v,VERILOG,,nios_memory,false
simulation/submodules/nios_nios2_qsys_0.v,VERILOG,,nios_nios2_qsys_0,false
simulation/submodules/nios_sgdma_rx.v,VERILOG,,nios_sgdma_rx,false
simulation/submodules/nios_sgdma_tx.v,VERILOG,,nios_sgdma_tx,false
simulation/submodules/nios_tse.v,VERILOG,,nios_tse,false
simulation/submodules/nios_mm_interconnect_0.v,VERILOG,,nios_mm_interconnect_0,false
simulation/submodules/nios_irq_mapper.sv,SYSTEM_VERILOG,,nios_irq_mapper,false
simulation/submodules/nios_avalon_st_adapter.v,VERILOG,,nios_avalon_st_adapter,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/nios_nios2_qsys_0_cpu.sdc,SDC,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu.v,VERILOG,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_debug_slave_sysclk.v,VERILOG,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_debug_slave_tck.v,VERILOG,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_debug_slave_wrapper.v,VERILOG,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_nios2_waves.do,OTHER,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_ociram_default_contents.dat,DAT,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_ociram_default_contents.hex,HEX,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_ociram_default_contents.mif,MIF,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_rf_ram_a.dat,DAT,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_rf_ram_a.hex,HEX,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_rf_ram_a.mif,MIF,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_rf_ram_b.dat,DAT,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_rf_ram_b.hex,HEX,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_rf_ram_b.mif,MIF,,nios_nios2_qsys_0_cpu,false
simulation/submodules/nios_nios2_qsys_0_cpu_test_bench.v,VERILOG,,nios_nios2_qsys_0_cpu,false
simulation/submodules/mentor/altera_eth_tse_mac.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_mac.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328checker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328checker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328generator.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328generator.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gmii_io.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gmii_io.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_hashing.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_hashing.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_magic_detection.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_magic_detection.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_eth_tse_mac,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/nios_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router,false
simulation/submodules/nios_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router_001,false
simulation/submodules/nios_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router_002,false
simulation/submodules/nios_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router_004,false
simulation/submodules/nios_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router_008,false
simulation/submodules/nios_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router_009,false
simulation/submodules/nios_mm_interconnect_0_router_019.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router_019,false
simulation/submodules/nios_mm_interconnect_0_router_020.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router_020,false
simulation/submodules/nios_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_demux,false
simulation/submodules/nios_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/nios_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/nios_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/nios_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/nios_mm_interconnect_0_cmd_mux_011.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux_011,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux_011,false
simulation/submodules/nios_mm_interconnect_0_cmd_mux_012.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux_012,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux_012,false
simulation/submodules/nios_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_demux,false
simulation/submodules/nios_mm_interconnect_0_rsp_demux_011.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_demux_011,false
simulation/submodules/nios_mm_interconnect_0_rsp_demux_012.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_demux_012,false
simulation/submodules/nios_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/nios_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/nios_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/nios_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,nios_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/nios_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,nios_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/nios_avalon_st_adapter_timing_adapter_0_fifo.sv,SYSTEM_VERILOG,,nios_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios.LCD_DATA,nios_LCD_DATA
nios.LCD_EN,nios_LCD_EN
nios.LCD_RS,nios_LCD_EN
nios.LCD_RW,nios_LCD_EN
nios.buttons,nios_buttons
nios.descriptor_memory,nios_descriptor_memory
nios.jtag,nios_jtag
nios.leds,nios_leds
nios.memory,nios_memory
nios.nios2_qsys_0,nios_nios2_qsys_0
nios.nios2_qsys_0.cpu,nios_nios2_qsys_0_cpu
nios.sgdma_rx,nios_sgdma_rx
nios.sgdma_tx,nios_sgdma_tx
nios.tse,nios_tse
nios.tse.i_tse_mac,altera_eth_tse_mac
nios.mm_interconnect_0,nios_mm_interconnect_0
nios.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
nios.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
nios.mm_interconnect_0.sgdma_tx_m_read_translator,altera_merlin_master_translator
nios.mm_interconnect_0.sgdma_rx_m_write_translator,altera_merlin_master_translator
nios.mm_interconnect_0.sgdma_tx_descriptor_read_translator,altera_merlin_master_translator
nios.mm_interconnect_0.sgdma_rx_descriptor_read_translator,altera_merlin_master_translator
nios.mm_interconnect_0.sgdma_tx_descriptor_write_translator,altera_merlin_master_translator
nios.mm_interconnect_0.sgdma_rx_descriptor_write_translator,altera_merlin_master_translator
nios.mm_interconnect_0.jtag_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.tse_control_port_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.sgdma_rx_csr_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.sgdma_tx_csr_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.LCD_EN_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.LCD_RW_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.LCD_RS_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.LCD_DATA_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.buttons_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.memory_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.descriptor_memory_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
nios.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
nios.mm_interconnect_0.sgdma_tx_m_read_agent,altera_merlin_master_agent
nios.mm_interconnect_0.sgdma_rx_m_write_agent,altera_merlin_master_agent
nios.mm_interconnect_0.sgdma_tx_descriptor_read_agent,altera_merlin_master_agent
nios.mm_interconnect_0.sgdma_rx_descriptor_read_agent,altera_merlin_master_agent
nios.mm_interconnect_0.sgdma_tx_descriptor_write_agent,altera_merlin_master_agent
nios.mm_interconnect_0.sgdma_rx_descriptor_write_agent,altera_merlin_master_agent
nios.mm_interconnect_0.jtag_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.tse_control_port_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.sgdma_rx_csr_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.sgdma_tx_csr_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.LCD_EN_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.LCD_RW_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.LCD_RS_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.LCD_DATA_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.leds_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.buttons_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.memory_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.descriptor_memory_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.tse_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.sgdma_rx_csr_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.sgdma_tx_csr_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.LCD_EN_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.LCD_RW_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.LCD_RS_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.LCD_DATA_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.buttons_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.descriptor_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.router,nios_mm_interconnect_0_router
nios.mm_interconnect_0.router_001,nios_mm_interconnect_0_router_001
nios.mm_interconnect_0.router_002,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_003,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_004,nios_mm_interconnect_0_router_004
nios.mm_interconnect_0.router_005,nios_mm_interconnect_0_router_004
nios.mm_interconnect_0.router_006,nios_mm_interconnect_0_router_004
nios.mm_interconnect_0.router_007,nios_mm_interconnect_0_router_004
nios.mm_interconnect_0.router_008,nios_mm_interconnect_0_router_008
nios.mm_interconnect_0.router_012,nios_mm_interconnect_0_router_008
nios.mm_interconnect_0.router_013,nios_mm_interconnect_0_router_008
nios.mm_interconnect_0.router_014,nios_mm_interconnect_0_router_008
nios.mm_interconnect_0.router_015,nios_mm_interconnect_0_router_008
nios.mm_interconnect_0.router_016,nios_mm_interconnect_0_router_008
nios.mm_interconnect_0.router_017,nios_mm_interconnect_0_router_008
nios.mm_interconnect_0.router_018,nios_mm_interconnect_0_router_008
nios.mm_interconnect_0.router_009,nios_mm_interconnect_0_router_009
nios.mm_interconnect_0.router_010,nios_mm_interconnect_0_router_009
nios.mm_interconnect_0.router_011,nios_mm_interconnect_0_router_009
nios.mm_interconnect_0.router_019,nios_mm_interconnect_0_router_019
nios.mm_interconnect_0.router_020,nios_mm_interconnect_0_router_020
nios.mm_interconnect_0.cmd_demux,nios_mm_interconnect_0_cmd_demux
nios.mm_interconnect_0.cmd_demux_001,nios_mm_interconnect_0_cmd_demux_001
nios.mm_interconnect_0.cmd_demux_002,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.cmd_demux_003,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.cmd_demux_004,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.cmd_demux_005,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.cmd_demux_006,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.cmd_demux_007,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.rsp_demux_001,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.rsp_demux_002,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.rsp_demux_003,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.cmd_mux,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_004,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_005,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_006,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_007,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_008,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_009,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_010,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_001,nios_mm_interconnect_0_cmd_mux_001
nios.mm_interconnect_0.cmd_mux_002,nios_mm_interconnect_0_cmd_mux_001
nios.mm_interconnect_0.cmd_mux_003,nios_mm_interconnect_0_cmd_mux_001
nios.mm_interconnect_0.cmd_mux_011,nios_mm_interconnect_0_cmd_mux_011
nios.mm_interconnect_0.cmd_mux_012,nios_mm_interconnect_0_cmd_mux_012
nios.mm_interconnect_0.rsp_demux,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_004,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_005,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_006,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_007,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_008,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_009,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_010,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_011,nios_mm_interconnect_0_rsp_demux_011
nios.mm_interconnect_0.rsp_demux_012,nios_mm_interconnect_0_rsp_demux_012
nios.mm_interconnect_0.rsp_mux,nios_mm_interconnect_0_rsp_mux
nios.mm_interconnect_0.rsp_mux_001,nios_mm_interconnect_0_rsp_mux_001
nios.mm_interconnect_0.rsp_mux_002,nios_mm_interconnect_0_rsp_mux_002
nios.mm_interconnect_0.rsp_mux_003,nios_mm_interconnect_0_rsp_mux_002
nios.mm_interconnect_0.rsp_mux_004,nios_mm_interconnect_0_rsp_mux_002
nios.mm_interconnect_0.rsp_mux_005,nios_mm_interconnect_0_rsp_mux_002
nios.mm_interconnect_0.rsp_mux_006,nios_mm_interconnect_0_rsp_mux_002
nios.mm_interconnect_0.rsp_mux_007,nios_mm_interconnect_0_rsp_mux_002
nios.mm_interconnect_0.avalon_st_adapter,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_001,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_002,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_003,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_004,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_005,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_006,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_007,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_008,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_009,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_010,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_011,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_012,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.irq_mapper,nios_irq_mapper
nios.avalon_st_adapter,nios_avalon_st_adapter
nios.avalon_st_adapter.timing_adapter_0,nios_avalon_st_adapter_timing_adapter_0
nios.rst_controller,altera_reset_controller
