`timescale 1ns/10ps

module shifter(out, in, shift_bit);
	input logic 
	input logic [63:0] in;
	output logic [63:0] out;
endmodule

module shifter_testbench();

endmodule
