# Copyright (C) 1991-2005 Altera Corporation
# Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
# support information,  device programming or simulation file,  and any other
# associated  documentation or information  provided by  Altera  or a partner
# under  Altera's   Megafunction   Partnership   Program  may  be  used  only
# to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
# other  use  of such  megafunction  design,  netlist,  support  information,
# device programming or simulation file,  or any other  related documentation
# or information  is prohibited  for  any  other purpose,  including, but not
# limited to  modification,  reverse engineering,  de-compiling, or use  with
# any other  silicon devices,  unless such use is  explicitly  licensed under
# a separate agreement with  Altera  or a megafunction partner.  Title to the
# intellectual property,  including patents,  copyrights,  trademarks,  trade
# secrets,  or maskworks,  embodied in any such megafunction design, netlist,
# support  information,  device programming or simulation file,  or any other
# related documentation or information provided by  Altera  or a megafunction
# partner, remains with Altera, the megafunction partner, or their respective
# licensors. No other licenses, including any licenses needed under any third
# party's intellectual property, are provided herein.


# The default values for assignments are stored in the file
#		sigma_delta_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


# Project-Wide Assignments
# ========================
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "3.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:35:31  DECEMBER 09, 2004"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"

# Pin & Location Assignments
# ==========================

# Timing Assignments
# ==================
set_global_assignment -name DO_MIN_ANALYSIS ON
set_global_assignment -name INCLUDE_EXTERNAL_PIN_DELAYS_IN_FMAX_CALCULATIONS OFF

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "<NONE>"
set_global_assignment -name FAMILY "Stratix II"
set_global_assignment -name CYCLONE_OPTIMIZATION_TECHNIQUE AREA
set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name APEX20K_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name TOP_LEVEL_ENTITY sigma_delta
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name AUTO_ENABLE_SMART_COMPILE ON

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE EP2S60F1020C5
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name OPTIMIZE_TIMING "NORMAL COMPILATION"
set_global_assignment -name AUTO_PACKED_REGISTERS_CYCLONE NORMAL
set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIX NORMAL
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_global_assignment -name DEVICE_MIGRATION_LIST "EP2S130F1020C3,EP2S130F1020C4,EP2S130F1020C5,EP2S130F1020I4,EP2S180F1020C3,EP2S180F1020C4,EP2S180F1020C5,EP2S180F1020I4,EP2S60F1020C3,EP2S60F1020C3ES,EP2S60F1020C4,EP2S60F1020C4ES,EP2S60F1020C5,EP2S60F1020C5ES,EP2S60F1020I4,EP2S90F1020C3,EP2S90F1020C4,EP2S90F1020C5,EP2S90F1020I4"
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 2

# Timing Analysis Assignments
# ===========================
set_global_assignment -name MAX_SCC_SIZE 50

# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_TIMING_ANALYSIS_TOOL "<NONE>"
set_global_assignment -name EDA_BOARD_DESIGN_TOOL "<None>"

# Assembler Assignments
# =====================
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name STRATIX_CONFIGURATION_DEVICE EPC16
set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF

# Simulator Assignments
# =====================
set_global_assignment -name START_TIME "0 ns"
set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS OFF

# Design Assistant Assignments
# ============================
set_global_assignment -name DRC_REPORT_TOP_FANOUT ON
set_global_assignment -name DRC_REPORT_FANOUT_EXCEEDING ON
set_global_assignment -name ASSG_CAT OFF
set_global_assignment -name ASSG_RULE_MISSING_FMAX OFF
set_global_assignment -name ASSG_RULE_MISSING_TIMING OFF
set_global_assignment -name SIGNALRACE_RULE_TRISTATE OFF
set_global_assignment -name NONSYNCHSTRUCT_RULE_ASYN_RAM ON
set_global_assignment -name CLK_CAT OFF
set_global_assignment -name CLK_RULE_COMB_CLOCK OFF
set_global_assignment -name CLK_RULE_INV_CLOCK OFF
set_global_assignment -name CLK_RULE_INPINS_CLKNET OFF
set_global_assignment -name CLK_RULE_CLKNET_CLKSPINES OFF
set_global_assignment -name CLK_RULE_MIX_EDGES OFF
set_global_assignment -name RESET_CAT OFF
set_global_assignment -name RESET_RULE_INPINS_RESETNET OFF
set_global_assignment -name RESET_RULE_UNSYNCH_EXRESET OFF
set_global_assignment -name RESET_RULE_IMSYNCH_EXRESET OFF
set_global_assignment -name RESET_RULE_COMB_ASYNCH_RESET OFF
set_global_assignment -name RESET_RULE_UNSYNCH_ASYNCH_DOMAIN OFF
set_global_assignment -name RESET_RULE_IMSYNCH_ASYNCH_DOMAIN OFF
set_global_assignment -name TIMING_CAT ON
set_global_assignment -name TIMING_RULE_SHIFT_REG ON
set_global_assignment -name TIMING_RULE_COIN_CLKEDGE ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE ON
set_global_assignment -name NONSYNCHSTRUCT_CAT ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_COMBLOOP ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_REG_LOOP ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_DELAY_CHAIN ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_RIPPLE_CLK ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_SRLATCH ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED ON
set_global_assignment -name SIGNALRACE_CAT OFF
set_global_assignment -name ACLK_CAT OFF
set_global_assignment -name ACLK_RULE_NO_SZER_ACLK_DOMAIN OFF
set_global_assignment -name ACLK_RULE_SZER_BTW_ACLK_DOMAIN OFF
set_global_assignment -name ACLK_RULE_IMSZER_ADOMAIN OFF
set_global_assignment -name HCPY_CAT ON
set_global_assignment -name HCPY_VREF_PINS OFF

# SignalTap II Assignments
# ========================
set_global_assignment -name HUB_ENTITY_NAME sld_hub
set_global_assignment -name HUB_INSTANCE_NAME auto_hub
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp

# -----------------------------------------
# start EDA_TOOL_SETTINGS(eda_board_design)

	# EDA Netlist Writer Assignments
	# ==============================

# end EDA_TOOL_SETTINGS(eda_board_design)
# ---------------------------------------

# ---------------------------------------
# start EDA_TOOL_SETTINGS(eda_simulation)

	# EDA Netlist Writer Assignments
	# ==============================

# end EDA_TOOL_SETTINGS(eda_simulation)
# -------------------------------------

# ---------------------------------------------------
# start AUTO_INSERT_SLD_NODE_ENTITY(auto_signaltap_0)

	# SignalTap II Assignments
	# ========================

# end AUTO_INSERT_SLD_NODE_ENTITY(auto_signaltap_0)
# -------------------------------------------------

# -------------------------
# start ENTITY(sigma_delta)

	# Fitter Assignments
	# ==================
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[0]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[10]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[11]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[12]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[13]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[14]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[15]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[16]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[17]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[18]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[19]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[1]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[20]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[21]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[22]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[23]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[24]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[25]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[26]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[27]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[28]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[29]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[2]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[30]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[31]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[3]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[4]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[5]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[6]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[7]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[8]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[9]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[0]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[1]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[2]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[3]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[4]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[5]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[6]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[7]

# end ENTITY(sigma_delta)
# -----------------------

set_global_assignment -name EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL "IBIS (Signal Integrity)"
set_global_assignment -name STRATIXII_CONFIGURATION_DEVICE EPC16
set_global_assignment -name AUTO_INCREMENT_CONFIG_DEVICE_JTAG_USER_CODE OFF
set_global_assignment -name GENERATE_CONFIG_JBC_FILE_COMPRESSED OFF
set_global_assignment -name CONFIGURATION_CLOCK_DIVISOR 1.0
set_global_assignment -name POWER_USE_INPUT_FILES ON
set_global_assignment -name SIMULATOR_GENERATE_SIGNAL_ACTIVITY_FILE OFF
set_global_assignment -name COMPRESSION_MODE ON
set_instance_assignment -name AUTO_GLOBAL_CLOCK ON -to clkin
set_instance_assignment -name IO_STANDARD LVDS -to samplingclock
set_global_assignment -name LOGICLOCK_INCREMENTAL_COMPILE_ASSIGNMENT OFF
set_global_assignment -name LOGICLOCK_INCREMENTAL_COMPILE_FILE atom_netlists/sigma_delta.vqm
set_global_assignment -name SAVE_DISK_SPACE OFF
set_location_assignment PIN_AM17 -to master_clock0
set_global_assignment -name POWER_INPUT_FILE_NAME 14_BIT_DAQ_3.saf -section_id 14_bit_daq_3.saf
set_instance_assignment -name POWER_READ_INPUT_FILE 14_bit_daq_3.saf -to sigma_delta
set_instance_assignment -name IO_STANDARD LVDS -to DigIn
set_instance_assignment -name IO_STANDARD LVDS -to master_clock0
set_instance_assignment -name STRATIXII_TERMINATION DIFFERENTIAL -to DigIn
set_global_assignment -name SIMULATOR_GENERATE_POWERPLAY_VCD_FILE OFF
set_global_assignment -name POWER_USE_PVA OFF
set_global_assignment -name POWER_INPUT_FILE_NAME sigma_delta.vcd -section_id sigma_delta.vcd
set_instance_assignment -name POWER_READ_INPUT_FILE sigma_delta.vcd -to sigma_delta
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE 100%
set_global_assignment -name POWER_DEFAULT_TOGGLE_RATE 100%
set_global_assignment -name NUMBER_OF_PATHS_TO_REPORT 10000
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA ON
set_global_assignment -name STRATIXII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name AUTO_GLOBAL_MEMORY_CONTROLS ON
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING "NORMAL COMPILATION"
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_GATE_RETIME ON
set_global_assignment -name MUX_RESTRUCTURE OFF
set_global_assignment -name IGNORE_LCELL_BUFFERS ON
set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIXII NORMAL
set_global_assignment -name AUTO_PACKED_REGISTERS_MAXII NORMAL
set_global_assignment -name AUTO_PACKED_REGISTERS NORMAL
set_global_assignment -name ENABLE_DRC_SETTINGS ON
set_instance_assignment -name AUTO_GLOBAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk0"
set_global_assignment -name STATE_MACHINE_PROCESSING "ONE-HOT"
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to clkin
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to sysclk
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk0"
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk1"
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk2"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk0"
set_global_assignment -name AUTO_RAM_RECOGNITION OFF
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF
set_global_assignment -name IGNORE_CARRY_BUFFERS ON
set_global_assignment -name IGNORE_CASCADE_BUFFERS ON
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 4.0
set_global_assignment -name SETUP_HOLD_DETECTION ON
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name FMAX_REQUIREMENT "125 MHz" -section_id clkin
set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top
set_global_assignment -name INCREMENTAL_COMPILATION FULL_INCREMENTAL_COMPILATION
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "dff32:inst10"
set_global_assignment -name PARTITION_COLOR 6360612 -section_id "dff32:inst10"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "dff32:inst11"
set_global_assignment -name PARTITION_COLOR 5639777 -section_id "dff32:inst11"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst27"
set_global_assignment -name PARTITION_COLOR 921185 -section_id "Basic_DAQ_Block_trigg:inst27"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst33"
set_global_assignment -name PARTITION_COLOR 14611962 -section_id "Basic_DAQ_Block_trigg:inst33"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst34"
set_global_assignment -name PARTITION_COLOR 14613223 -section_id "Basic_DAQ_Block_trigg:inst34"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst39"
set_global_assignment -name PARTITION_COLOR 15596254 -section_id "Basic_DAQ_Block_trigg:inst39"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst41"
set_global_assignment -name PARTITION_COLOR 16445150 -section_id "Basic_DAQ_Block_trigg:inst41"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst43"
set_global_assignment -name PARTITION_COLOR 16441062 -section_id "Basic_DAQ_Block_trigg:inst43"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst45"
set_global_assignment -name PARTITION_COLOR 16244474 -section_id "Basic_DAQ_Block_trigg:inst45"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst48"
set_global_assignment -name PARTITION_COLOR 14606074 -section_id "Basic_DAQ_Block_trigg:inst48"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst49"
set_global_assignment -name PARTITION_COLOR 2352827 -section_id "Basic_DAQ_Block_trigg:inst49"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst50"
set_global_assignment -name PARTITION_COLOR 2341842 -section_id "Basic_DAQ_Block_trigg:inst50"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst51"
set_global_assignment -name PARTITION_COLOR 3717923 -section_id "Basic_DAQ_Block_trigg:inst51"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst52"
set_global_assignment -name PARTITION_COLOR 12311331 -section_id "Basic_DAQ_Block_trigg:inst52"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst53"
set_global_assignment -name PARTITION_COLOR 12264237 -section_id "Basic_DAQ_Block_trigg:inst53"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst54"
set_global_assignment -name PARTITION_COLOR 8987579 -section_id "Basic_DAQ_Block_trigg:inst54"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst55"
set_global_assignment -name PARTITION_COLOR 2302907 -section_id "Basic_DAQ_Block_trigg:inst55"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst85"
set_global_assignment -name PARTITION_COLOR 6101260 -section_id "Basic_DAQ_Block_trigg:inst85"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "dff32:inst10"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "dff32:inst11"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst27"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst33"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst34"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst39"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst41"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst43"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst45"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst48"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst49"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst50"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst51"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst52"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst53"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst54"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst55"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst85"
set_global_assignment -name FMAX_REQUIREMENT "40 MHz" -section_id vme_service_clock
set_global_assignment -name FMAX_REQUIREMENT "250 MHz" -section_id fast_clock
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to HRX_CLK
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to HXCLK
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to RX_CLK
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to XCLK
set_instance_assignment -name IO_STANDARD LVDS -to DigOutput
set_global_assignment -name ENABLE_CLOCK_LATENCY ON
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk3"
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk4"
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to "altpll00:inst82|altpll:altpll_component|_clk3"
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to "altpll00:inst82|altpll:altpll_component|_clk4"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk1"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk2"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk3"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk4"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to HRX_CLK
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to RX_CLK
set_global_assignment -name CRC_ERROR_CHECKING ON
set_instance_assignment -name IO_STANDARD LVDS -to 1st_outputbus
set_instance_assignment -name IO_STANDARD LVDS -to 2nd_outputbus
set_instance_assignment -name IO_STANDARD LVDS -to inputbus
set_instance_assignment -name STRATIXII_TERMINATION DIFFERENTIAL -to inputbus
set_global_assignment -name END_TIME "5 us"
set_global_assignment -name AHDL_FILE design_files/vme_interface.tdf
set_global_assignment -name VHDL_FILE design_files/alt_lvds_tx.vhd
set_global_assignment -name VHDL_FILE design_files/altpll00.vhd
set_global_assignment -name BDF_FILE design_files/Basic_DAQ_Block_trigg.bdf
set_global_assignment -name VHDL_FILE design_files/comp15.vhd
set_global_assignment -name VHDL_FILE design_files/comparator1.vhd
set_global_assignment -name VHDL_FILE design_files/comparator2.vhd
set_global_assignment -name SOURCE_FILE design_files/counter7.cmp
set_global_assignment -name VHDL_FILE design_files/counter7.vhd
set_global_assignment -name VHDL_FILE design_files/counter_addr.vhd
set_global_assignment -name VHDL_FILE design_files/counter_small.vhd
set_global_assignment -name AHDL_FILE design_files/dff4.tdf
set_global_assignment -name VHDL_FILE design_files/dff13.vhd
set_global_assignment -name VHDL_FILE design_files/dff15.vhd
set_global_assignment -name VHDL_FILE design_files/dff32.vhd
set_global_assignment -name VHDL_FILE design_files/dff_one.vhd
set_global_assignment -name BDF_FILE design_files/glink_interface.bdf
set_global_assignment -name VHDL_FILE design_files/incount.vhd
set_global_assignment -name VHDL_FILE design_files/mem.vhd
set_global_assignment -name VHDL_FILE design_files/mux13.vhd
set_global_assignment -name SOURCE_FILE design_files/show_counter.cmp
set_global_assignment -name VHDL_FILE design_files/show_counter.vhd
set_global_assignment -name BDF_FILE design_files/sigma_delta.bdf
set_global_assignment -name AHDL_FILE design_files/tapdel10.tdf
set_global_assignment -name AHDL_FILE design_files/tdc_vme.tdf
set_global_assignment -name BDF_FILE design_files/trigger_control.bdf
set_global_assignment -name VHDL_FILE design_files/tx_test_counter.vhd
set_global_assignment -name VHDL_FILE design_files/vme_buffer.vhd
set_global_assignment -name BDF_FILE design_files/VME_thing.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE sigma_delta1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE sigma_delta2.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE sigma_delta2_test.vwf
set_global_assignment -name BDF_FILE ext_mem_trigger_control_old.bdf
set_global_assignment -name BDF_FILE design_files/test_mem_block.bdf
set_global_assignment -name AHDL_FILE vme_interface_old.tdf
set_global_assignment -name BSF_FILE vme_interface_old.bsf
set_global_assignment -name AHDL_FILE tdc_vme_old.tdf
set_global_assignment -name BSF_FILE tdc_vme_old.bsf
set_global_assignment -name MIF_FILE design_files/test_mem1.mif
set_global_assignment -name MIF_FILE design_files/test_mem.mif
set_global_assignment -name BDF_FILE design_files/sigma_delta_old.bdf
set_global_assignment -name QIP_FILE design_files/counter16.qip
set_global_assignment -name QIP_FILE design_files/pll_smal.qip
set_global_assignment -name QIP_FILE design_files/counter_show.qip
set_global_assignment -name QIP_FILE design_files/and32.qip
set_global_assignment -name QIP_FILE design_files/dff7.qip
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE sigma_delta2_test.vwf
set_global_assignment -name QIP_FILE design_files/status_constant.qip
set_global_assignment -name QIP_FILE design_files/counter8_aclr.qip
set_global_assignment -name QIP_FILE design_files/comp8.qip
set_global_assignment -name QIP_FILE dff_trigger.qip
set_global_assignment -name QIP_FILE "Z:/JPARC_Altera/14BIT_Altera_RevC2/sigma_delta/CL_ALTLVDS_Rx.qip"
set_global_assignment -name BDF_FILE design_files/CL_Basic_DAQ_Block_trigg.bdf
set_global_assignment -name QIP_FILE "Z:/JPARC_Altera/14BIT_Altera_RevC2/sigma_delta/CL_DFF_6.qip"
set_global_assignment -name QIP_FILE "Z:/JPARC_Altera/14BIT_Altera_RevC2/sigma_delta/CL_mem.qip"
set_global_assignment -name QIP_FILE design_files/CL_lvds_rx_1.qip
set_global_assignment -name SEARCH_PATH "D:\\altera\\megacore\\61"
set_global_assignment -name QIP_FILE CL_fifo_16.qip
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name QIP_FILE CL_DFF_16.qip
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_instance_assignment -name IO_STANDARD LVDS -to DigIn_AUX
set_instance_assignment -name IO_STANDARD LVDS -to DigOutput_AUX2
set_instance_assignment -name IO_STANDARD LVDS -to DigOutput_AUX_3
set_instance_assignment -name STRATIXII_TERMINATION DIFFERENTIAL -to DigIn_AUX
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to ATXD
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to BTXD
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HTXD
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to TXD
set_instance_assignment -name IO_STANDARD LVDS -to DigOutput_AUX1
set_global_assignment -name MISC_FILE "C:/Users/bogdan/Desktop/CL/NEW_MT_1/sigma_delta.dpf"
set_global_assignment -name MISC_FILE "D:/AlteraStuff/NEW_MT_2/sigma_delta.dpf"
set_global_assignment -name DO_COMBINED_ANALYSIS ON
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "CL_PLL:inst6|altpll:altpll_component|_clk0"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "CL_PLL:inst6|altpll:altpll_component|_clk1"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to ARX_CLK
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to BRX_CLK
set_location_assignment PIN_AA29 -to "inputbus[8](n)"
set_location_assignment PIN_AG24 -to debug[11]
set_location_assignment PIN_U6 -to "2nd_outputbus[11](n)"
set_location_assignment PIN_AH20 -to ATXD[4]
set_location_assignment PIN_AM16 -to HTX_ER
set_location_assignment PIN_E1 -to DigIn[1]
set_location_assignment PIN_Y29 -to inputbus[12]
set_location_assignment PIN_N23 -to HRXD[8]
set_location_assignment PIN_B15 -to vme_data[25]
set_location_assignment PIN_AB19 -to ARXD[5]
set_location_assignment PIN_R3 -to address[18]
set_location_assignment PIN_A25 -to TXD[2]
set_location_assignment PIN_AG12 -to HTXD[15]
set_location_assignment PIN_U22 -to HRXD[3]
set_location_assignment PIN_K16 -to vme_data[20]
set_location_assignment PIN_Y11 -to "2nd_outputbus[1](n)"
set_location_assignment PIN_AH25 -to BTXD[10]
set_location_assignment PIN_AL8 -to ARXD[0]
set_location_assignment PIN_AG16 -to BTX_ER
set_location_assignment PIN_J14 -to address[13]
set_location_assignment PIN_K9 -to "1st_outputbus[14](n)"
set_location_assignment PIN_V4 -to 2nd_outputbus[7]
set_location_assignment PIN_AC11 -to RXD[13]
set_location_assignment PIN_E26 -to HXCLK
set_location_assignment PIN_AH30 -to inputbus[2]
set_location_assignment PIN_AJ8 -to HTXD[10]
set_location_assignment PIN_AM29 -to fromtapdel[4]
set_location_assignment PIN_J15 -to vme_data[15]
set_location_assignment PIN_AH29 -to "inputbus[2](n)"
set_location_assignment PIN_AM26 -to BTXD[5]
set_location_assignment PIN_F4 -to BRXD[11]
set_location_assignment PIN_M30 -to HRX_CLK
set_location_assignment PIN_U2 -to address[8]
set_location_assignment PIN_M11 -to "1st_outputbus[9](n)"
set_location_assignment PIN_Y8 -to 2nd_outputbus[2]
set_location_assignment PIN_R27 -to RXD[8]
set_location_assignment PIN_L24 -to DigOutput_AUX1
set_location_assignment PIN_K14 -to _ds[0]
set_location_assignment PIN_L9 -to 1st_outputbus[13]
set_location_assignment PIN_AL9 -to HTXD[5]
set_location_assignment PIN_N4 -to _lword
set_location_assignment PIN_A11 -to vme_data[10]
set_location_assignment PIN_AE29 -to "inputbus[4](n)"
set_location_assignment PIN_AF20 -to BTXD[0]
set_location_assignment PIN_AF13 -to BRXD[6]
set_location_assignment PIN_F14 -to address[3]
set_location_assignment PIN_P9 -to "1st_outputbus[4](n)"
set_location_assignment PIN_AC19 -to ATXD[13]
set_location_assignment PIN_AK12 -to RXD[3]
set_location_assignment PIN_AL13 -to TX_EN
set_location_assignment PIN_K4 -to _ga[0]
set_location_assignment PIN_M8 -to 1st_outputbus[8]
set_location_assignment PIN_AM9 -to HTXD[0]
set_location_assignment PIN_AK17 -to master_clock1
set_location_assignment PIN_AC14 -to vme_data[5]
set_location_assignment PIN_AB27 -to "inputbus[15](n)"
set_location_assignment PIN_AJ26 -to debug[15]
set_location_assignment PIN_R31 -to BRXD[1]
set_location_assignment PIN_AH9 -to am[2]
set_location_assignment PIN_R5 -to "2nd_outputbus[15](n)"
set_location_assignment PIN_AL21 -to ATXD[8]
set_location_assignment PIN_AA31 -to ARXD[14]
set_location_assignment PIN_A8 -to TESTLED_N
set_location_assignment PIN_J1 -to address[27]
set_location_assignment PIN_P6 -to 1st_outputbus[3]
set_location_assignment PIN_C24 -to TXD[11]
set_location_assignment PIN_AK13 -to dir_trans
set_location_assignment PIN_AC15 -to vme_data[0]
set_location_assignment PIN_AB31 -to "inputbus[14](n)"
set_location_assignment PIN_AM25 -to debug[10]
set_location_assignment PIN_D5 -to HRXD[12]
set_location_assignment PIN_C16 -to vme_data[29]
set_location_assignment PIN_U11 -to "2nd_outputbus[10](n)"
set_location_assignment PIN_AB18 -to ATXD[3]
set_location_assignment PIN_AH11 -to ARXD[9]
set_location_assignment PIN_AB13 -to HTX_EN
set_location_assignment PIN_T2 -to address[22]
set_location_assignment PIN_E3 -to DigIn[0]
set_location_assignment PIN_D26 -to TXD[6]
set_location_assignment PIN_D30 -to _iackin
set_location_assignment PIN_AC32 -to inputbus[11]
set_location_assignment PIN_AD20 -to debug[5]
set_location_assignment PIN_C10 -to HRXD[7]
set_location_assignment PIN_E15 -to vme_data[24]
set_location_assignment PIN_W7 -to "2nd_outputbus[5](n)"
set_location_assignment PIN_AG22 -to BTXD[14]
set_location_assignment PIN_Y31 -to ARXD[4]
set_location_assignment PIN_AM14 -to ATX_EN
set_location_assignment PIN_T1 -to address[17]
set_location_assignment PIN_H27 -to "DigOutput_AUX2(n)"
set_location_assignment PIN_U5 -to 2nd_outputbus[11]
set_location_assignment PIN_L20 -to TXD[1]
set_location_assignment PIN_F13 -to led_1
set_location_assignment PIN_AH32 -to inputbus[6]
set_location_assignment PIN_AB12 -to HTXD[14]
set_location_assignment PIN_B19 -to HRXD[2]
set_location_assignment PIN_D15 -to vme_data[19]
set_location_assignment PIN_AB6 -to "2nd_outputbus[0](n)"
set_location_assignment PIN_AC21 -to BTXD[9]
set_location_assignment PIN_E24 -to BRXD[15]
set_location_assignment PIN_AK11 -to BTX_EN
set_location_assignment PIN_B12 -to address[12]
set_location_assignment PIN_L10 -to "1st_outputbus[13](n)"
set_location_assignment PIN_W8 -to 2nd_outputbus[6]
set_location_assignment PIN_AD22 -to RXD[12]
set_location_assignment PIN_G21 -to XCLK
set_location_assignment PIN_AF32 -to inputbus[1]
set_location_assignment PIN_AG10 -to HTXD[9]
set_location_assignment PIN_AB7 -to fromtapdel[3]
set_location_assignment PIN_K15 -to vme_data[14]
set_location_assignment PIN_AJ31 -to "inputbus[0](n)"
set_location_assignment PIN_AH24 -to BTXD[4]
set_location_assignment PIN_M27 -to BRXD[10]
set_location_assignment PIN_W32 -to _delayed_modsel
set_location_assignment PIN_L1 -to address[7]
set_location_assignment PIN_M9 -to "1st_outputbus[8](n)"
set_location_assignment PIN_Y10 -to 2nd_outputbus[1]
set_location_assignment PIN_AM11 -to RXD[7]
set_location_assignment PIN_F9 -to ENABLE
set_location_assignment PIN_H1 -to _ga[4]
set_location_assignment PIN_L7 -to 1st_outputbus[12]
set_location_assignment PIN_AK9 -to HTXD[4]
set_location_assignment PIN_AL14 -to _vme_write
set_location_assignment PIN_C15 -to vme_data[9]
set_location_assignment PIN_AG31 -to "inputbus[3](n)"
set_location_assignment PIN_AJ22 -to debug[19]
set_location_assignment PIN_H11 -to BRXD[5]
set_location_assignment PIN_E13 -to address[2]
set_location_assignment PIN_P7 -to "1st_outputbus[3](n)"
set_location_assignment PIN_AH19 -to ATXD[12]
set_location_assignment PIN_AB3 -to RXD[2]
set_location_assignment PIN_A7 -to ACTIVITYLED_N
set_location_assignment PIN_H2 -to address[31]
set_location_assignment PIN_M6 -to 1st_outputbus[7]
set_location_assignment PIN_B26 -to TXD[15]
set_location_assignment PIN_AJ17 -to clkswitch
set_location_assignment PIN_AB15 -to vme_data[4]
set_location_assignment PIN_AC31 -to "inputbus[11](n)"
set_location_assignment PIN_A6 -to debug[14]
set_location_assignment PIN_AJ11 -to BRXD[0]
set_location_assignment PIN_C12 -to am[1]
set_location_assignment PIN_R11 -to "2nd_outputbus[14](n)"
set_location_assignment PIN_AK21 -to ATXD[7]
set_location_assignment PIN_A29 -to ARXD[13]
set_location_assignment PIN_C22 -to HENABLE
set_location_assignment PIN_T3 -to address[26]
set_location_assignment PIN_P4 -to 1st_outputbus[2]
set_location_assignment PIN_B25 -to TXD[10]
set_location_assignment PIN_G11 -to totapdel
set_location_assignment PIN_AB28 -to inputbus[15]
set_location_assignment PIN_AL26 -to debug[9]
set_location_assignment PIN_AA32 -to HRXD[11]
set_location_assignment PIN_B16 -to vme_data[28]
set_location_assignment PIN_V10 -to "2nd_outputbus[9](n)"
set_location_assignment PIN_AM21 -to ATXD[2]
set_location_assignment PIN_N29 -to ARXD[8]
set_location_assignment PIN_E5 -to AENABLE
set_location_assignment PIN_K13 -to address[21]
set_location_assignment PIN_G20 -to ~CRC_ERROR~
set_location_assignment PIN_R4 -to 2nd_outputbus[15]
set_location_assignment PIN_K21 -to TXD[5]
set_location_assignment PIN_D29 -to _berrin
set_location_assignment PIN_AB30 -to inputbus[10]
set_location_assignment PIN_C21 -to debug[4]
set_location_assignment PIN_F10 -to HRXD[6]
set_location_assignment PIN_D13 -to vme_data[23]
set_location_assignment PIN_W5 -to "2nd_outputbus[4](n)"
set_location_assignment PIN_AB20 -to BTXD[13]
set_location_assignment PIN_K27 -to ARXD[3]
set_location_assignment PIN_E19 -to BENABLE
set_location_assignment PIN_AH14 -to address[16]
set_location_assignment PIN_J26 -to "DigOutput_AUX_3(n)"
set_location_assignment PIN_U10 -to 2nd_outputbus[10]
set_location_assignment PIN_B23 -to TXD[0]
set_location_assignment PIN_C8 -to led_2
set_location_assignment PIN_AF30 -to inputbus[5]
set_location_assignment PIN_AC13 -to HTXD[13]
set_location_assignment PIN_W27 -to HRXD[1]
set_location_assignment PIN_L16 -to vme_data[18]
set_location_assignment PIN_E4 -to "DigIn[0](n)"
set_location_assignment PIN_AH22 -to BTXD[8]
set_location_assignment PIN_C4 -to BRXD[14]
set_location_assignment PIN_H20 -to RX_CLK
set_location_assignment PIN_R2 -to address[11]
set_location_assignment PIN_L8 -to "1st_outputbus[12](n)"
set_location_assignment PIN_W6 -to 2nd_outputbus[5]
set_location_assignment PIN_G3 -to RXD[11]
set_location_assignment PIN_K25 -to DigOutput
set_location_assignment PIN_AJ32 -to inputbus[0]
set_location_assignment PIN_AE12 -to HTXD[8]
set_location_assignment PIN_AD10 -to fromtapdel[2]
set_location_assignment PIN_D14 -to vme_data[13]
set_location_assignment PIN_AG29 -to "inputbus[7](n)"
set_location_assignment PIN_AH26 -to BTXD[3]
set_location_assignment PIN_H12 -to BRXD[9]
set_location_assignment PIN_H32 -to _delayed_ds
set_location_assignment PIN_A17 -to address[6]
set_location_assignment PIN_M7 -to "1st_outputbus[7](n)"
set_location_assignment PIN_AB5 -to 2nd_outputbus[0]
set_location_assignment PIN_V31 -to RXD[6]
set_location_assignment PIN_L22 -to RX_DV
set_location_assignment PIN_J4 -to _ga[3]
set_location_assignment PIN_K6 -to 1st_outputbus[11]
set_location_assignment PIN_AM8 -to HTXD[3]
set_location_assignment PIN_M1 -to _as
set_location_assignment PIN_B11 -to vme_data[8]
set_location_assignment PIN_AF31 -to "inputbus[1](n)"
set_location_assignment PIN_AJ23 -to debug[18]
set_location_assignment PIN_R26 -to BRXD[4]
set_location_assignment PIN_K2 -to am[5]
set_location_assignment PIN_P5 -to "1st_outputbus[2](n)"
set_location_assignment PIN_AD19 -to ATXD[11]
set_location_assignment PIN_Y4 -to RXD[1]
set_location_assignment PIN_F11 -to FLOWCTLLED_N
set_location_assignment PIN_J3 -to address[30]
set_location_assignment PIN_N6 -to 1st_outputbus[6]
set_location_assignment PIN_A23 -to TXD[14]
set_location_assignment PIN_C29 -to _berr
set_location_assignment PIN_E16 -to vme_data[3]
set_location_assignment PIN_AB29 -to "inputbus[10](n)"
set_location_assignment PIN_AK24 -to debug[13]
set_location_assignment PIN_T23 -to HRXD[15]
set_location_assignment PIN_M3 -to am[0]
set_location_assignment PIN_T6 -to "2nd_outputbus[13](n)"
set_location_assignment PIN_AJ19 -to ATXD[6]
set_location_assignment PIN_L12 -to ARXD[12]
set_location_assignment PIN_A19 -to HRX_DV
set_location_assignment PIN_L15 -to address[25]
set_location_assignment PIN_P10 -to 1st_outputbus[1]
set_location_assignment PIN_B24 -to TXD[9]
set_location_assignment PIN_E11 -to transceivers_OE
set_location_assignment PIN_AB32 -to inputbus[14]
set_location_assignment PIN_B18 -to debug[8]
set_location_assignment PIN_J23 -to HRXD[10]
set_location_assignment PIN_D16 -to vme_data[27]
set_location_assignment PIN_V7 -to "2nd_outputbus[8](n)"
set_location_assignment PIN_AJ20 -to ATXD[1]
set_location_assignment PIN_AE1 -to ARXD[7]
set_location_assignment PIN_K12 -to ARX_DV
set_location_assignment PIN_T4 -to address[20]
set_location_assignment PIN_D2 -to "DigIn_AUX(n)"
set_location_assignment PIN_R10 -to 2nd_outputbus[14]
set_location_assignment PIN_A26 -to TXD[4]
set_location_assignment PIN_D18 -to led_0
set_location_assignment PIN_AD32 -to inputbus[9]
set_location_assignment PIN_AK23 -to debug[3]
set_location_assignment PIN_AG1 -to HRXD[5]
set_location_assignment PIN_K17 -to vme_data[22]
set_location_assignment PIN_Y7 -to "2nd_outputbus[3](n)"
set_location_assignment PIN_AJ25 -to BTXD[12]
set_location_assignment PIN_AM28 -to ARXD[2]
set_location_assignment PIN_G22 -to BRX_DV
set_location_assignment PIN_U1 -to address[15]
set_location_assignment PIN_L23 -to "DigOutput_AUX1(n)"
set_location_assignment PIN_V9 -to 2nd_outputbus[9]
set_location_assignment PIN_AM19 -to RXD[15]
set_location_assignment PIN_J6 -to samplingclock
set_location_assignment PIN_AE30 -to inputbus[4]
set_location_assignment PIN_AF12 -to HTXD[12]
set_location_assignment PIN_AF21 -to HRXD[0]
set_location_assignment PIN_A14 -to vme_data[17]
set_location_assignment PIN_E2 -to "DigIn[1](n)"
set_location_assignment PIN_AL25 -to BTXD[7]
set_location_assignment PIN_B17 -to BRXD[13]
set_location_assignment PIN_J11 -to ARX_CLK
set_location_assignment PIN_G12 -to address[10]
set_location_assignment PIN_K7 -to "1st_outputbus[11](n)"
set_location_assignment PIN_W4 -to 2nd_outputbus[4]
set_location_assignment PIN_AL10 -to RXD[10]
set_location_assignment PIN_H28 -to DigOutput_AUX2
set_location_assignment PIN_J8 -to 1st_outputbus[15]
set_location_assignment PIN_AJ10 -to HTXD[7]
set_location_assignment PIN_AD23 -to fromtapdel[1]
set_location_assignment PIN_D12 -to vme_data[12]
set_location_assignment PIN_AH31 -to "inputbus[6](n)"
set_location_assignment PIN_AE20 -to BTXD[2]
set_location_assignment PIN_K26 -to BRXD[8]
set_location_assignment PIN_AG8 -to clkin
set_location_assignment PIN_G13 -to address[5]
set_location_assignment PIN_N7 -to "1st_outputbus[6](n)"
set_location_assignment PIN_AK20 -to ATXD[15]
set_location_assignment PIN_AA26 -to RXD[5]
set_location_assignment PIN_AE10 -to RX_ER
set_location_assignment PIN_K3 -to _ga[2]
set_location_assignment PIN_L5 -to 1st_outputbus[10]
set_location_assignment PIN_AK8 -to HTXD[2]
set_location_assignment PIN_A12 -to _iack
set_location_assignment PIN_AD14 -to vme_data[7]
set_location_assignment PIN_AE31 -to "inputbus[13](n)"
set_location_assignment PIN_AK22 -to debug[17]
set_location_assignment PIN_AF3 -to BRXD[3]
set_location_assignment PIN_M4 -to am[4]
set_location_assignment PIN_P11 -to "1st_outputbus[1](n)"
set_location_assignment PIN_AJ21 -to ATXD[10]
set_location_assignment PIN_AM10 -to RXD[0]
set_location_assignment PIN_B8 -to LUPLED_N
set_location_assignment PIN_J2 -to address[29]
set_location_assignment PIN_N8 -to 1st_outputbus[5]
set_location_assignment PIN_J21 -to TXD[13]
set_location_assignment PIN_L14 -to _modsel
set_location_assignment PIN_E14 -to vme_data[2]
set_location_assignment PIN_Y28 -to "inputbus[12](n)"
set_location_assignment PIN_J19 -to debug[12]
set_location_assignment PIN_AB23 -to HRXD[14]
set_location_assignment PIN_B13 -to vme_data[31]
set_location_assignment PIN_T11 -to "2nd_outputbus[12](n)"
set_location_assignment PIN_AL20 -to ATXD[5]
set_location_assignment PIN_W29 -to ARXD[11]
set_location_assignment PIN_D25 -to HRX_ER
set_location_assignment PIN_F12 -to address[24]
set_location_assignment PIN_R6 -to 1st_outputbus[0]
set_location_assignment PIN_H21 -to TXD[8]
set_location_assignment PIN_F24 -to _iackout
set_location_assignment PIN_AE32 -to inputbus[13]
set_location_assignment PIN_AM23 -to debug[7]
set_location_assignment PIN_F32 -to HRXD[9]
set_location_assignment PIN_A16 -to vme_data[26]
set_location_assignment PIN_V5 -to "2nd_outputbus[7](n)"
set_location_assignment PIN_AF19 -to ATXD[0]
set_location_assignment PIN_AK29 -to ARXD[6]
set_location_assignment PIN_E18 -to ARX_ER
set_location_assignment PIN_P2 -to address[19]
set_location_assignment PIN_J7 -to "samplingclock(n)"
set_location_assignment PIN_T5 -to 2nd_outputbus[13]
set_location_assignment PIN_C26 -to TXD[3]
set_location_assignment PIN_E25 -to sysclk
set_location_assignment PIN_AA30 -to inputbus[8]
set_location_assignment PIN_B22 -to debug[2]
set_location_assignment PIN_AD13 -to HRXD[4]
set_location_assignment PIN_B14 -to vme_data[21]
set_location_assignment PIN_Y9 -to "2nd_outputbus[2](n)"
set_location_assignment PIN_AL24 -to BTXD[11]
set_location_assignment PIN_Y5 -to ARXD[1]
set_location_assignment PIN_H24 -to BRX_ER
set_location_assignment PIN_L2 -to address[14]
set_location_assignment PIN_J9 -to "1st_outputbus[15](n)"
set_location_assignment PIN_V6 -to 2nd_outputbus[8]
set_location_assignment PIN_B4 -to RXD[14]
set_location_assignment PIN_E7 -to clkswitchcontrol
set_location_assignment PIN_AG32 -to inputbus[3]
set_location_assignment PIN_AF10 -to HTXD[11]
set_location_assignment PIN_W26 -to fromtapdel[5]
set_location_assignment PIN_L17 -to vme_data[16]
set_location_assignment PIN_AL17 -to "master_clock0(n)"
set_location_assignment PIN_AG23 -to BTXD[6]
set_location_assignment PIN_W25 -to BRXD[12]
set_location_assignment PIN_AK10 -to BRX_CLK
set_location_assignment PIN_N3 -to address[9]
set_location_assignment PIN_L6 -to "1st_outputbus[10](n)"
set_location_assignment PIN_Y6 -to 2nd_outputbus[3]
set_location_assignment PIN_AE2 -to RXD[9]
set_location_assignment PIN_J27 -to DigOutput_AUX_3
set_location_assignment PIN_M2 -to _ds[1]
set_location_assignment PIN_K8 -to 1st_outputbus[14]
set_location_assignment PIN_AE13 -to HTXD[6]
set_location_assignment PIN_C11 -to _dtack
set_location_assignment PIN_F15 -to vme_data[11]
set_location_assignment PIN_AF29 -to "inputbus[5](n)"
set_location_assignment PIN_AK25 -to BTXD[1]
set_location_assignment PIN_D28 -to BRXD[7]
set_location_assignment PIN_P1 -to address[4]
set_location_assignment PIN_N9 -to "1st_outputbus[5](n)"
set_location_assignment PIN_AE19 -to ATXD[14]
set_location_assignment PIN_AD21 -to RXD[4]
set_location_assignment PIN_AJ13 -to TX_ER
set_location_assignment PIN_L4 -to _ga[1]
set_location_assignment PIN_M10 -to 1st_outputbus[9]
set_location_assignment PIN_AF11 -to HTXD[1]
set_location_assignment PIN_F16 -to vme_data[6]
set_location_assignment PIN_AD31 -to "inputbus[9](n)"
set_location_assignment PIN_AC20 -to debug[16]
set_location_assignment PIN_AK5 -to BRXD[2]
set_location_assignment PIN_N5 -to am[3]
set_location_assignment PIN_R7 -to "1st_outputbus[0](n)"
set_location_assignment PIN_AM22 -to ATXD[9]
set_location_assignment PIN_E9 -to ARXD[15]
set_location_assignment PIN_C9 -to LDERRLED_N
set_location_assignment PIN_L3 -to address[28]
set_location_assignment PIN_P8 -to 1st_outputbus[4]
set_location_assignment PIN_A24 -to TXD[12]
set_location_assignment PIN_G10 -to _vme_data_str
set_location_assignment PIN_AG15 -to vme_data[1]
set_location_assignment PIN_K1 -to HRXD[13]
set_location_assignment PIN_C13 -to vme_data[30]
set_location_assignment PIN_V28 -to ARXD[10]
set_location_assignment PIN_N2 -to address[23]
set_location_assignment PIN_C23 -to TXD[7]
set_location_assignment PIN_AL23 -to debug[6]
set_location_assignment PIN_W9 -to "2nd_outputbus[6](n)"
set_location_assignment PIN_AM24 -to BTXD[15]
set_location_assignment PIN_AJ14 -to ATX_ER
set_location_assignment PIN_K24 -to "DigOutput(n)"
set_location_assignment PIN_T10 -to 2nd_outputbus[12]
set_location_assignment PIN_D1 -to DigIn_AUX
set_location_assignment PIN_AG30 -to inputbus[7]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top