// Seed: 3498125747
module module_0;
  wire id_2;
  wire id_3;
  id_4(
      .id_0(1), .id_1(id_1 - 1)
  );
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output wire id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    output wor id_17,
    input wor id_18,
    input supply1 id_19,
    output wire id_20
);
  module_0 modCall_1 ();
endmodule
