
---------- Begin Simulation Statistics ----------
final_tick                                63630188000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797184                       # Number of bytes of host memory used
host_op_rate                                   302735                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.41                       # Real time elapsed on the host
host_tick_rate                             2025770986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6004452                       # Number of instructions simulated
sim_ops                                       9509019                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063630                       # Number of seconds simulated
sim_ticks                                 63630188000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               501935                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502004                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             500284                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          501935                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1651                       # Number of indirect misses.
system.cpu.branchPred.lookups                  502004                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          419                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6004452                       # Number of instructions committed
system.cpu.committedOps                       9509019                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.597168                       # CPI: cycles per instruction
system.cpu.discardedOps                          1533                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      500918                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        438698                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1051                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  8                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        53168029                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.094365                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2002138                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            30                       # TLB misses on write requests
system.cpu.numCycles                         63630188                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  45      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 9007036     94.72%     94.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     2      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     42      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     34      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    48      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     94.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 500741      5.27%     99.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                   865      0.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                28      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              152      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9509019                       # Class of committed instruction
system.cpu.tickCycles                        10462159                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       463872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        932051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       491232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       983724                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            224                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             468083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::CleanEvict           463758                       # Transaction distribution
system.membus.trans_dist::ReadExReq                96                       # Transaction distribution
system.membus.trans_dist::ReadExResp               96                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        468083                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1400230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1400230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1400230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29970752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29970752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29970752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468179                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468179                       # Request fanout histogram
system.membus.reqLayer2.occupancy           932507000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2649367250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            492396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          160                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          954941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               96                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              96                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       492000                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1475264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1476216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31501440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31537024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          464097                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000235                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 956364     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    225      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956589                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          984272000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1476288000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1188000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                24278                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24313                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data               24278                       # number of overall hits
system.l2.overall_hits::total                   24313                       # number of overall hits
system.l2.demand_misses::.cpu.inst                361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             467818                       # number of demand (read+write) misses
system.l2.demand_misses::total                 468179                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               361                       # number of overall misses
system.l2.overall_misses::.cpu.data            467818                       # number of overall misses
system.l2.overall_misses::total                468179                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  54606991000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54641782000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34791000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  54606991000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54641782000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           492096                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               492492                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          492096                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              492492                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.911616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.950664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950633                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.911616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.950664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950633                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96373.961219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 116726.998534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116711.304864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96373.961219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 116726.998534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116711.304864                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 114                       # number of writebacks
system.l2.writebacks::total                       114                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        467818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            468179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       467818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           468179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  45250631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45278202000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  45250631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45278202000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.911616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.950664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.950633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.911616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.950664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950633                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76373.961219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96726.998534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96711.304864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76373.961219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96726.998534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96711.304864                       # average overall mshr miss latency
system.l2.replacements                         464097                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              114                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              160                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          160                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          160                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              96                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  96                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101583.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101583.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           96                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             96                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7832000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7832000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81583.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81583.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.911616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96373.961219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96373.961219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.911616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76373.961219                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76373.961219                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       467722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          467722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  54597239000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54597239000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       492000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        492000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.950654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 116730.106773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116730.106773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       467722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       467722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  45242799000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45242799000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96730.106773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96730.106773                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4077.276958                       # Cycle average of tags in use
system.l2.tags.total_refs                      983723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    468193                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.101106                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.753440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4074.522872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995429                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8337977                       # Number of tag accesses
system.l2.tags.data_accesses                  8337977                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29940352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29963456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          467818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              468179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            363098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         470536909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             470900007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       363098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           363098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         114663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               114663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         114663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           363098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        470536909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471014670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    467816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000799226250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              952801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 90                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      468179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        114                       # Number of write requests accepted
system.mem_ctrls.readBursts                    468179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                8                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12314299500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2340885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21092618250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26302.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45052.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18756                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      80                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  4.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                468179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  468108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       449434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.681844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.776992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    15.814446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       432625     96.26%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16490      3.67%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          226      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       449434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1293.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    955.734203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1219.270875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29963328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29963456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       470.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    470.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63630080000                       # Total gap between requests
system.mem_ctrls.avgGap                     135876.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29940224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 363098.094256770040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 470534897.680956065655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96557.941963019184                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       467818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9045000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  21083573250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14213434500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25055.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45067.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 124679250.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     4.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1603822500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            852444285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1671088440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             214020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5022838080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28415264370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        505348800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38071020495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        598.316958                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1073221750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2124720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  60432246250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1605157680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            853157745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1671695340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             287100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5022838080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28436270010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        487659840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        38077065795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.411964                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1024716750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2124720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60480751250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2001741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2001741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2001741                       # number of overall hits
system.cpu.icache.overall_hits::total         2001741                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          397                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            397                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          397                       # number of overall misses
system.cpu.icache.overall_misses::total           397                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37508000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37508000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37508000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37508000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2002138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2002138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2002138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2002138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94478.589421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94478.589421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94478.589421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94478.589421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          160                       # number of writebacks
system.cpu.icache.writebacks::total               160                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36716000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36716000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36716000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36716000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92483.627204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92483.627204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92483.627204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92483.627204                       # average overall mshr miss latency
system.cpu.icache.replacements                    160                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2001741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2001741                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          397                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           397                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37508000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37508000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2002138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2002138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94478.589421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94478.589421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36716000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36716000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92483.627204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92483.627204                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           223.928755                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2002137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5055.901515                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   223.928755                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4004672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4004672                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9727                       # number of overall hits
system.cpu.dcache.overall_hits::total            9727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       492163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         492163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       492163                       # number of overall misses
system.cpu.dcache.overall_misses::total        492163                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  57583873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57583873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  57583873000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57583873000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       501890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       501890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       501890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       501890                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.980619                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.980619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.980619                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.980619                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 117001.629541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 117001.629541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 117001.629541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 117001.629541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           67                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           67                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492096                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492096                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  56593121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56593121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  56593121000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56593121000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.980486                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.980486                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.980486                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.980486                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 115004.228850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115004.228850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 115004.228850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115004.228850                       # average overall mshr miss latency
system.cpu.dcache.replacements                 491072                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       492007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        492007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  57567724000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57567724000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       500872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       500872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.982301                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.982301                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 117005.904388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 117005.904388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       492000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       492000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  56583081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56583081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.982287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.982287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 115006.262195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 115006.262195                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.153242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.153242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 103519.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103519.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10040000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10040000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.094303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.094303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104583.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104583.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.900585                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              501823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.019766                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            337000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.900585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          577                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1495876                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1495876                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63630188000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
