[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefParamIndex/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 267
LIB: work
FILE: ${SURELOG_DIR}/tests/DefParamIndex/dut.sv
n<> u<266> t<Top_level_rule> c<1> l<1:1> el<34:1>
  n<> u<1> t<Null_rule> p<266> s<265> l<1:1>
  n<> u<265> t<Source_text> p<266> c<9> l<1:1> el<33:10>
    n<> u<9> t<Description> p<265> c<8> s<76> l<1:1> el<2:10>
      n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
        n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<7> t<ENDMODULE> p<8> l<2:1> el<2:10>
    n<> u<76> t<Description> p<265> c<75> s<142> l<4:1> el<10:10>
      n<> u<75> t<Module_declaration> p<76> c<14> l<4:1> el<10:10>
        n<> u<14> t<Module_nonansi_header> p<75> c<10> s<31> l<4:1> el<4:27>
          n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
          n<hierdefparam_top> u<11> t<STRING_CONST> p<14> s<12> l<4:8> el<4:24>
          n<> u<12> t<Package_import_declaration_list> p<14> s<13> l<4:24> el<4:24>
          n<> u<13> t<Port_list> p<14> l<4:24> el<4:26>
        n<> u<31> t<Module_item> p<75> c<30> s<52> l<5:3> el<7:18>
          n<> u<30> t<Non_port_module_item> p<31> c<29> l<5:3> el<7:18>
            n<> u<29> t<Generate_region> p<30> c<27> l<5:3> el<7:18>
              n<> u<27> t<Generate_item> p<29> c<26> s<28> l<5:12> el<7:6>
                n<> u<26> t<Generate_begin_end_block> p<27> c<15> l<5:12> el<7:6>
                  n<foo> u<15> t<STRING_CONST> p<26> s<24> l<5:18> el<5:21>
                  n<> u<24> t<Generate_item> p<26> c<23> s<25> l<6:5> el<6:28>
                    n<> u<23> t<Module_or_generate_item> p<24> c<22> l<6:5> el<6:28>
                      n<> u<22> t<Module_instantiation> p<23> c<16> l<6:5> el<6:28>
                        n<hierdefparam_a> u<16> t<STRING_CONST> p<22> s<21> l<6:5> el<6:19>
                        n<> u<21> t<Hierarchical_instance> p<22> c<18> l<6:20> el<6:27>
                          n<> u<18> t<Name_of_instance> p<21> c<17> s<20> l<6:20> el<6:25>
                            n<mod_a> u<17> t<STRING_CONST> p<18> l<6:20> el<6:25>
                          n<> u<20> t<Port_connection_list> p<21> c<19> l<6:26> el<6:26>
                            n<> u<19> t<Ordered_port_connection> p<20> l<6:26> el<6:26>
                  n<> u<25> t<END> p<26> l<7:3> el<7:6>
              n<> u<28> t<ENDGENERATE> p<29> l<7:7> el<7:18>
        n<> u<52> t<Module_item> p<75> c<51> s<73> l<8:3> el<8:49>
          n<> u<51> t<Non_port_module_item> p<52> c<50> l<8:3> el<8:49>
            n<> u<50> t<Module_or_generate_item> p<51> c<49> l<8:3> el<8:49>
              n<> u<49> t<Parameter_override> p<50> c<48> l<8:3> el<8:49>
                n<> u<48> t<Defparam_assignment_list> p<49> c<47> l<8:12> el<8:48>
                  n<> u<47> t<Defparam_assignment> p<48> c<41> l<8:12> el<8:48>
                    n<> u<41> t<Hierarchical_identifier> p<47> c<32> s<46> l<8:12> el<8:43>
                      n<foo> u<32> t<STRING_CONST> p<41> s<33> l<8:12> el<8:15>
                      n<mod_a> u<33> t<STRING_CONST> p<41> s<34> l<8:16> el<8:21>
                      n<bar> u<34> t<STRING_CONST> p<41> s<38> l<8:22> el<8:25>
                      n<> u<38> t<Constant_expression> p<41> c<37> s<39> l<8:26> el<8:27>
                        n<> u<37> t<Constant_primary> p<38> c<36> l<8:26> el<8:27>
                          n<> u<36> t<Primary_literal> p<37> c<35> l<8:26> el<8:27>
                            n<0> u<35> t<INT_CONST> p<36> l<8:26> el<8:27>
                      n<mod_b> u<39> t<STRING_CONST> p<41> s<40> l<8:29> el<8:34>
                      n<addvalue> u<40> t<STRING_CONST> p<41> l<8:35> el<8:43>
                    n<> u<46> t<Constant_mintypmax_expression> p<47> c<45> l<8:46> el<8:48>
                      n<> u<45> t<Constant_expression> p<46> c<44> l<8:46> el<8:48>
                        n<> u<44> t<Constant_primary> p<45> c<43> l<8:46> el<8:48>
                          n<> u<43> t<Primary_literal> p<44> c<42> l<8:46> el<8:48>
                            n<42> u<42> t<INT_CONST> p<43> l<8:46> el<8:48>
        n<> u<73> t<Module_item> p<75> c<72> s<74> l<9:3> el<9:49>
          n<> u<72> t<Non_port_module_item> p<73> c<71> l<9:3> el<9:49>
            n<> u<71> t<Module_or_generate_item> p<72> c<70> l<9:3> el<9:49>
              n<> u<70> t<Parameter_override> p<71> c<69> l<9:3> el<9:49>
                n<> u<69> t<Defparam_assignment_list> p<70> c<68> l<9:12> el<9:48>
                  n<> u<68> t<Defparam_assignment> p<69> c<62> l<9:12> el<9:48>
                    n<> u<62> t<Hierarchical_identifier> p<68> c<53> s<67> l<9:12> el<9:43>
                      n<foo> u<53> t<STRING_CONST> p<62> s<54> l<9:12> el<9:15>
                      n<mod_a> u<54> t<STRING_CONST> p<62> s<55> l<9:16> el<9:21>
                      n<bar> u<55> t<STRING_CONST> p<62> s<59> l<9:22> el<9:25>
                      n<> u<59> t<Constant_expression> p<62> c<58> s<60> l<9:26> el<9:27>
                        n<> u<58> t<Constant_primary> p<59> c<57> l<9:26> el<9:27>
                          n<> u<57> t<Primary_literal> p<58> c<56> l<9:26> el<9:27>
                            n<1> u<56> t<INT_CONST> p<57> l<9:26> el<9:27>
                      n<mod_b> u<60> t<STRING_CONST> p<62> s<61> l<9:29> el<9:34>
                      n<addvalue> u<61> t<STRING_CONST> p<62> l<9:35> el<9:43>
                    n<> u<67> t<Constant_mintypmax_expression> p<68> c<66> l<9:46> el<9:48>
                      n<> u<66> t<Constant_expression> p<67> c<65> l<9:46> el<9:48>
                        n<> u<65> t<Constant_primary> p<66> c<64> l<9:46> el<9:48>
                          n<> u<64> t<Primary_literal> p<65> c<63> l<9:46> el<9:48>
                            n<43> u<63> t<INT_CONST> p<64> l<9:46> el<9:48>
        n<> u<74> t<ENDMODULE> p<75> l<10:1> el<10:10>
    n<> u<142> t<Description> p<265> c<141> s<264> l<12:1> el<20:10>
      n<> u<141> t<Module_declaration> p<142> c<81> l<12:1> el<20:10>
        n<> u<81> t<Module_nonansi_header> p<141> c<77> s<89> l<12:1> el<12:25>
          n<module> u<77> t<Module_keyword> p<81> s<78> l<12:1> el<12:7>
          n<hierdefparam_a> u<78> t<STRING_CONST> p<81> s<79> l<12:8> el<12:22>
          n<> u<79> t<Package_import_declaration_list> p<81> s<80> l<12:22> el<12:22>
          n<> u<80> t<Port_list> p<81> l<12:22> el<12:24>
        n<> u<89> t<Module_item> p<141> c<88> s<139> l<13:3> el<13:12>
          n<> u<88> t<Non_port_module_item> p<89> c<87> l<13:3> el<13:12>
            n<> u<87> t<Module_or_generate_item> p<88> c<86> l<13:3> el<13:12>
              n<> u<86> t<Module_common_item> p<87> c<85> l<13:3> el<13:12>
                n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<13:3> el<13:12>
                  n<> u<84> t<Genvar_declaration> p<85> c<83> l<13:3> el<13:12>
                    n<> u<83> t<Identifier_list> p<84> c<82> l<13:10> el<13:11>
                      n<i> u<82> t<STRING_CONST> p<83> l<13:10> el<13:11>
        n<> u<139> t<Module_item> p<141> c<138> s<140> l<14:3> el<18:14>
          n<> u<138> t<Non_port_module_item> p<139> c<137> l<14:3> el<18:14>
            n<> u<137> t<Generate_region> p<138> c<135> l<14:3> el<18:14>
              n<> u<135> t<Generate_item> p<137> c<134> s<136> l<15:5> el<17:8>
                n<> u<134> t<Module_or_generate_item> p<135> c<133> l<15:5> el<17:8>
                  n<> u<133> t<Module_common_item> p<134> c<132> l<15:5> el<17:8>
                    n<> u<132> t<Loop_generate_construct> p<133> c<95> l<15:5> el<17:8>
                      n<> u<95> t<Genvar_initialization> p<132> c<90> s<105> l<15:10> el<15:15>
                        n<i> u<90> t<STRING_CONST> p<95> s<94> l<15:10> el<15:11>
                        n<> u<94> t<Constant_expression> p<95> c<93> l<15:14> el<15:15>
                          n<> u<93> t<Constant_primary> p<94> c<92> l<15:14> el<15:15>
                            n<> u<92> t<Primary_literal> p<93> c<91> l<15:14> el<15:15>
                              n<0> u<91> t<INT_CONST> p<92> l<15:14> el<15:15>
                      n<> u<105> t<Constant_expression> p<132> c<99> s<118> l<15:17> el<15:22>
                        n<> u<99> t<Constant_expression> p<105> c<98> s<104> l<15:17> el<15:18>
                          n<> u<98> t<Constant_primary> p<99> c<97> l<15:17> el<15:18>
                            n<> u<97> t<Primary_literal> p<98> c<96> l<15:17> el<15:18>
                              n<i> u<96> t<STRING_CONST> p<97> l<15:17> el<15:18>
                        n<> u<104> t<BinOp_Less> p<105> s<103> l<15:19> el<15:20>
                        n<> u<103> t<Constant_expression> p<105> c<102> l<15:21> el<15:22>
                          n<> u<102> t<Constant_primary> p<103> c<101> l<15:21> el<15:22>
                            n<> u<101> t<Primary_literal> p<102> c<100> l<15:21> el<15:22>
                              n<2> u<100> t<INT_CONST> p<101> l<15:21> el<15:22>
                      n<> u<118> t<Genvar_iteration> p<132> c<106> s<131> l<15:24> el<15:29>
                        n<i> u<106> t<STRING_CONST> p<118> s<107> l<15:24> el<15:25>
                        n<> u<107> t<AssignOp_Assign> p<118> s<117> l<15:25> el<15:26>
                        n<> u<117> t<Constant_expression> p<118> c<111> l<15:26> el<15:29>
                          n<> u<111> t<Constant_expression> p<117> c<110> s<116> l<15:26> el<15:27>
                            n<> u<110> t<Constant_primary> p<111> c<109> l<15:26> el<15:27>
                              n<> u<109> t<Primary_literal> p<110> c<108> l<15:26> el<15:27>
                                n<i> u<108> t<STRING_CONST> p<109> l<15:26> el<15:27>
                          n<> u<116> t<BinOp_Plus> p<117> s<115> l<15:27> el<15:28>
                          n<> u<115> t<Constant_expression> p<117> c<114> l<15:28> el<15:29>
                            n<> u<114> t<Constant_primary> p<115> c<113> l<15:28> el<15:29>
                              n<> u<113> t<Primary_literal> p<114> c<112> l<15:28> el<15:29>
                                n<1> u<112> t<INT_CONST> p<113> l<15:28> el<15:29>
                      n<> u<131> t<Generate_item> p<132> c<130> l<15:31> el<17:8>
                        n<> u<130> t<Generate_begin_end_block> p<131> c<119> l<15:31> el<17:8>
                          n<bar> u<119> t<STRING_CONST> p<130> s<128> l<15:37> el<15:40>
                          n<> u<128> t<Generate_item> p<130> c<127> s<129> l<16:7> el<16:30>
                            n<> u<127> t<Module_or_generate_item> p<128> c<126> l<16:7> el<16:30>
                              n<> u<126> t<Module_instantiation> p<127> c<120> l<16:7> el<16:30>
                                n<hierdefparam_b> u<120> t<STRING_CONST> p<126> s<125> l<16:7> el<16:21>
                                n<> u<125> t<Hierarchical_instance> p<126> c<122> l<16:22> el<16:29>
                                  n<> u<122> t<Name_of_instance> p<125> c<121> s<124> l<16:22> el<16:27>
                                    n<mod_b> u<121> t<STRING_CONST> p<122> l<16:22> el<16:27>
                                  n<> u<124> t<Port_connection_list> p<125> c<123> l<16:28> el<16:28>
                                    n<> u<123> t<Ordered_port_connection> p<124> l<16:28> el<16:28>
                          n<> u<129> t<END> p<130> l<17:5> el<17:8>
              n<> u<136> t<ENDGENERATE> p<137> l<18:3> el<18:14>
        n<> u<140> t<ENDMODULE> p<141> l<20:1> el<20:10>
    n<> u<264> t<Description> p<265> c<263> l<22:1> el<33:10>
      n<> u<263> t<Module_declaration> p<264> c<147> l<22:1> el<33:10>
        n<> u<147> t<Module_nonansi_header> p<263> c<143> s<174> l<22:1> el<22:25>
          n<module> u<143> t<Module_keyword> p<147> s<144> l<22:1> el<22:7>
          n<hierdefparam_b> u<144> t<STRING_CONST> p<147> s<145> l<22:8> el<22:22>
          n<> u<145> t<Package_import_declaration_list> p<147> s<146> l<22:22> el<22:22>
          n<> u<146> t<Port_list> p<147> l<22:22> el<22:24>
        n<> u<174> t<Module_item> p<263> c<173> s<203> l<23:3> el<23:33>
          n<> u<173> t<Non_port_module_item> p<174> c<172> l<23:3> el<23:33>
            n<> u<172> t<Module_or_generate_item> p<173> c<171> l<23:3> el<23:33>
              n<> u<171> t<Module_common_item> p<172> c<170> l<23:3> el<23:33>
                n<> u<170> t<Module_or_generate_item_declaration> p<171> c<169> l<23:3> el<23:33>
                  n<> u<169> t<Package_or_generate_item_declaration> p<170> c<168> l<23:3> el<23:33>
                    n<> u<168> t<Parameter_declaration> p<169> c<158> l<23:3> el<23:32>
                      n<> u<158> t<Data_type_or_implicit> p<168> c<157> s<167> l<23:13> el<23:18>
                        n<> u<157> t<Packed_dimension> p<158> c<156> l<23:13> el<23:18>
                          n<> u<156> t<Constant_range> p<157> c<151> l<23:14> el<23:17>
                            n<> u<151> t<Constant_expression> p<156> c<150> s<155> l<23:14> el<23:15>
                              n<> u<150> t<Constant_primary> p<151> c<149> l<23:14> el<23:15>
                                n<> u<149> t<Primary_literal> p<150> c<148> l<23:14> el<23:15>
                                  n<7> u<148> t<INT_CONST> p<149> l<23:14> el<23:15>
                            n<> u<155> t<Constant_expression> p<156> c<154> l<23:16> el<23:17>
                              n<> u<154> t<Constant_primary> p<155> c<153> l<23:16> el<23:17>
                                n<> u<153> t<Primary_literal> p<154> c<152> l<23:16> el<23:17>
                                  n<0> u<152> t<INT_CONST> p<153> l<23:16> el<23:17>
                      n<> u<167> t<Param_assignment_list> p<168> c<166> l<23:19> el<23:32>
                        n<> u<166> t<Param_assignment> p<167> c<159> l<23:19> el<23:32>
                          n<addvalue> u<159> t<STRING_CONST> p<166> s<165> l<23:19> el<23:27>
                          n<> u<165> t<Constant_param_expression> p<166> c<164> l<23:30> el<23:32>
                            n<> u<164> t<Constant_mintypmax_expression> p<165> c<163> l<23:30> el<23:32>
                              n<> u<163> t<Constant_expression> p<164> c<162> l<23:30> el<23:32>
                                n<> u<162> t<Constant_primary> p<163> c<161> l<23:30> el<23:32>
                                  n<> u<161> t<Primary_literal> p<162> c<160> l<23:30> el<23:32>
                                    n<44> u<160> t<INT_CONST> p<161> l<23:30> el<23:32>
        n<> u<203> t<Module_item> p<263> c<202> s<232> l<24:3> el<26:6>
          n<> u<202> t<Non_port_module_item> p<203> c<201> l<24:3> el<26:6>
            n<> u<201> t<Module_or_generate_item> p<202> c<200> l<24:3> el<26:6>
              n<> u<200> t<Module_common_item> p<201> c<199> l<24:3> el<26:6>
                n<> u<199> t<Conditional_generate_construct> p<200> c<198> l<24:3> el<26:6>
                  n<> u<198> t<If_generate_construct> p<199> c<197> l<24:3> el<26:6>
                    n<> u<197> t<IF> p<198> s<184> l<24:3> el<24:5>
                    n<> u<184> t<Constant_expression> p<198> c<178> s<196> l<24:7> el<24:21>
                      n<> u<178> t<Constant_expression> p<184> c<177> s<183> l<24:7> el<24:15>
                        n<> u<177> t<Constant_primary> p<178> c<176> l<24:7> el<24:15>
                          n<> u<176> t<Primary_literal> p<177> c<175> l<24:7> el<24:15>
                            n<addvalue> u<175> t<STRING_CONST> p<176> l<24:7> el<24:15>
                      n<> u<183> t<BinOp_Equiv> p<184> s<182> l<24:16> el<24:18>
                      n<> u<182> t<Constant_expression> p<184> c<181> l<24:19> el<24:21>
                        n<> u<181> t<Constant_primary> p<182> c<180> l<24:19> el<24:21>
                          n<> u<180> t<Primary_literal> p<181> c<179> l<24:19> el<24:21>
                            n<42> u<179> t<INT_CONST> p<180> l<24:19> el<24:21>
                    n<> u<196> t<Generate_item> p<198> c<195> l<24:23> el<26:6>
                      n<> u<195> t<Generate_begin_end_block> p<196> c<193> l<24:23> el<26:6>
                        n<> u<193> t<Generate_item> p<195> c<192> s<194> l<25:2> el<25:15>
                          n<> u<192> t<Module_or_generate_item> p<193> c<191> l<25:2> el<25:15>
                            n<> u<191> t<Module_instantiation> p<192> c<185> l<25:2> el<25:15>
                              n<GOOD> u<185> t<STRING_CONST> p<191> s<190> l<25:2> el<25:6>
                              n<> u<190> t<Hierarchical_instance> p<191> c<187> l<25:7> el<25:14>
                                n<> u<187> t<Name_of_instance> p<190> c<186> s<189> l<25:7> el<25:12>
                                  n<good0> u<186> t<STRING_CONST> p<187> l<25:7> el<25:12>
                                n<> u<189> t<Port_connection_list> p<190> c<188> l<25:13> el<25:13>
                                  n<> u<188> t<Ordered_port_connection> p<189> l<25:13> el<25:13>
                        n<> u<194> t<END> p<195> l<26:3> el<26:6>
        n<> u<232> t<Module_item> p<263> c<231> s<261> l<27:3> el<29:6>
          n<> u<231> t<Non_port_module_item> p<232> c<230> l<27:3> el<29:6>
            n<> u<230> t<Module_or_generate_item> p<231> c<229> l<27:3> el<29:6>
              n<> u<229> t<Module_common_item> p<230> c<228> l<27:3> el<29:6>
                n<> u<228> t<Conditional_generate_construct> p<229> c<227> l<27:3> el<29:6>
                  n<> u<227> t<If_generate_construct> p<228> c<226> l<27:3> el<29:6>
                    n<> u<226> t<IF> p<227> s<213> l<27:3> el<27:5>
                    n<> u<213> t<Constant_expression> p<227> c<207> s<225> l<27:7> el<27:21>
                      n<> u<207> t<Constant_expression> p<213> c<206> s<212> l<27:7> el<27:15>
                        n<> u<206> t<Constant_primary> p<207> c<205> l<27:7> el<27:15>
                          n<> u<205> t<Primary_literal> p<206> c<204> l<27:7> el<27:15>
                            n<addvalue> u<204> t<STRING_CONST> p<205> l<27:7> el<27:15>
                      n<> u<212> t<BinOp_Equiv> p<213> s<211> l<27:16> el<27:18>
                      n<> u<211> t<Constant_expression> p<213> c<210> l<27:19> el<27:21>
                        n<> u<210> t<Constant_primary> p<211> c<209> l<27:19> el<27:21>
                          n<> u<209> t<Primary_literal> p<210> c<208> l<27:19> el<27:21>
                            n<43> u<208> t<INT_CONST> p<209> l<27:19> el<27:21>
                    n<> u<225> t<Generate_item> p<227> c<224> l<27:23> el<29:6>
                      n<> u<224> t<Generate_begin_end_block> p<225> c<222> l<27:23> el<29:6>
                        n<> u<222> t<Generate_item> p<224> c<221> s<223> l<28:6> el<28:19>
                          n<> u<221> t<Module_or_generate_item> p<222> c<220> l<28:6> el<28:19>
                            n<> u<220> t<Module_instantiation> p<221> c<214> l<28:6> el<28:19>
                              n<GOOD> u<214> t<STRING_CONST> p<220> s<219> l<28:6> el<28:10>
                              n<> u<219> t<Hierarchical_instance> p<220> c<216> l<28:11> el<28:18>
                                n<> u<216> t<Name_of_instance> p<219> c<215> s<218> l<28:11> el<28:16>
                                  n<good1> u<215> t<STRING_CONST> p<216> l<28:11> el<28:16>
                                n<> u<218> t<Port_connection_list> p<219> c<217> l<28:17> el<28:17>
                                  n<> u<217> t<Ordered_port_connection> p<218> l<28:17> el<28:17>
                        n<> u<223> t<END> p<224> l<29:3> el<29:6>
        n<> u<261> t<Module_item> p<263> c<260> s<262> l<30:3> el<32:6>
          n<> u<260> t<Non_port_module_item> p<261> c<259> l<30:3> el<32:6>
            n<> u<259> t<Module_or_generate_item> p<260> c<258> l<30:3> el<32:6>
              n<> u<258> t<Module_common_item> p<259> c<257> l<30:3> el<32:6>
                n<> u<257> t<Conditional_generate_construct> p<258> c<256> l<30:3> el<32:6>
                  n<> u<256> t<If_generate_construct> p<257> c<255> l<30:3> el<32:6>
                    n<> u<255> t<IF> p<256> s<242> l<30:3> el<30:5>
                    n<> u<242> t<Constant_expression> p<256> c<236> s<254> l<30:7> el<30:21>
                      n<> u<236> t<Constant_expression> p<242> c<235> s<241> l<30:7> el<30:15>
                        n<> u<235> t<Constant_primary> p<236> c<234> l<30:7> el<30:15>
                          n<> u<234> t<Primary_literal> p<235> c<233> l<30:7> el<30:15>
                            n<addvalue> u<233> t<STRING_CONST> p<234> l<30:7> el<30:15>
                      n<> u<241> t<BinOp_Equiv> p<242> s<240> l<30:16> el<30:18>
                      n<> u<240> t<Constant_expression> p<242> c<239> l<30:19> el<30:21>
                        n<> u<239> t<Constant_primary> p<240> c<238> l<30:19> el<30:21>
                          n<> u<238> t<Primary_literal> p<239> c<237> l<30:19> el<30:21>
                            n<44> u<237> t<INT_CONST> p<238> l<30:19> el<30:21>
                    n<> u<254> t<Generate_item> p<256> c<253> l<30:23> el<32:6>
                      n<> u<253> t<Generate_begin_end_block> p<254> c<251> l<30:23> el<32:6>
                        n<> u<251> t<Generate_item> p<253> c<250> s<252> l<31:2> el<31:12>
                          n<> u<250> t<Module_or_generate_item> p<251> c<249> l<31:2> el<31:12>
                            n<> u<249> t<Module_instantiation> p<250> c<243> l<31:2> el<31:12>
                              n<BAD> u<243> t<STRING_CONST> p<249> s<248> l<31:2> el<31:5>
                              n<> u<248> t<Hierarchical_instance> p<249> c<245> l<31:6> el<31:11>
                                n<> u<245> t<Name_of_instance> p<248> c<244> s<247> l<31:6> el<31:9>
                                  n<bad> u<244> t<STRING_CONST> p<245> l<31:6> el<31:9>
                                n<> u<247> t<Port_connection_list> p<248> c<246> l<31:10> el<31:10>
                                  n<> u<246> t<Ordered_port_connection> p<247> l<31:10> el<31:10>
                        n<> u<252> t<END> p<253> l<32:3> el<32:6>
        n<> u<262> t<ENDMODULE> p<263> l<33:1> el<33:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:4:1: No timescale set for "hierdefparam_top".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:12:1: No timescale set for "hierdefparam_a".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:22:1: No timescale set for "hierdefparam_b".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:12:1: Compile module "work@hierdefparam_a".
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:22:1: Compile module "work@hierdefparam_b".
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:4:1: Compile module "work@hierdefparam_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  6
Constant                                               9
Design                                                 1
GenFor                                                 1
GenIf                                                  3
GenRegion                                              2
GenVar                                                 2
Identifier                                             6
IntTypespec                                            1
Module                                                 4
ModuleTypespec                                         5
Operation                                              5
PackedArrayTypespec                                    1
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefModule                                              5
RefObj                                                 6
RefTypespec                                            2
SourceFile                                             1
=== UHDM Object Stats End ===
[ERR:IG0801] Missing location information: 38, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 38, RefTypespec, .
[ERR:IG0809] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:31:2: Unbound: 61, RefModule, bad.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefParamIndex/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@GOOD)
    |vpiParent:
    \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
    |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@hierdefparam_a)
    |vpiParent:
    \_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
    |vpiName:work@hierdefparam_a
  |vpiVariables:
  \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
    |vpiParent:
    \_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
    |vpiName:i
    |vpiFullName:work@hierdefparam_a.i
  |vpiGenVar:
  \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
  |vpiInternalScope:
  \_GenRegion: (work@hierdefparam_a), line:14:3, endln:18:14
    |vpiParent:
    \_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
    |vpiFullName:work@hierdefparam_a
    |vpiInternalScope:
    \_Begin: (work@hierdefparam_a), line:15:5, endln:17:8
      |vpiParent:
      \_GenRegion: (work@hierdefparam_a), line:14:3, endln:18:14
      |vpiFullName:work@hierdefparam_a
      |vpiInternalScope:
      \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
        |vpiParent:
        \_Begin: (work@hierdefparam_a), line:15:5, endln:17:8
        |vpiFullName:work@hierdefparam_a
        |vpiVariables:
        \_GenVar: (work@hierdefparam_a.i), line:15:10, endln:15:11
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiName:i
          |vpiFullName:work@hierdefparam_a.i
        |vpiGenVar:
        \_GenVar: (work@hierdefparam_a.i), line:15:10, endln:15:11
        |vpiInternalScope:
        \_Begin: (work@hierdefparam_a.bar), line:15:31, endln:17:8
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiName:
          \_Identifier: (bar)
            |vpiParent:
            \_Begin: (work@hierdefparam_a.bar), line:15:31, endln:17:8
            |vpiName:bar
          |vpiFullName:work@hierdefparam_a.bar
          |vpiTypedef:
          \_ModuleTypespec: (hierdefparam_b)
            |vpiParent:
            \_Design: (unnamed)
            |vpiName:hierdefparam_b
            |vpiModule:
            \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
          |vpiStmt:
          \_RefModule: work@hierdefparam_b (mod_b), line:16:7, endln:16:21
            |vpiParent:
            \_Begin: (work@hierdefparam_a.bar), line:15:31, endln:17:8
            |vpiName:mod_b
            |vpiDefName:work@hierdefparam_b
            |vpiActual:
            \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
        |vpiImportTypespec:
        \_GenVar: (work@hierdefparam_a.i), line:15:10, endln:15:11
        |vpiForInitStmt:
        \_Assignment: , line:15:10, endln:15:15
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiRhs:
          \_Constant: , line:15:14, endln:15:15
            |vpiParent:
            \_Assignment: , line:15:10, endln:15:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_GenVar: (work@hierdefparam_a.i), line:15:10, endln:15:11
        |vpiCondition:
        \_Operation: , line:15:17, endln:15:22
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@hierdefparam_a.i), line:15:17, endln:15:18
            |vpiParent:
            \_Operation: , line:15:17, endln:15:22
            |vpiName:i
            |vpiFullName:work@hierdefparam_a.i
            |vpiActual:
            \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
          |vpiOperand:
          \_Constant: , line:15:21, endln:15:22
            |vpiParent:
            \_Operation: , line:15:17, endln:15:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiForIncStmt:
        \_Assignment: , line:15:24, endln:15:29
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:15:26, endln:15:29
            |vpiParent:
            \_Assignment: , line:15:24, endln:15:29
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@hierdefparam_a.i), line:15:26, endln:15:27
              |vpiParent:
              \_Operation: , line:15:26, endln:15:29
              |vpiName:i
              |vpiFullName:work@hierdefparam_a.i
              |vpiActual:
              \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
            |vpiOperand:
            \_Constant: , line:15:28, endln:15:29
              |vpiParent:
              \_Operation: , line:15:26, endln:15:29
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@hierdefparam_a.i), line:15:24, endln:15:25
            |vpiParent:
            \_Assignment: , line:15:24, endln:15:29
            |vpiName:i
            |vpiFullName:work@hierdefparam_a.i
            |vpiActual:
            \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
        |vpiStmt:
        \_Begin: (work@hierdefparam_a.bar), line:15:31, endln:17:8
      |vpiStmt:
      \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
    |vpiStmt:
    \_Begin: (work@hierdefparam_a), line:15:5, endln:17:8
  |vpiImportTypespec:
  \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
  |vpiDefName:work@hierdefparam_a
|vpiAllModules:
\_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@hierdefparam_b)
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiName:work@hierdefparam_b
  |vpiParameter:
  \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |UINT:44
    |vpiTypespec:
    \_RefTypespec: (work@hierdefparam_b.addvalue), line:23:13, endln:23:18
      |vpiParent:
      \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
      |vpiFullName:work@hierdefparam_b.addvalue
      |vpiActual:
      \_PackedArrayTypespec: 
    |vpiName:addvalue
    |vpiFullName:work@hierdefparam_b.addvalue
  |vpiParamAssign:
  \_ParamAssign: , line:23:19, endln:23:32
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiRhs:
    \_Constant: , line:23:30, endln:23:32
      |vpiParent:
      \_ParamAssign: , line:23:19, endln:23:32
      |vpiDecompile:44
      |vpiSize:64
      |UINT:44
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
  |vpiInternalScope:
  \_Begin: (work@hierdefparam_b), line:24:23, endln:26:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiFullName:work@hierdefparam_b
    |vpiTypedef:
    \_ModuleTypespec: (GOOD)
      |vpiParent:
      \_Design: (unnamed)
      |vpiName:GOOD
      |vpiModule:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
    |vpiStmt:
    \_RefModule: work@GOOD (good0), line:25:2, endln:25:6
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:24:23, endln:26:6
      |vpiName:good0
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
  |vpiInternalScope:
  \_Begin: (work@hierdefparam_b), line:27:23, endln:29:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiFullName:work@hierdefparam_b
    |vpiTypedef:
    \_ModuleTypespec: (GOOD)
    |vpiStmt:
    \_RefModule: work@GOOD (good1), line:28:6, endln:28:10
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:27:23, endln:29:6
      |vpiName:good1
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
  |vpiInternalScope:
  \_Begin: (work@hierdefparam_b), line:30:23, endln:32:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiFullName:work@hierdefparam_b
    |vpiTypedef:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:30:23, endln:32:6
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (bad), line:31:2, endln:31:5
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:30:23, endln:32:6
      |vpiName:bad
      |vpiDefName:work@BAD
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
  |vpiTypedef:
  \_PackedArrayTypespec: 
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiRange:
    \_Range: , line:23:13, endln:23:18
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:23:14, endln:23:15
        |vpiParent:
        \_Range: , line:23:13, endln:23:18
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:23:16, endln:23:17
        |vpiParent:
        \_Range: , line:23:13, endln:23:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@hierdefparam_b)
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiFullName:work@hierdefparam_b
      |vpiActual:
      \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_PackedArrayTypespec: 
  |vpiDefName:work@hierdefparam_b
  |vpiGenStmt:
  \_GenIf: , line:24:3, endln:26:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiCondition:
    \_Operation: , line:24:7, endln:24:21
      |vpiParent:
      \_GenIf: , line:24:3, endln:26:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@hierdefparam_b.addvalue), line:24:7, endln:24:15
        |vpiParent:
        \_Operation: , line:24:7, endln:24:21
        |vpiName:addvalue
        |vpiFullName:work@hierdefparam_b.addvalue
        |vpiActual:
        \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
      |vpiOperand:
      \_Constant: , line:24:19, endln:24:21
        |vpiParent:
        \_Operation: , line:24:7, endln:24:21
        |vpiDecompile:42
        |vpiSize:64
        |UINT:42
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@hierdefparam_b), line:24:23, endln:26:6
  |vpiGenStmt:
  \_GenIf: , line:27:3, endln:29:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiCondition:
    \_Operation: , line:27:7, endln:27:21
      |vpiParent:
      \_GenIf: , line:27:3, endln:29:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@hierdefparam_b.addvalue), line:27:7, endln:27:15
        |vpiParent:
        \_Operation: , line:27:7, endln:27:21
        |vpiName:addvalue
        |vpiFullName:work@hierdefparam_b.addvalue
        |vpiActual:
        \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
      |vpiOperand:
      \_Constant: , line:27:19, endln:27:21
        |vpiParent:
        \_Operation: , line:27:7, endln:27:21
        |vpiDecompile:43
        |vpiSize:64
        |UINT:43
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@hierdefparam_b), line:27:23, endln:29:6
  |vpiGenStmt:
  \_GenIf: , line:30:3, endln:32:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiCondition:
    \_Operation: , line:30:7, endln:30:21
      |vpiParent:
      \_GenIf: , line:30:3, endln:32:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@hierdefparam_b.addvalue), line:30:7, endln:30:15
        |vpiParent:
        \_Operation: , line:30:7, endln:30:21
        |vpiName:addvalue
        |vpiFullName:work@hierdefparam_b.addvalue
        |vpiActual:
        \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
      |vpiOperand:
      \_Constant: , line:30:19, endln:30:21
        |vpiParent:
        \_Operation: , line:30:7, endln:30:21
        |vpiDecompile:44
        |vpiSize:64
        |UINT:44
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@hierdefparam_b), line:30:23, endln:32:6
|vpiAllModules:
\_Module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@hierdefparam_top)
    |vpiParent:
    \_Module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
    |vpiName:work@hierdefparam_top
  |vpiInternalScope:
  \_GenRegion: (work@hierdefparam_top), line:5:3, endln:7:18
    |vpiParent:
    \_Module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
    |vpiFullName:work@hierdefparam_top
    |vpiInternalScope:
    \_Begin: (work@hierdefparam_top.foo), line:5:12, endln:7:6
      |vpiParent:
      \_GenRegion: (work@hierdefparam_top), line:5:3, endln:7:18
      |vpiName:
      \_Identifier: (foo)
        |vpiParent:
        \_Begin: (work@hierdefparam_top.foo), line:5:12, endln:7:6
        |vpiName:foo
      |vpiFullName:work@hierdefparam_top.foo
      |vpiTypedef:
      \_ModuleTypespec: (hierdefparam_a)
        |vpiParent:
        \_Design: (unnamed)
        |vpiName:hierdefparam_a
        |vpiModule:
        \_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
      |vpiStmt:
      \_RefModule: work@hierdefparam_a (mod_a), line:6:5, endln:6:19
        |vpiParent:
        \_Begin: (work@hierdefparam_top.foo), line:5:12, endln:7:6
        |vpiName:mod_a
        |vpiDefName:work@hierdefparam_a
        |vpiActual:
        \_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
    |vpiStmt:
    \_Begin: (work@hierdefparam_top.foo), line:5:12, endln:7:6
  |vpiDefName:work@hierdefparam_top
|vpiTypedef:
\_ModuleTypespec: (GOOD)
|vpiTypedef:
\_ModuleTypespec: (hierdefparam_a)
|vpiTypedef:
\_ModuleTypespec: (hierdefparam_b)
|vpiTypedef:
\_ModuleTypespec: (hierdefparam_top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:hierdefparam_top
  |vpiModule:
  \_Module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 4
[   NOTE] : 0
