{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "16", "@year": "2019", "@timestamp": "2019-10-16T22:58:39.000039-04:00", "@month": "10"}, "ait:date-sort": {"@day": "20", "@year": "2011", "@month": "09"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-acronym": "FP7", "xocs:funding-agency": "Seventh Framework Programme", "xocs:funding-id": "217068", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100011102", "xocs:funding-agency-country": "http://sws.geonames.org/6695072/"}, "xocs:funding-addon-generated-timestamp": "2021-02-02T04:51:15.497577Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Margus", "preferred-name": {"ce:given-name": "Margus", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kruus", "@auid": "21743125900", "ce:indexed-name": "Kruus M."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "104251901"}, "@dptid": "104251901"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Recursion and hierarchy in digital design and prototyping: A case study", "abstracts": "With the constant growth of integration level, today's circuits contain way over millions of gates. This puts forward a fundamental question - how to efficiently use enormous and continuously rising hardware resources in the design process? This paper describes a reuse technique that can be applied to the design of FPGA-based application-specific digital systems. Reusability is achieved at the level of specifications. The proposed specification and implementation method is based on the model of hierarchical finite state machine (HFSM). This allows to describe fragments (modules) in such a way that the developed algorithm can be composed of either new or previously designed modules providing reuse on project scale. \u00a9 2011 ACM.", "correspondence": {"affiliation": {"country": "Estonia", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}]}, "person": {"ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "field-programmable gate arrays", "@xml:lang": "eng"}, {"$": "hierarchical finite state machines", "@xml:lang": "eng"}, {"$": "rapid prototyping", "@xml:lang": "eng"}, {"$": "recursion", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "ACM Int. Conf. Proc. Ser.", "@country": "usa", "issuetitle": "Computer Systems and Technologies - 12th International Conference, CompSysTech'11 - Proceedings", "volisspag": {"voliss": {"@volume": "578"}, "pagerange": {"@first": "45", "@last": "50"}}, "@type": "p", "publicationyear": {"@first": "2011"}, "isbn": {"@level": "volume", "$": "9781450309172", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "12th International Conference on Computer Systems and Technologies, CompSysTech'11", "confsponsors": {"confsponsor": [{"$": "Technical University of Sofia"}, {"$": "Inst. Inf. Commun. Technol. - BAS (IOIACTBB)"}, {"$": "Technical University of Varna (TECHUVB)"}, {"$": "Fed. Sci. Eng. Unions - Bulgaria (FOSEUB)"}, {"$": "Lifelong Learning Programme - ETN TRICE"}], "@complete": "n"}, "conflocation": {"city-group": "Vienna", "@country": "aut"}, "confcode": "86480", "confdate": {"enddate": {"@day": "17", "@year": "2011", "@month": "06"}, "startdate": {"@day": "16", "@year": "2011", "@month": "06"}}}}}, "sourcetitle": "ACM International Conference Proceeding Series", "@srcid": "11600154611", "publicationdate": {"year": "2011", "date-text": {"@xfab-added": "true", "$": "2011"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "408", "classification-description": "Structural Design"}, {"classification-code": "452.3", "classification-description": "Industrial Wastes"}, {"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "723.5", "classification-description": "Computer Applications"}, {"classification-code": "902.2", "classification-description": "Codes and Standards"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "1709"}, {"$": "1707"}, {"$": "1705"}]}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "20", "@year": "2011", "@month": "09"}}, "itemidlist": {"itemid": [{"$": "362556642", "@idtype": "PUI"}, {"$": "20113814340763", "@idtype": "CPX"}, {"$": "80052793643", "@idtype": "SCP"}, {"$": "80052793643", "@idtype": "SGR"}], "ce:doi": "10.1145/2023607.2023616"}}, "tail": {"bibliography": {"@refcount": "10", "reference": [{"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, \"Introduction to Algorithms\", 2nd edition, MIT Press, 2002.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "M. Gorev, V. Pesonen, D. Mihhailov, M. Jenihhim, P. Ellervee, \"FPGA-Based Implementation of EEG Analyzer\", The 2011 Design, Automation & Test in Europe (DATE'11) Workshop, Grenoble, France, 2011.", "@id": "2", "ref-info": {"ref-title": {"ref-titletext": "FPGA-Based Implementation of EEG Analyzer"}, "refd-itemidlist": {"itemid": {"$": "80052804910", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Gorev", "ce:indexed-name": "Gorev M."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pesonen", "ce:indexed-name": "Pesonen V."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Jenihhim", "ce:indexed-name": "Jenihhim M."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ellervee", "ce:indexed-name": "Ellervee P."}]}, "ref-sourcetitle": "The 2011 Design, Automation & Test in Europe (DATE'11) Workshop, Grenoble, France, 2011"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, \"Hardware Implementation of Recursive Algorithms\", 53rd IEEE International Midwest Symposium on Circuits and Systems (IEEE MWSCAS 2010), Seattle, WA, USA, 2010.", "@id": "3", "ref-info": {"ref-title": {"ref-titletext": "Hardware Implementation of Recursive Algorithms"}, "refd-itemidlist": {"itemid": {"$": "77956588948", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "53rd IEEE International Midwest Symposium on Circuits and Systems (IEEE MWSCAS 2010), Seattle, WA, USA, 2010"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, \"Parallel FPGA-based Implementation of Recursive Sorting Algorithms\", The 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), Cancun, Mexico, 2010.", "@id": "4", "ref-info": {"ref-title": {"ref-titletext": "Parallel FPGA-based Implementation of Recursive Sorting Algorithms"}, "refd-itemidlist": {"itemid": {"$": "79951739418", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "The 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), Cancun, Mexico, 2010"}}, {"ref-fulltext": "R. Mueller, \"Data Stream Processing on Embedded Devices\", PhD Thesis, Diss ETH 19163, ETH Zurich, 2010.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "PhD Thesis, Diss ETH 19163, ETH Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "V.Sklyarov, \"Hierarchical Finite-State Machines and their Use for Digital Control\", IEEE Trans. on VLSI Systems, vol. 7, no 2, 1999.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "International Technology Roadmap for Semiconductors, Design, 2009.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "65549093343", "@idtype": "SGR"}}, "ref-text": "Design", "ref-sourcetitle": "International Technology Roadmap for Semiconductors"}}, {"ref-fulltext": "Catapult C Synthesis. http://www.mentor.com/esl/catapult/.", "@id": "8", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.mentor.com/esl/catapult/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "33748521147", "@idtype": "SGR"}}, "ref-sourcetitle": "Catapult C Synthesis"}}, {"ref-fulltext": "Impulse CoDeveloper. http://www.impulseaccelerated.com/products.htm.", "@id": "9", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.impulseaccelerated.com/products.htm", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84869267263", "@idtype": "SGR"}}, "ref-sourcetitle": "Impulse CoDeveloper"}}, {"ref-fulltext": "SD Card Association. http://www.sdcard.org.", "@id": "10", "ref-info": {"ref-website": {"websitename": "SD Card Association", "ce:e-address": {"$": "http://www.sdcard.org", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "80052814296", "@idtype": "SGR"}}}}]}}}}, "affiliation": [{"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}, {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}], "coredata": {"srctype": "p", "eid": "2-s2.0-80052793643", "dc:description": "With the constant growth of integration level, today's circuits contain way over millions of gates. This puts forward a fundamental question - how to efficiently use enormous and continuously rising hardware resources in the design process? This paper describes a reuse technique that can be applied to the design of FPGA-based application-specific digital systems. Reusability is achieved at the level of specifications. The proposed specification and implementation method is based on the model of hierarchical finite state machine (HFSM). This allows to describe fragments (modules) in such a way that the developed algorithm can be composed of either new or previously designed modules providing reuse on project scale. \u00a9 2011 ACM.", "prism:coverDate": "2011-09-20", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80052793643", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80052793643"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80052793643&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80052793643&origin=inward"}], "prism:isbn": "9781450309172", "prism:publicationName": "ACM International Conference Proceeding Series", "source-id": "11600154611", "citedby-count": "0", "prism:volume": "578", "subtype": "cp", "prism:pageRange": "45-50", "dc:title": "Recursion and hierarchy in digital design and prototyping: A case study", "prism:endingPage": "50", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1145/2023607.2023616", "prism:startingPage": "45", "dc:identifier": "SCOPUS_ID:80052793643"}, "idxterms": {"mainterm": [{"$": "Design process", "@weight": "a", "@candidate": "n"}, {"$": "Digital designs", "@weight": "a", "@candidate": "n"}, {"$": "Digital system", "@weight": "a", "@candidate": "n"}, {"$": "Hardware resources", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Implementation methods", "@weight": "a", "@candidate": "n"}, {"$": "Integration levels", "@weight": "a", "@candidate": "n"}, {"$": "Project scale", "@weight": "a", "@candidate": "n"}, {"$": "Recursions", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "field-programmable gate arrays"}, {"@_fa": "true", "$": "hierarchical finite state machines"}, {"@_fa": "true", "$": "rapid prototyping"}, {"@_fa": "true", "$": "recursion"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Human-Computer Interaction", "@code": "1709", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Vision and Pattern Recognition", "@code": "1707", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Margus", "preferred-name": {"ce:given-name": "Margus", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "2", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Kruus", "@auid": "21743125900", "author-url": "https://api.elsevier.com/content/author/author_id/21743125900", "ce:indexed-name": "Kruus M."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}