
BLDC_6_Step_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000461c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080047b0  080047b0  000147b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047e8  080047e8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080047e8  080047e8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080047e8  080047e8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047e8  080047e8  000147e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047ec  080047ec  000147ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080047f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000288  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000294  20000294  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d2d6  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e48  00000000  00000000  0002d312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ad0  00000000  00000000  0002f160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000009e8  00000000  00000000  0002fc30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020167  00000000  00000000  00030618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dbe3  00000000  00000000  0005077f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7d27  00000000  00000000  0005e362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00126089  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002bfc  00000000  00000000  001260dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004798 	.word	0x08004798

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004798 	.word	0x08004798

080001d4 <PeripheralsStart>:
#include "TimeTask.h"

const uint8_t Trigger_Control_State[6] = {State_A_B,State_A_C,State_B_C,State_B_A,State_C_A,State_C_B};

void PeripheralsStart()
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	  Motor_Control.Duty_Cycle = 40;
 80001d8:	4b1d      	ldr	r3, [pc, #116]	; (8000250 <PeripheralsStart+0x7c>)
 80001da:	2228      	movs	r2, #40	; 0x28
 80001dc:	709a      	strb	r2, [r3, #2]

	  Start_Up.Duty_Cycle = 50;
 80001de:	4b1d      	ldr	r3, [pc, #116]	; (8000254 <PeripheralsStart+0x80>)
 80001e0:	2232      	movs	r2, #50	; 0x32
 80001e2:	701a      	strb	r2, [r3, #0]
	  Start_Up.Delay_Seconds = 0.00005f; // 50 mikro saniye (20k task'ta yapılabilecek minimum süre)
 80001e4:	4b1b      	ldr	r3, [pc, #108]	; (8000254 <PeripheralsStart+0x80>)
 80001e6:	4a1c      	ldr	r2, [pc, #112]	; (8000258 <PeripheralsStart+0x84>)
 80001e8:	605a      	str	r2, [r3, #4]
	  Start_Up.Tour = 3;
 80001ea:	4b1a      	ldr	r3, [pc, #104]	; (8000254 <PeripheralsStart+0x80>)
 80001ec:	2203      	movs	r2, #3
 80001ee:	805a      	strh	r2, [r3, #2]

	  Start_Up.Align_Coefficient = 2;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <PeripheralsStart+0x80>)
 80001f2:	2202      	movs	r2, #2
 80001f4:	819a      	strh	r2, [r3, #12]
	  Start_Up.Align_DutyCycle = 50;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <PeripheralsStart+0x80>)
 80001f8:	2232      	movs	r2, #50	; 0x32
 80001fa:	81da      	strh	r2, [r3, #14]

	  Motor_Control.Drive_Stage = START_UP;
 80001fc:	4b14      	ldr	r3, [pc, #80]	; (8000250 <PeripheralsStart+0x7c>)
 80001fe:	2200      	movs	r2, #0
 8000200:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);	// Phase A High
 8000204:	2100      	movs	r1, #0
 8000206:	4815      	ldr	r0, [pc, #84]	; (800025c <PeripheralsStart+0x88>)
 8000208:	f003 f8d4 	bl	80033b4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);	// Phase B High
 800020c:	2104      	movs	r1, #4
 800020e:	4813      	ldr	r0, [pc, #76]	; (800025c <PeripheralsStart+0x88>)
 8000210:	f003 f8d0 	bl	80033b4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);	// Phase C High
 8000214:	2108      	movs	r1, #8
 8000216:	4811      	ldr	r0, [pc, #68]	; (800025c <PeripheralsStart+0x88>)
 8000218:	f003 f8cc 	bl	80033b4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	// Phase A Low
 800021c:	2100      	movs	r1, #0
 800021e:	4810      	ldr	r0, [pc, #64]	; (8000260 <PeripheralsStart+0x8c>)
 8000220:	f003 f8c8 	bl	80033b4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);	// Phase B Low
 8000224:	2104      	movs	r1, #4
 8000226:	480e      	ldr	r0, [pc, #56]	; (8000260 <PeripheralsStart+0x8c>)
 8000228:	f003 f8c4 	bl	80033b4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);	// Phase C Low
 800022c:	2108      	movs	r1, #8
 800022e:	480c      	ldr	r0, [pc, #48]	; (8000260 <PeripheralsStart+0x8c>)
 8000230:	f003 f8c0 	bl	80033b4 <HAL_TIM_PWM_Start>

	  HAL_COMP_Start(&hcomp1);	// Phase A Out
 8000234:	480b      	ldr	r0, [pc, #44]	; (8000264 <PeripheralsStart+0x90>)
 8000236:	f001 f8c1 	bl	80013bc <HAL_COMP_Start>
	  HAL_COMP_Start(&hcomp3);	// Phase B Out
 800023a:	480b      	ldr	r0, [pc, #44]	; (8000268 <PeripheralsStart+0x94>)
 800023c:	f001 f8be 	bl	80013bc <HAL_COMP_Start>
	  HAL_COMP_Start(&hcomp5);	// Phase C Out
 8000240:	480a      	ldr	r0, [pc, #40]	; (800026c <PeripheralsStart+0x98>)
 8000242:	f001 f8bb 	bl	80013bc <HAL_COMP_Start>

	  HAL_TIM_Base_Start_IT(&htim4);	// for Time Tasks
 8000246:	480a      	ldr	r0, [pc, #40]	; (8000270 <PeripheralsStart+0x9c>)
 8000248:	f002 ffec 	bl	8003224 <HAL_TIM_Base_Start_IT>
}
 800024c:	bf00      	nop
 800024e:	bd80      	pop	{r7, pc}
 8000250:	2000026c 	.word	0x2000026c
 8000254:	200001ac 	.word	0x200001ac
 8000258:	3851b717 	.word	0x3851b717
 800025c:	20000160 	.word	0x20000160
 8000260:	20000110 	.word	0x20000110
 8000264:	200000e0 	.word	0x200000e0
 8000268:	200001bc 	.word	0x200001bc
 800026c:	2000023c 	.word	0x2000023c
 8000270:	20000094 	.word	0x20000094

08000274 <Stop_Motor>:

void Stop_Motor()
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	Set_Motor_State(Trigger_Control_State[0],0);
 8000278:	2305      	movs	r3, #5
 800027a:	2100      	movs	r1, #0
 800027c:	4618      	mov	r0, r3
 800027e:	f000 f951 	bl	8000524 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[1],0);
 8000282:	2301      	movs	r3, #1
 8000284:	2100      	movs	r1, #0
 8000286:	4618      	mov	r0, r3
 8000288:	f000 f94c 	bl	8000524 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[2],0);
 800028c:	2303      	movs	r3, #3
 800028e:	2100      	movs	r1, #0
 8000290:	4618      	mov	r0, r3
 8000292:	f000 f947 	bl	8000524 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[3],0);
 8000296:	2302      	movs	r3, #2
 8000298:	2100      	movs	r1, #0
 800029a:	4618      	mov	r0, r3
 800029c:	f000 f942 	bl	8000524 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[4],0);
 80002a0:	2306      	movs	r3, #6
 80002a2:	2100      	movs	r1, #0
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 f93d 	bl	8000524 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[5],0);
 80002aa:	2304      	movs	r3, #4
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 f938 	bl	8000524 <Set_Motor_State>

	Motor_Control.Drive_Stage = START_UP;
 80002b4:	4b02      	ldr	r3, [pc, #8]	; (80002c0 <Stop_Motor+0x4c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80002bc:	bf00      	nop
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	2000026c 	.word	0x2000026c

080002c4 <Start_Up_Motor>:

void Start_Up_Motor()
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	static int Tour_Counter = 0;

	if(Motor_Control.Control_Counter++ >= MOTOR_CONTROL_TASK_HZ*Start_Up.Delay_Seconds)
 80002c8:	4b29      	ldr	r3, [pc, #164]	; (8000370 <Start_Up_Motor+0xac>)
 80002ca:	69da      	ldr	r2, [r3, #28]
 80002cc:	1c53      	adds	r3, r2, #1
 80002ce:	4928      	ldr	r1, [pc, #160]	; (8000370 <Start_Up_Motor+0xac>)
 80002d0:	61cb      	str	r3, [r1, #28]
 80002d2:	ee07 2a90 	vmov	s15, r2
 80002d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80002da:	4b26      	ldr	r3, [pc, #152]	; (8000374 <Start_Up_Motor+0xb0>)
 80002dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80002e0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8000378 <Start_Up_Motor+0xb4>
 80002e4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80002e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80002ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002f0:	da00      	bge.n	80002f4 <Start_Up_Motor+0x30>
		else
		{
			Motor_Control.Motor_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
		}
	}
}
 80002f2:	e03a      	b.n	800036a <Start_Up_Motor+0xa6>
		Motor_Control.Control_Counter = 0;
 80002f4:	4b1e      	ldr	r3, [pc, #120]	; (8000370 <Start_Up_Motor+0xac>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	61da      	str	r2, [r3, #28]
		Set_Motor_State(Trigger_Control_State[Motor_Control.Motor_State_Index], Start_Up.Duty_Cycle);
 80002fa:	4b1d      	ldr	r3, [pc, #116]	; (8000370 <Start_Up_Motor+0xac>)
 80002fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000300:	461a      	mov	r2, r3
 8000302:	4b1e      	ldr	r3, [pc, #120]	; (800037c <Start_Up_Motor+0xb8>)
 8000304:	5c9b      	ldrb	r3, [r3, r2]
 8000306:	4a1b      	ldr	r2, [pc, #108]	; (8000374 <Start_Up_Motor+0xb0>)
 8000308:	7812      	ldrb	r2, [r2, #0]
 800030a:	b292      	uxth	r2, r2
 800030c:	4611      	mov	r1, r2
 800030e:	4618      	mov	r0, r3
 8000310:	f000 f908 	bl	8000524 <Set_Motor_State>
		if( (Trigger_Control_State[Motor_Control.Motor_State_Index] == State_C_B) && Tour_Counter++ >= Start_Up.Tour)
 8000314:	4b16      	ldr	r3, [pc, #88]	; (8000370 <Start_Up_Motor+0xac>)
 8000316:	f893 3020 	ldrb.w	r3, [r3, #32]
 800031a:	461a      	mov	r2, r3
 800031c:	4b17      	ldr	r3, [pc, #92]	; (800037c <Start_Up_Motor+0xb8>)
 800031e:	5c9b      	ldrb	r3, [r3, r2]
 8000320:	2b04      	cmp	r3, #4
 8000322:	d110      	bne.n	8000346 <Start_Up_Motor+0x82>
 8000324:	4b16      	ldr	r3, [pc, #88]	; (8000380 <Start_Up_Motor+0xbc>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	1c5a      	adds	r2, r3, #1
 800032a:	4915      	ldr	r1, [pc, #84]	; (8000380 <Start_Up_Motor+0xbc>)
 800032c:	600a      	str	r2, [r1, #0]
 800032e:	4a11      	ldr	r2, [pc, #68]	; (8000374 <Start_Up_Motor+0xb0>)
 8000330:	8852      	ldrh	r2, [r2, #2]
 8000332:	4293      	cmp	r3, r2
 8000334:	db07      	blt.n	8000346 <Start_Up_Motor+0x82>
			Motor_Control.Drive_Stage = ALIGN;
 8000336:	4b0e      	ldr	r3, [pc, #56]	; (8000370 <Start_Up_Motor+0xac>)
 8000338:	2201      	movs	r2, #1
 800033a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			Tour_Counter = 0;
 800033e:	4b10      	ldr	r3, [pc, #64]	; (8000380 <Start_Up_Motor+0xbc>)
 8000340:	2200      	movs	r2, #0
 8000342:	601a      	str	r2, [r3, #0]
}
 8000344:	e011      	b.n	800036a <Start_Up_Motor+0xa6>
			Motor_Control.Motor_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
 8000346:	4b0a      	ldr	r3, [pc, #40]	; (8000370 <Start_Up_Motor+0xac>)
 8000348:	f893 3020 	ldrb.w	r3, [r3, #32]
 800034c:	1c5a      	adds	r2, r3, #1
 800034e:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <Start_Up_Motor+0xc0>)
 8000350:	fb83 3102 	smull	r3, r1, r3, r2
 8000354:	17d3      	asrs	r3, r2, #31
 8000356:	1ac9      	subs	r1, r1, r3
 8000358:	460b      	mov	r3, r1
 800035a:	005b      	lsls	r3, r3, #1
 800035c:	440b      	add	r3, r1
 800035e:	005b      	lsls	r3, r3, #1
 8000360:	1ad1      	subs	r1, r2, r3
 8000362:	b2ca      	uxtb	r2, r1
 8000364:	4b02      	ldr	r3, [pc, #8]	; (8000370 <Start_Up_Motor+0xac>)
 8000366:	f883 2020 	strb.w	r2, [r3, #32]
}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	2000026c 	.word	0x2000026c
 8000374:	200001ac 	.word	0x200001ac
 8000378:	469c4000 	.word	0x469c4000
 800037c:	080047b0 	.word	0x080047b0
 8000380:	20000028 	.word	0x20000028
 8000384:	2aaaaaab 	.word	0x2aaaaaab

08000388 <Align_Motor>:

void Align_Motor()
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
	static int Tour_Counter = 0;

	if(Motor_Control.Control_Counter++ >= MOTOR_CONTROL_TASK_HZ*Start_Up.Delay_Seconds)
 800038c:	4b2b      	ldr	r3, [pc, #172]	; (800043c <Align_Motor+0xb4>)
 800038e:	69da      	ldr	r2, [r3, #28]
 8000390:	1c53      	adds	r3, r2, #1
 8000392:	492a      	ldr	r1, [pc, #168]	; (800043c <Align_Motor+0xb4>)
 8000394:	61cb      	str	r3, [r1, #28]
 8000396:	ee07 2a90 	vmov	s15, r2
 800039a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800039e:	4b28      	ldr	r3, [pc, #160]	; (8000440 <Align_Motor+0xb8>)
 80003a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80003a4:	eddf 6a27 	vldr	s13, [pc, #156]	; 8000444 <Align_Motor+0xbc>
 80003a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80003ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80003b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003b4:	da00      	bge.n	80003b8 <Align_Motor+0x30>
		else
		{
			Motor_Control.Motor_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
		}
	}
}
 80003b6:	e03e      	b.n	8000436 <Align_Motor+0xae>
		Motor_Control.Control_Counter = 0;
 80003b8:	4b20      	ldr	r3, [pc, #128]	; (800043c <Align_Motor+0xb4>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	61da      	str	r2, [r3, #28]
		Set_Motor_State(Trigger_Control_State[Motor_Control.Motor_State_Index], Start_Up.Align_DutyCycle);
 80003be:	4b1f      	ldr	r3, [pc, #124]	; (800043c <Align_Motor+0xb4>)
 80003c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80003c4:	461a      	mov	r2, r3
 80003c6:	4b20      	ldr	r3, [pc, #128]	; (8000448 <Align_Motor+0xc0>)
 80003c8:	5c9b      	ldrb	r3, [r3, r2]
 80003ca:	4a1d      	ldr	r2, [pc, #116]	; (8000440 <Align_Motor+0xb8>)
 80003cc:	89d2      	ldrh	r2, [r2, #14]
 80003ce:	4611      	mov	r1, r2
 80003d0:	4618      	mov	r0, r3
 80003d2:	f000 f8a7 	bl	8000524 <Set_Motor_State>
		if( (Trigger_Control_State[Motor_Control.Motor_State_Index] == State_C_B) && Tour_Counter++ >= Start_Up.Tour*Start_Up.Align_Coefficient)
 80003d6:	4b19      	ldr	r3, [pc, #100]	; (800043c <Align_Motor+0xb4>)
 80003d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80003dc:	461a      	mov	r2, r3
 80003de:	4b1a      	ldr	r3, [pc, #104]	; (8000448 <Align_Motor+0xc0>)
 80003e0:	5c9b      	ldrb	r3, [r3, r2]
 80003e2:	2b04      	cmp	r3, #4
 80003e4:	d115      	bne.n	8000412 <Align_Motor+0x8a>
 80003e6:	4b19      	ldr	r3, [pc, #100]	; (800044c <Align_Motor+0xc4>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	1c5a      	adds	r2, r3, #1
 80003ec:	4917      	ldr	r1, [pc, #92]	; (800044c <Align_Motor+0xc4>)
 80003ee:	600a      	str	r2, [r1, #0]
 80003f0:	4a13      	ldr	r2, [pc, #76]	; (8000440 <Align_Motor+0xb8>)
 80003f2:	8852      	ldrh	r2, [r2, #2]
 80003f4:	4611      	mov	r1, r2
 80003f6:	4a12      	ldr	r2, [pc, #72]	; (8000440 <Align_Motor+0xb8>)
 80003f8:	8992      	ldrh	r2, [r2, #12]
 80003fa:	fb02 f201 	mul.w	r2, r2, r1
 80003fe:	4293      	cmp	r3, r2
 8000400:	db07      	blt.n	8000412 <Align_Motor+0x8a>
			Motor_Control.Drive_Stage = RUN;
 8000402:	4b0e      	ldr	r3, [pc, #56]	; (800043c <Align_Motor+0xb4>)
 8000404:	2202      	movs	r2, #2
 8000406:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			Tour_Counter = 0;
 800040a:	4b10      	ldr	r3, [pc, #64]	; (800044c <Align_Motor+0xc4>)
 800040c:	2200      	movs	r2, #0
 800040e:	601a      	str	r2, [r3, #0]
}
 8000410:	e011      	b.n	8000436 <Align_Motor+0xae>
			Motor_Control.Motor_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
 8000412:	4b0a      	ldr	r3, [pc, #40]	; (800043c <Align_Motor+0xb4>)
 8000414:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000418:	1c5a      	adds	r2, r3, #1
 800041a:	4b0d      	ldr	r3, [pc, #52]	; (8000450 <Align_Motor+0xc8>)
 800041c:	fb83 3102 	smull	r3, r1, r3, r2
 8000420:	17d3      	asrs	r3, r2, #31
 8000422:	1ac9      	subs	r1, r1, r3
 8000424:	460b      	mov	r3, r1
 8000426:	005b      	lsls	r3, r3, #1
 8000428:	440b      	add	r3, r1
 800042a:	005b      	lsls	r3, r3, #1
 800042c:	1ad1      	subs	r1, r2, r3
 800042e:	b2ca      	uxtb	r2, r1
 8000430:	4b02      	ldr	r3, [pc, #8]	; (800043c <Align_Motor+0xb4>)
 8000432:	f883 2020 	strb.w	r2, [r3, #32]
}
 8000436:	bf00      	nop
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	2000026c 	.word	0x2000026c
 8000440:	200001ac 	.word	0x200001ac
 8000444:	469c4000 	.word	0x469c4000
 8000448:	080047b0 	.word	0x080047b0
 800044c:	2000002c 	.word	0x2000002c
 8000450:	2aaaaaab 	.word	0x2aaaaaab

08000454 <Run_Motor>:

void Run_Motor()
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0

	  static uint8_t Next_State_Index = 0;

	  Motor_Control.A_Out = HAL_GPIO_ReadPin(Comp_A_OUT_GPIO_Port, Comp_A_OUT_Pin);
 8000458:	2101      	movs	r1, #1
 800045a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800045e:	f001 fb3f 	bl	8001ae0 <HAL_GPIO_ReadPin>
 8000462:	4603      	mov	r3, r0
 8000464:	461a      	mov	r2, r3
 8000466:	4b2a      	ldr	r3, [pc, #168]	; (8000510 <Run_Motor+0xbc>)
 8000468:	605a      	str	r2, [r3, #4]
	  Motor_Control.B_Out = HAL_GPIO_ReadPin(Comp_B_OUT_GPIO_Port, Comp_B_OUT_Pin);
 800046a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800046e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000472:	f001 fb35 	bl	8001ae0 <HAL_GPIO_ReadPin>
 8000476:	4603      	mov	r3, r0
 8000478:	461a      	mov	r2, r3
 800047a:	4b25      	ldr	r3, [pc, #148]	; (8000510 <Run_Motor+0xbc>)
 800047c:	609a      	str	r2, [r3, #8]
	  Motor_Control.C_Out = HAL_GPIO_ReadPin(Comp_C_OUT_GPIO_Port, Comp_C_OUT_Pin);
 800047e:	2180      	movs	r1, #128	; 0x80
 8000480:	4824      	ldr	r0, [pc, #144]	; (8000514 <Run_Motor+0xc0>)
 8000482:	f001 fb2d 	bl	8001ae0 <HAL_GPIO_ReadPin>
 8000486:	4603      	mov	r3, r0
 8000488:	461a      	mov	r2, r3
 800048a:	4b21      	ldr	r3, [pc, #132]	; (8000510 <Run_Motor+0xbc>)
 800048c:	60da      	str	r2, [r3, #12]

	  Motor_Control.Rotor_Position = (Motor_Control.C_Out << 2) + (Motor_Control.B_Out << 1) + (Motor_Control.A_Out);
 800048e:	4b20      	ldr	r3, [pc, #128]	; (8000510 <Run_Motor+0xbc>)
 8000490:	68db      	ldr	r3, [r3, #12]
 8000492:	b2db      	uxtb	r3, r3
 8000494:	009b      	lsls	r3, r3, #2
 8000496:	b2da      	uxtb	r2, r3
 8000498:	4b1d      	ldr	r3, [pc, #116]	; (8000510 <Run_Motor+0xbc>)
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	b2db      	uxtb	r3, r3
 800049e:	005b      	lsls	r3, r3, #1
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	4413      	add	r3, r2
 80004a4:	b2da      	uxtb	r2, r3
 80004a6:	4b1a      	ldr	r3, [pc, #104]	; (8000510 <Run_Motor+0xbc>)
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	b2db      	uxtb	r3, r3
 80004ac:	4413      	add	r3, r2
 80004ae:	b2da      	uxtb	r2, r3
 80004b0:	4b17      	ldr	r3, [pc, #92]	; (8000510 <Run_Motor+0xbc>)
 80004b2:	70da      	strb	r2, [r3, #3]

	  Next_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
 80004b4:	4b16      	ldr	r3, [pc, #88]	; (8000510 <Run_Motor+0xbc>)
 80004b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80004ba:	1c5a      	adds	r2, r3, #1
 80004bc:	4b16      	ldr	r3, [pc, #88]	; (8000518 <Run_Motor+0xc4>)
 80004be:	fb83 3102 	smull	r3, r1, r3, r2
 80004c2:	17d3      	asrs	r3, r2, #31
 80004c4:	1ac9      	subs	r1, r1, r3
 80004c6:	460b      	mov	r3, r1
 80004c8:	005b      	lsls	r3, r3, #1
 80004ca:	440b      	add	r3, r1
 80004cc:	005b      	lsls	r3, r3, #1
 80004ce:	1ad1      	subs	r1, r2, r3
 80004d0:	b2ca      	uxtb	r2, r1
 80004d2:	4b12      	ldr	r3, [pc, #72]	; (800051c <Run_Motor+0xc8>)
 80004d4:	701a      	strb	r2, [r3, #0]

	  if(Motor_Control.Rotor_Position == Trigger_Control_State[Next_State_Index])
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <Run_Motor+0xbc>)
 80004d8:	78da      	ldrb	r2, [r3, #3]
 80004da:	4b10      	ldr	r3, [pc, #64]	; (800051c <Run_Motor+0xc8>)
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	4619      	mov	r1, r3
 80004e0:	4b0f      	ldr	r3, [pc, #60]	; (8000520 <Run_Motor+0xcc>)
 80004e2:	5c5b      	ldrb	r3, [r3, r1]
 80004e4:	429a      	cmp	r2, r3
 80004e6:	d111      	bne.n	800050c <Run_Motor+0xb8>
	  {
		  Motor_Control.Motor_State_Index = Next_State_Index;
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <Run_Motor+0xc8>)
 80004ea:	781a      	ldrb	r2, [r3, #0]
 80004ec:	4b08      	ldr	r3, [pc, #32]	; (8000510 <Run_Motor+0xbc>)
 80004ee:	f883 2020 	strb.w	r2, [r3, #32]

		  Set_Motor_State(Trigger_Control_State[Motor_Control.Motor_State_Index], Motor_Control.Duty_Cycle);
 80004f2:	4b07      	ldr	r3, [pc, #28]	; (8000510 <Run_Motor+0xbc>)
 80004f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80004f8:	461a      	mov	r2, r3
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <Run_Motor+0xcc>)
 80004fc:	5c9b      	ldrb	r3, [r3, r2]
 80004fe:	4a04      	ldr	r2, [pc, #16]	; (8000510 <Run_Motor+0xbc>)
 8000500:	7892      	ldrb	r2, [r2, #2]
 8000502:	b292      	uxth	r2, r2
 8000504:	4611      	mov	r1, r2
 8000506:	4618      	mov	r0, r3
 8000508:	f000 f80c 	bl	8000524 <Set_Motor_State>
	  }

}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}
 8000510:	2000026c 	.word	0x2000026c
 8000514:	48000800 	.word	0x48000800
 8000518:	2aaaaaab 	.word	0x2aaaaaab
 800051c:	20000030 	.word	0x20000030
 8000520:	080047b0 	.word	0x080047b0

08000524 <Set_Motor_State>:

void Set_Motor_State(uint8_t State, uint16_t DutyCycle)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	4603      	mov	r3, r0
 800052c:	460a      	mov	r2, r1
 800052e:	71fb      	strb	r3, [r7, #7]
 8000530:	4613      	mov	r3, r2
 8000532:	80bb      	strh	r3, [r7, #4]
	Motor_Control.Signal = (htim1.Init.Period+1)*DutyCycle/100;	// CCR
 8000534:	4b79      	ldr	r3, [pc, #484]	; (800071c <Set_Motor_State+0x1f8>)
 8000536:	68db      	ldr	r3, [r3, #12]
 8000538:	3301      	adds	r3, #1
 800053a:	88ba      	ldrh	r2, [r7, #4]
 800053c:	fb02 f303 	mul.w	r3, r2, r3
 8000540:	4a77      	ldr	r2, [pc, #476]	; (8000720 <Set_Motor_State+0x1fc>)
 8000542:	fba2 2303 	umull	r2, r3, r2, r3
 8000546:	095b      	lsrs	r3, r3, #5
 8000548:	4a76      	ldr	r2, [pc, #472]	; (8000724 <Set_Motor_State+0x200>)
 800054a:	6113      	str	r3, [r2, #16]
	Motor_Control.Max_Signal = htim1.Init.Period+1;				// ARR
 800054c:	4b73      	ldr	r3, [pc, #460]	; (800071c <Set_Motor_State+0x1f8>)
 800054e:	68db      	ldr	r3, [r3, #12]
 8000550:	3301      	adds	r3, #1
 8000552:	4a74      	ldr	r2, [pc, #464]	; (8000724 <Set_Motor_State+0x200>)
 8000554:	6153      	str	r3, [r2, #20]

	switch(State)
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	3b01      	subs	r3, #1
 800055a:	2b05      	cmp	r3, #5
 800055c:	f200 80d6 	bhi.w	800070c <Set_Motor_State+0x1e8>
 8000560:	a201      	add	r2, pc, #4	; (adr r2, 8000568 <Set_Motor_State+0x44>)
 8000562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000566:	bf00      	nop
 8000568:	080005c3 	.word	0x080005c3
 800056c:	08000647 	.word	0x08000647
 8000570:	08000605 	.word	0x08000605
 8000574:	080006cb 	.word	0x080006cb
 8000578:	08000581 	.word	0x08000581
 800057c:	08000689 	.word	0x08000689
	{

		case State_A_B:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 8000580:	4b69      	ldr	r3, [pc, #420]	; (8000728 <Set_Motor_State+0x204>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2200      	movs	r2, #0
 8000586:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,0);
 8000588:	4b67      	ldr	r3, [pc, #412]	; (8000728 <Set_Motor_State+0x204>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2200      	movs	r2, #0
 800058e:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 8000590:	4b62      	ldr	r3, [pc, #392]	; (800071c <Set_Motor_State+0x1f8>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2200      	movs	r2, #0
 8000596:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 8000598:	4b60      	ldr	r3, [pc, #384]	; (800071c <Set_Motor_State+0x1f8>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2200      	movs	r2, #0
 800059e:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,Motor_Control.Signal);		// A HIGH ACTIVE
 80005a0:	4b5e      	ldr	r3, [pc, #376]	; (800071c <Set_Motor_State+0x1f8>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a5f      	ldr	r2, [pc, #380]	; (8000724 <Set_Motor_State+0x200>)
 80005a6:	6912      	ldr	r2, [r2, #16]
 80005a8:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,Motor_Control.Max_Signal);	// B LOW AVTIVE
 80005aa:	4b5f      	ldr	r3, [pc, #380]	; (8000728 <Set_Motor_State+0x204>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a5d      	ldr	r2, [pc, #372]	; (8000724 <Set_Motor_State+0x200>)
 80005b0:	6952      	ldr	r2, [r2, #20]
 80005b2:	639a      	str	r2, [r3, #56]	; 0x38

			Motor_Control.Pulse_Center = htim1.Instance->CCR1 / 2;
 80005b4:	4b59      	ldr	r3, [pc, #356]	; (800071c <Set_Motor_State+0x1f8>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005ba:	085b      	lsrs	r3, r3, #1
 80005bc:	4a59      	ldr	r2, [pc, #356]	; (8000724 <Set_Motor_State+0x200>)
 80005be:	6193      	str	r3, [r2, #24]

			break;
 80005c0:	e0a5      	b.n	800070e <Set_Motor_State+0x1ea>

		case State_A_C:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 80005c2:	4b59      	ldr	r3, [pc, #356]	; (8000728 <Set_Motor_State+0x204>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	2200      	movs	r2, #0
 80005c8:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 80005ca:	4b57      	ldr	r3, [pc, #348]	; (8000728 <Set_Motor_State+0x204>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2200      	movs	r2, #0
 80005d0:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 80005d2:	4b52      	ldr	r3, [pc, #328]	; (800071c <Set_Motor_State+0x1f8>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2200      	movs	r2, #0
 80005d8:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 80005da:	4b50      	ldr	r3, [pc, #320]	; (800071c <Set_Motor_State+0x1f8>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2200      	movs	r2, #0
 80005e0:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,Motor_Control.Signal);		// A HIGH ACTIVE
 80005e2:	4b4e      	ldr	r3, [pc, #312]	; (800071c <Set_Motor_State+0x1f8>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a4f      	ldr	r2, [pc, #316]	; (8000724 <Set_Motor_State+0x200>)
 80005e8:	6912      	ldr	r2, [r2, #16]
 80005ea:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,Motor_Control.Max_Signal);	// C LOW ACTIVE
 80005ec:	4b4e      	ldr	r3, [pc, #312]	; (8000728 <Set_Motor_State+0x204>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a4c      	ldr	r2, [pc, #304]	; (8000724 <Set_Motor_State+0x200>)
 80005f2:	6952      	ldr	r2, [r2, #20]
 80005f4:	63da      	str	r2, [r3, #60]	; 0x3c

			Motor_Control.Pulse_Center = htim1.Instance->CCR1 / 2;
 80005f6:	4b49      	ldr	r3, [pc, #292]	; (800071c <Set_Motor_State+0x1f8>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005fc:	085b      	lsrs	r3, r3, #1
 80005fe:	4a49      	ldr	r2, [pc, #292]	; (8000724 <Set_Motor_State+0x200>)
 8000600:	6193      	str	r3, [r2, #24]

			break;
 8000602:	e084      	b.n	800070e <Set_Motor_State+0x1ea>

		case State_B_C:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 8000604:	4b48      	ldr	r3, [pc, #288]	; (8000728 <Set_Motor_State+0x204>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	2200      	movs	r2, #0
 800060a:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 800060c:	4b46      	ldr	r3, [pc, #280]	; (8000728 <Set_Motor_State+0x204>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2200      	movs	r2, #0
 8000612:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 8000614:	4b41      	ldr	r3, [pc, #260]	; (800071c <Set_Motor_State+0x1f8>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2200      	movs	r2, #0
 800061a:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 800061c:	4b3f      	ldr	r3, [pc, #252]	; (800071c <Set_Motor_State+0x1f8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2200      	movs	r2, #0
 8000622:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,Motor_Control.Signal);		// B HIGH ACTIVE
 8000624:	4b3d      	ldr	r3, [pc, #244]	; (800071c <Set_Motor_State+0x1f8>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a3e      	ldr	r2, [pc, #248]	; (8000724 <Set_Motor_State+0x200>)
 800062a:	6912      	ldr	r2, [r2, #16]
 800062c:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,Motor_Control.Max_Signal);	// C LOW ACTIVE
 800062e:	4b3e      	ldr	r3, [pc, #248]	; (8000728 <Set_Motor_State+0x204>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a3c      	ldr	r2, [pc, #240]	; (8000724 <Set_Motor_State+0x200>)
 8000634:	6952      	ldr	r2, [r2, #20]
 8000636:	63da      	str	r2, [r3, #60]	; 0x3c

			Motor_Control.Pulse_Center = htim1.Instance->CCR2 / 2;
 8000638:	4b38      	ldr	r3, [pc, #224]	; (800071c <Set_Motor_State+0x1f8>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800063e:	085b      	lsrs	r3, r3, #1
 8000640:	4a38      	ldr	r2, [pc, #224]	; (8000724 <Set_Motor_State+0x200>)
 8000642:	6193      	str	r3, [r2, #24]

			break;
 8000644:	e063      	b.n	800070e <Set_Motor_State+0x1ea>

		case State_B_A:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 8000646:	4b38      	ldr	r3, [pc, #224]	; (8000728 <Set_Motor_State+0x204>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2200      	movs	r2, #0
 800064c:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,0);
 800064e:	4b36      	ldr	r3, [pc, #216]	; (8000728 <Set_Motor_State+0x204>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2200      	movs	r2, #0
 8000654:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 8000656:	4b31      	ldr	r3, [pc, #196]	; (800071c <Set_Motor_State+0x1f8>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2200      	movs	r2, #0
 800065c:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 800065e:	4b2f      	ldr	r3, [pc, #188]	; (800071c <Set_Motor_State+0x1f8>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2200      	movs	r2, #0
 8000664:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,Motor_Control.Signal);	// B HIGH ACTIVE
 8000666:	4b2d      	ldr	r3, [pc, #180]	; (800071c <Set_Motor_State+0x1f8>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a2e      	ldr	r2, [pc, #184]	; (8000724 <Set_Motor_State+0x200>)
 800066c:	6912      	ldr	r2, [r2, #16]
 800066e:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,Motor_Control.Max_Signal);	// A LOW ACTIVE
 8000670:	4b2d      	ldr	r3, [pc, #180]	; (8000728 <Set_Motor_State+0x204>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a2b      	ldr	r2, [pc, #172]	; (8000724 <Set_Motor_State+0x200>)
 8000676:	6952      	ldr	r2, [r2, #20]
 8000678:	635a      	str	r2, [r3, #52]	; 0x34

			Motor_Control.Pulse_Center = htim1.Instance->CCR2 / 2;
 800067a:	4b28      	ldr	r3, [pc, #160]	; (800071c <Set_Motor_State+0x1f8>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000680:	085b      	lsrs	r3, r3, #1
 8000682:	4a28      	ldr	r2, [pc, #160]	; (8000724 <Set_Motor_State+0x200>)
 8000684:	6193      	str	r3, [r2, #24]

			break;
 8000686:	e042      	b.n	800070e <Set_Motor_State+0x1ea>

		case State_C_A:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 8000688:	4b27      	ldr	r3, [pc, #156]	; (8000728 <Set_Motor_State+0x204>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,0);
 8000690:	4b25      	ldr	r3, [pc, #148]	; (8000728 <Set_Motor_State+0x204>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2200      	movs	r2, #0
 8000696:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 8000698:	4b20      	ldr	r3, [pc, #128]	; (800071c <Set_Motor_State+0x1f8>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2200      	movs	r2, #0
 800069e:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 80006a0:	4b1e      	ldr	r3, [pc, #120]	; (800071c <Set_Motor_State+0x1f8>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2200      	movs	r2, #0
 80006a6:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,Motor_Control.Signal);	// C HIGH ACTIVE
 80006a8:	4b1c      	ldr	r3, [pc, #112]	; (800071c <Set_Motor_State+0x1f8>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a1d      	ldr	r2, [pc, #116]	; (8000724 <Set_Motor_State+0x200>)
 80006ae:	6912      	ldr	r2, [r2, #16]
 80006b0:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,Motor_Control.Max_Signal);	// A LOW ACTIVE
 80006b2:	4b1d      	ldr	r3, [pc, #116]	; (8000728 <Set_Motor_State+0x204>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a1b      	ldr	r2, [pc, #108]	; (8000724 <Set_Motor_State+0x200>)
 80006b8:	6952      	ldr	r2, [r2, #20]
 80006ba:	635a      	str	r2, [r3, #52]	; 0x34

			Motor_Control.Pulse_Center = htim1.Instance->CCR3 / 2;
 80006bc:	4b17      	ldr	r3, [pc, #92]	; (800071c <Set_Motor_State+0x1f8>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006c2:	085b      	lsrs	r3, r3, #1
 80006c4:	4a17      	ldr	r2, [pc, #92]	; (8000724 <Set_Motor_State+0x200>)
 80006c6:	6193      	str	r3, [r2, #24]

			break;
 80006c8:	e021      	b.n	800070e <Set_Motor_State+0x1ea>

		case State_C_B:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 80006ca:	4b17      	ldr	r3, [pc, #92]	; (8000728 <Set_Motor_State+0x204>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2200      	movs	r2, #0
 80006d0:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,0);
 80006d2:	4b15      	ldr	r3, [pc, #84]	; (8000728 <Set_Motor_State+0x204>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2200      	movs	r2, #0
 80006d8:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 80006da:	4b10      	ldr	r3, [pc, #64]	; (800071c <Set_Motor_State+0x1f8>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2200      	movs	r2, #0
 80006e0:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 80006e2:	4b0e      	ldr	r3, [pc, #56]	; (800071c <Set_Motor_State+0x1f8>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	2200      	movs	r2, #0
 80006e8:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,Motor_Control.Signal);	// C HIGH ACTIVE
 80006ea:	4b0c      	ldr	r3, [pc, #48]	; (800071c <Set_Motor_State+0x1f8>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a0d      	ldr	r2, [pc, #52]	; (8000724 <Set_Motor_State+0x200>)
 80006f0:	6912      	ldr	r2, [r2, #16]
 80006f2:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,Motor_Control.Max_Signal);	// B LOW ACTIVE
 80006f4:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <Set_Motor_State+0x204>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a0a      	ldr	r2, [pc, #40]	; (8000724 <Set_Motor_State+0x200>)
 80006fa:	6952      	ldr	r2, [r2, #20]
 80006fc:	639a      	str	r2, [r3, #56]	; 0x38

			Motor_Control.Pulse_Center = htim1.Instance->CCR3 / 2;
 80006fe:	4b07      	ldr	r3, [pc, #28]	; (800071c <Set_Motor_State+0x1f8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000704:	085b      	lsrs	r3, r3, #1
 8000706:	4a07      	ldr	r2, [pc, #28]	; (8000724 <Set_Motor_State+0x200>)
 8000708:	6193      	str	r3, [r2, #24]

			break;
 800070a:	e000      	b.n	800070e <Set_Motor_State+0x1ea>

		default:
			break;
 800070c:	bf00      	nop

	}
}
 800070e:	bf00      	nop
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	20000160 	.word	0x20000160
 8000720:	51eb851f 	.word	0x51eb851f
 8000724:	2000026c 	.word	0x2000026c
 8000728:	20000110 	.word	0x20000110

0800072c <HAL_TIM_PeriodElapsedCallback>:
#include "TimeTask.h"
#include "SixStepCommutation.h"


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	if(htim == &htim4)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a10      	ldr	r2, [pc, #64]	; (8000778 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d116      	bne.n	800076a <HAL_TIM_PeriodElapsedCallback+0x3e>
	{
		timerCounter++;
 800073c:	4b0f      	ldr	r3, [pc, #60]	; (800077c <HAL_TIM_PeriodElapsedCallback+0x50>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	3301      	adds	r3, #1
 8000742:	4a0e      	ldr	r2, [pc, #56]	; (800077c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000744:	6013      	str	r3, [r2, #0]

		if(timerCounter % 10 == 1 )
 8000746:	4b0d      	ldr	r3, [pc, #52]	; (800077c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000748:	6819      	ldr	r1, [r3, #0]
 800074a:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800074c:	fba3 2301 	umull	r2, r3, r3, r1
 8000750:	08da      	lsrs	r2, r3, #3
 8000752:	4613      	mov	r3, r2
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	4413      	add	r3, r2
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	1aca      	subs	r2, r1, r3
 800075c:	2a01      	cmp	r2, #1
 800075e:	d104      	bne.n	800076a <HAL_TIM_PeriodElapsedCallback+0x3e>
		{
			Time.Task.Hz_100 = 1;
 8000760:	4a08      	ldr	r2, [pc, #32]	; (8000784 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000762:	7813      	ldrb	r3, [r2, #0]
 8000764:	f043 0304 	orr.w	r3, r3, #4
 8000768:	7013      	strb	r3, [r2, #0]
//		{
//			Time.Task.Hz_100 = 1;
//		}

	}
}
 800076a:	bf00      	nop
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	20000094 	.word	0x20000094
 800077c:	2000015c 	.word	0x2000015c
 8000780:	cccccccd 	.word	0xcccccccd
 8000784:	20000238 	.word	0x20000238

08000788 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800078c:	f000 fd36 	bl	80011fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000790:	f000 f872 	bl	8000878 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000794:	f000 faa8 	bl	8000ce8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000798:	f000 f942 	bl	8000a20 <MX_TIM1_Init>
  MX_TIM3_Init();
 800079c:	f000 f9e6 	bl	8000b6c <MX_TIM3_Init>
  MX_COMP1_Init();
 80007a0:	f000 f8cc 	bl	800093c <MX_COMP1_Init>
  MX_COMP3_Init();
 80007a4:	f000 f8f0 	bl	8000988 <MX_COMP3_Init>
  MX_COMP5_Init();
 80007a8:	f000 f914 	bl	80009d4 <MX_COMP5_Init>
  MX_TIM4_Init();
 80007ac:	f000 fa4e 	bl	8000c4c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  PeripheralsStart();
 80007b0:	f7ff fd10 	bl	80001d4 <PeripheralsStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(Motor_Control.System_Enable == 1)
 80007b4:	4b2a      	ldr	r3, [pc, #168]	; (8000860 <main+0xd8>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d14a      	bne.n	8000852 <main+0xca>
	  {

		  if(Motor_Control.Blinde_Mode == 0)
 80007bc:	4b28      	ldr	r3, [pc, #160]	; (8000860 <main+0xd8>)
 80007be:	785b      	ldrb	r3, [r3, #1]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d11b      	bne.n	80007fc <main+0x74>
		  {

			  if(htim1.Instance->CNT == Motor_Control.Pulse_Center)
 80007c4:	4b27      	ldr	r3, [pc, #156]	; (8000864 <main+0xdc>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80007ca:	4b25      	ldr	r3, [pc, #148]	; (8000860 <main+0xd8>)
 80007cc:	699b      	ldr	r3, [r3, #24]
 80007ce:	429a      	cmp	r2, r3
 80007d0:	d142      	bne.n	8000858 <main+0xd0>
			  {

				  switch(Motor_Control.Drive_Stage)
 80007d2:	4b23      	ldr	r3, [pc, #140]	; (8000860 <main+0xd8>)
 80007d4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80007d8:	2b02      	cmp	r3, #2
 80007da:	d00c      	beq.n	80007f6 <main+0x6e>
 80007dc:	2b02      	cmp	r3, #2
 80007de:	dc3d      	bgt.n	800085c <main+0xd4>
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d002      	beq.n	80007ea <main+0x62>
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d003      	beq.n	80007f0 <main+0x68>

						  break;
					  }

					  default:
						  break;
 80007e8:	e038      	b.n	800085c <main+0xd4>
						  Start_Up_Motor();
 80007ea:	f7ff fd6b 	bl	80002c4 <Start_Up_Motor>
						  break;
 80007ee:	e036      	b.n	800085e <main+0xd6>
						  Align_Motor();
 80007f0:	f7ff fdca 	bl	8000388 <Align_Motor>
						  break;
 80007f4:	e033      	b.n	800085e <main+0xd6>
						  Run_Motor();
 80007f6:	f7ff fe2d 	bl	8000454 <Run_Motor>
						  break;
 80007fa:	e030      	b.n	800085e <main+0xd6>
	  	  }

		  else
		  {

			  if(Time.Task.Hz_100 == 1)
 80007fc:	4b1a      	ldr	r3, [pc, #104]	; (8000868 <main+0xe0>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	f003 0304 	and.w	r3, r3, #4
 8000804:	b2db      	uxtb	r3, r3
 8000806:	2b00      	cmp	r3, #0
 8000808:	d0d4      	beq.n	80007b4 <main+0x2c>
			  {

				  static int h = 0;
				  Set_Motor_State(Trigger_Control_State[h], Motor_Control.Duty_Cycle);
 800080a:	4b18      	ldr	r3, [pc, #96]	; (800086c <main+0xe4>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4a18      	ldr	r2, [pc, #96]	; (8000870 <main+0xe8>)
 8000810:	5cd3      	ldrb	r3, [r2, r3]
 8000812:	4a13      	ldr	r2, [pc, #76]	; (8000860 <main+0xd8>)
 8000814:	7892      	ldrb	r2, [r2, #2]
 8000816:	b292      	uxth	r2, r2
 8000818:	4611      	mov	r1, r2
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff fe82 	bl	8000524 <Set_Motor_State>
				  h = (h+1) % 6;
 8000820:	4b12      	ldr	r3, [pc, #72]	; (800086c <main+0xe4>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	1c59      	adds	r1, r3, #1
 8000826:	4b13      	ldr	r3, [pc, #76]	; (8000874 <main+0xec>)
 8000828:	fb83 3201 	smull	r3, r2, r3, r1
 800082c:	17cb      	asrs	r3, r1, #31
 800082e:	1ad2      	subs	r2, r2, r3
 8000830:	4613      	mov	r3, r2
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	4413      	add	r3, r2
 8000836:	005b      	lsls	r3, r3, #1
 8000838:	1aca      	subs	r2, r1, r3
 800083a:	4b0c      	ldr	r3, [pc, #48]	; (800086c <main+0xe4>)
 800083c:	601a      	str	r2, [r3, #0]

				  Motor_Control.Drive_Stage = START_UP;
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <main+0xd8>)
 8000840:	2200      	movs	r2, #0
 8000842:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

				  Time.Task.Hz_100 = 0;
 8000846:	4a08      	ldr	r2, [pc, #32]	; (8000868 <main+0xe0>)
 8000848:	7813      	ldrb	r3, [r2, #0]
 800084a:	f36f 0382 	bfc	r3, #2, #1
 800084e:	7013      	strb	r3, [r2, #0]
 8000850:	e7b0      	b.n	80007b4 <main+0x2c>
		  }
	  }

	  else
	  {
		  Stop_Motor();
 8000852:	f7ff fd0f 	bl	8000274 <Stop_Motor>
 8000856:	e7ad      	b.n	80007b4 <main+0x2c>
		  	  }
 8000858:	bf00      	nop
 800085a:	e7ab      	b.n	80007b4 <main+0x2c>
						  break;
 800085c:	bf00      	nop
	  if(Motor_Control.System_Enable == 1)
 800085e:	e7a9      	b.n	80007b4 <main+0x2c>
 8000860:	2000026c 	.word	0x2000026c
 8000864:	20000160 	.word	0x20000160
 8000868:	20000238 	.word	0x20000238
 800086c:	20000034 	.word	0x20000034
 8000870:	080047b0 	.word	0x080047b0
 8000874:	2aaaaaab 	.word	0x2aaaaaab

08000878 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b0a6      	sub	sp, #152	; 0x98
 800087c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800087e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000882:	2228      	movs	r2, #40	; 0x28
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f003 ff7e 	bl	8004788 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800088c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	2258      	movs	r2, #88	; 0x58
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f003 ff70 	bl	8004788 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008a8:	2302      	movs	r3, #2
 80008aa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ac:	2301      	movs	r3, #1
 80008ae:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b0:	2310      	movs	r3, #16
 80008b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b6:	2302      	movs	r3, #2
 80008b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008c4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80008c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80008cc:	2300      	movs	r3, #0
 80008ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80008d6:	4618      	mov	r0, r3
 80008d8:	f001 f932 	bl	8001b40 <HAL_RCC_OscConfig>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80008e2:	f000 fa57 	bl	8000d94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e6:	230f      	movs	r3, #15
 80008e8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ea:	2302      	movs	r3, #2
 80008ec:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ee:	2300      	movs	r3, #0
 80008f0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008f6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008fc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000900:	2102      	movs	r1, #2
 8000902:	4618      	mov	r0, r3
 8000904:	f002 f832 	bl	800296c <HAL_RCC_ClockConfig>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800090e:	f000 fa41 	bl	8000d94 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
 8000912:	4b09      	ldr	r3, [pc, #36]	; (8000938 <SystemClock_Config+0xc0>)
 8000914:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000916:	2300      	movs	r3, #0
 8000918:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 800091a:	2300      	movs	r3, #0
 800091c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	4618      	mov	r0, r3
 8000922:	f002 fa09 	bl	8002d38 <HAL_RCCEx_PeriphCLKConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800092c:	f000 fa32 	bl	8000d94 <Error_Handler>
  }
}
 8000930:	bf00      	nop
 8000932:	3798      	adds	r7, #152	; 0x98
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	00201000 	.word	0x00201000

0800093c <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <MX_COMP1_Init+0x44>)
 8000942:	4a10      	ldr	r2, [pc, #64]	; (8000984 <MX_COMP1_Init+0x48>)
 8000944:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1_CH2;
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <MX_COMP1_Init+0x44>)
 8000948:	2250      	movs	r2, #80	; 0x50
 800094a:	605a      	str	r2, [r3, #4]
  hcomp1.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 800094c:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <MX_COMP1_Init+0x44>)
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Output = COMP_OUTPUT_NONE;
 8000952:	4b0b      	ldr	r3, [pc, #44]	; (8000980 <MX_COMP1_Init+0x44>)
 8000954:	227f      	movs	r2, #127	; 0x7f
 8000956:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000958:	4b09      	ldr	r3, [pc, #36]	; (8000980 <MX_COMP1_Init+0x44>)
 800095a:	2200      	movs	r2, #0
 800095c:	611a      	str	r2, [r3, #16]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <MX_COMP1_Init+0x44>)
 8000960:	2200      	movs	r2, #0
 8000962:	619a      	str	r2, [r3, #24]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000964:	4b06      	ldr	r3, [pc, #24]	; (8000980 <MX_COMP1_Init+0x44>)
 8000966:	2200      	movs	r2, #0
 8000968:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800096a:	4805      	ldr	r0, [pc, #20]	; (8000980 <MX_COMP1_Init+0x44>)
 800096c:	f000 fcac 	bl	80012c8 <HAL_COMP_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8000976:	f000 fa0d 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	200000e0 	.word	0x200000e0
 8000984:	4001001c 	.word	0x4001001c

08000988 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 800098c:	4b0f      	ldr	r3, [pc, #60]	; (80009cc <MX_COMP3_Init+0x44>)
 800098e:	4a10      	ldr	r2, [pc, #64]	; (80009d0 <MX_COMP3_Init+0x48>)
 8000990:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InvertingInput = COMP_INVERTINGINPUT_IO2;
 8000992:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <MX_COMP3_Init+0x44>)
 8000994:	2270      	movs	r2, #112	; 0x70
 8000996:	605a      	str	r2, [r3, #4]
  hcomp3.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000998:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <MX_COMP3_Init+0x44>)
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
  hcomp3.Init.Output = COMP_OUTPUT_NONE;
 800099e:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <MX_COMP3_Init+0x44>)
 80009a0:	227f      	movs	r2, #127	; 0x7f
 80009a2:	60da      	str	r2, [r3, #12]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80009a4:	4b09      	ldr	r3, [pc, #36]	; (80009cc <MX_COMP3_Init+0x44>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	611a      	str	r2, [r3, #16]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 80009aa:	4b08      	ldr	r3, [pc, #32]	; (80009cc <MX_COMP3_Init+0x44>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80009b0:	4b06      	ldr	r3, [pc, #24]	; (80009cc <MX_COMP3_Init+0x44>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 80009b6:	4805      	ldr	r0, [pc, #20]	; (80009cc <MX_COMP3_Init+0x44>)
 80009b8:	f000 fc86 	bl	80012c8 <HAL_COMP_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_COMP3_Init+0x3e>
  {
    Error_Handler();
 80009c2:	f000 f9e7 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	200001bc 	.word	0x200001bc
 80009d0:	40010024 	.word	0x40010024

080009d4 <MX_COMP5_Init>:
  * @brief COMP5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP5_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP5_Init 0 */

  /* USER CODE BEGIN COMP5_Init 1 */

  /* USER CODE END COMP5_Init 1 */
  hcomp5.Instance = COMP5;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <MX_COMP5_Init+0x44>)
 80009da:	4a10      	ldr	r2, [pc, #64]	; (8000a1c <MX_COMP5_Init+0x48>)
 80009dc:	601a      	str	r2, [r3, #0]
  hcomp5.Init.InvertingInput = COMP_INVERTINGINPUT_IO2;
 80009de:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <MX_COMP5_Init+0x44>)
 80009e0:	2270      	movs	r2, #112	; 0x70
 80009e2:	605a      	str	r2, [r3, #4]
  hcomp5.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <MX_COMP5_Init+0x44>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  hcomp5.Init.Output = COMP_OUTPUT_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <MX_COMP5_Init+0x44>)
 80009ec:	227f      	movs	r2, #127	; 0x7f
 80009ee:	60da      	str	r2, [r3, #12]
  hcomp5.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_COMP5_Init+0x44>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	611a      	str	r2, [r3, #16]
  hcomp5.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <MX_COMP5_Init+0x44>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  hcomp5.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <MX_COMP5_Init+0x44>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp5) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	; (8000a18 <MX_COMP5_Init+0x44>)
 8000a04:	f000 fc60 	bl	80012c8 <HAL_COMP_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_COMP5_Init+0x3e>
  {
    Error_Handler();
 8000a0e:	f000 f9c1 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN COMP5_Init 2 */

  /* USER CODE END COMP5_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	2000023c 	.word	0x2000023c
 8000a1c:	4001002c 	.word	0x4001002c

08000a20 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b096      	sub	sp, #88	; 0x58
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a26:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]
 8000a42:	615a      	str	r2, [r3, #20]
 8000a44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	222c      	movs	r2, #44	; 0x2c
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f003 fe9b 	bl	8004788 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a52:	4b44      	ldr	r3, [pc, #272]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000a54:	4a44      	ldr	r2, [pc, #272]	; (8000b68 <MX_TIM1_Init+0x148>)
 8000a56:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000a58:	4b42      	ldr	r3, [pc, #264]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000a5a:	2247      	movs	r2, #71	; 0x47
 8000a5c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5e:	4b41      	ldr	r3, [pc, #260]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50-1;
 8000a64:	4b3f      	ldr	r3, [pc, #252]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000a66:	2231      	movs	r2, #49	; 0x31
 8000a68:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a6a:	4b3e      	ldr	r3, [pc, #248]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a70:	4b3c      	ldr	r3, [pc, #240]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a76:	4b3b      	ldr	r3, [pc, #236]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a7c:	4839      	ldr	r0, [pc, #228]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000a7e:	f002 fc41 	bl	8003304 <HAL_TIM_PWM_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000a88:	f000 f984 	bl	8000d94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a90:	2300      	movs	r3, #0
 8000a92:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a94:	2300      	movs	r3, #0
 8000a96:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a98:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4831      	ldr	r0, [pc, #196]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000aa0:	f003 fd1e 	bl	80044e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000aaa:	f000 f973 	bl	8000d94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000aae:	2360      	movs	r3, #96	; 0x60
 8000ab0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000aba:	2300      	movs	r3, #0
 8000abc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ace:	2200      	movs	r2, #0
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4824      	ldr	r0, [pc, #144]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000ad4:	f002 fe9a 	bl	800380c <HAL_TIM_PWM_ConfigChannel>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8000ade:	f000 f959 	bl	8000d94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ae2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ae6:	2204      	movs	r2, #4
 8000ae8:	4619      	mov	r1, r3
 8000aea:	481e      	ldr	r0, [pc, #120]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000aec:	f002 fe8e 	bl	800380c <HAL_TIM_PWM_ConfigChannel>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8000af6:	f000 f94d 	bl	8000d94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000afa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000afe:	2208      	movs	r2, #8
 8000b00:	4619      	mov	r1, r3
 8000b02:	4818      	ldr	r0, [pc, #96]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000b04:	f002 fe82 	bl	800380c <HAL_TIM_PWM_ConfigChannel>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8000b0e:	f000 f941 	bl	8000d94 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b12:	2300      	movs	r3, #0
 8000b14:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b22:	2300      	movs	r3, #0
 8000b24:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b2a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b42:	1d3b      	adds	r3, r7, #4
 8000b44:	4619      	mov	r1, r3
 8000b46:	4807      	ldr	r0, [pc, #28]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000b48:	f003 fd56 	bl	80045f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_TIM1_Init+0x136>
  {
    Error_Handler();
 8000b52:	f000 f91f 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b56:	4803      	ldr	r0, [pc, #12]	; (8000b64 <MX_TIM1_Init+0x144>)
 8000b58:	f000 fa64 	bl	8001024 <HAL_TIM_MspPostInit>

}
 8000b5c:	bf00      	nop
 8000b5e:	3758      	adds	r7, #88	; 0x58
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000160 	.word	0x20000160
 8000b68:	40012c00 	.word	0x40012c00

08000b6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08a      	sub	sp, #40	; 0x28
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b72:	f107 031c 	add.w	r3, r7, #28
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b7e:	463b      	mov	r3, r7
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
 8000b8c:	615a      	str	r2, [r3, #20]
 8000b8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b90:	4b2c      	ldr	r3, [pc, #176]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000b92:	4a2d      	ldr	r2, [pc, #180]	; (8000c48 <MX_TIM3_Init+0xdc>)
 8000b94:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8000b96:	4b2b      	ldr	r3, [pc, #172]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000b98:	2247      	movs	r2, #71	; 0x47
 8000b9a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b9c:	4b29      	ldr	r3, [pc, #164]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50-1;
 8000ba2:	4b28      	ldr	r3, [pc, #160]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000ba4:	2231      	movs	r2, #49	; 0x31
 8000ba6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ba8:	4b26      	ldr	r3, [pc, #152]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bae:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000bb4:	4823      	ldr	r0, [pc, #140]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000bb6:	f002 fba5 	bl	8003304 <HAL_TIM_PWM_Init>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000bc0:	f000 f8e8 	bl	8000d94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	481c      	ldr	r0, [pc, #112]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000bd4:	f003 fc84 	bl	80044e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000bde:	f000 f8d9 	bl	8000d94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000be2:	2360      	movs	r3, #96	; 0x60
 8000be4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bea:	2300      	movs	r3, #0
 8000bec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bf2:	463b      	mov	r3, r7
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4812      	ldr	r0, [pc, #72]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000bfa:	f002 fe07 	bl	800380c <HAL_TIM_PWM_ConfigChannel>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000c04:	f000 f8c6 	bl	8000d94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c08:	463b      	mov	r3, r7
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	480d      	ldr	r0, [pc, #52]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000c10:	f002 fdfc 	bl	800380c <HAL_TIM_PWM_ConfigChannel>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000c1a:	f000 f8bb 	bl	8000d94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c1e:	463b      	mov	r3, r7
 8000c20:	2208      	movs	r2, #8
 8000c22:	4619      	mov	r1, r3
 8000c24:	4807      	ldr	r0, [pc, #28]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000c26:	f002 fdf1 	bl	800380c <HAL_TIM_PWM_ConfigChannel>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8000c30:	f000 f8b0 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c34:	4803      	ldr	r0, [pc, #12]	; (8000c44 <MX_TIM3_Init+0xd8>)
 8000c36:	f000 f9f5 	bl	8001024 <HAL_TIM_MspPostInit>

}
 8000c3a:	bf00      	nop
 8000c3c:	3728      	adds	r7, #40	; 0x28
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	20000110 	.word	0x20000110
 8000c48:	40000400 	.word	0x40000400

08000c4c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c52:	f107 0310 	add.w	r3, r7, #16
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	605a      	str	r2, [r3, #4]
 8000c5c:	609a      	str	r2, [r3, #8]
 8000c5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c60:	1d3b      	adds	r3, r7, #4
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000c6c:	4a1d      	ldr	r2, [pc, #116]	; (8000ce4 <MX_TIM4_Init+0x98>)
 8000c6e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8000c70:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000c72:	2247      	movs	r2, #71	; 0x47
 8000c74:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c76:	4b1a      	ldr	r3, [pc, #104]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8000c7c:	4b18      	ldr	r3, [pc, #96]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000c7e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c82:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c84:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000c90:	4813      	ldr	r0, [pc, #76]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000c92:	f002 fa6f 	bl	8003174 <HAL_TIM_Base_Init>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000c9c:	f000 f87a 	bl	8000d94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ca0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000ca6:	f107 0310 	add.w	r3, r7, #16
 8000caa:	4619      	mov	r1, r3
 8000cac:	480c      	ldr	r0, [pc, #48]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000cae:	f002 fec1 	bl	8003a34 <HAL_TIM_ConfigClockSource>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000cb8:	f000 f86c 	bl	8000d94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cc4:	1d3b      	adds	r3, r7, #4
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <MX_TIM4_Init+0x94>)
 8000cca:	f003 fc09 	bl	80044e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000cd4:	f000 f85e 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000cd8:	bf00      	nop
 8000cda:	3720      	adds	r7, #32
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000094 	.word	0x20000094
 8000ce4:	40000800 	.word	0x40000800

08000ce8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	; 0x28
 8000cec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cee:	f107 0314 	add.w	r3, r7, #20
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cfe:	4b23      	ldr	r3, [pc, #140]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d00:	695b      	ldr	r3, [r3, #20]
 8000d02:	4a22      	ldr	r2, [pc, #136]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d08:	6153      	str	r3, [r2, #20]
 8000d0a:	4b20      	ldr	r3, [pc, #128]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d0c:	695b      	ldr	r3, [r3, #20]
 8000d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d16:	4b1d      	ldr	r3, [pc, #116]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d18:	695b      	ldr	r3, [r3, #20]
 8000d1a:	4a1c      	ldr	r2, [pc, #112]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d1c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000d20:	6153      	str	r3, [r2, #20]
 8000d22:	4b1a      	ldr	r3, [pc, #104]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d24:	695b      	ldr	r3, [r3, #20]
 8000d26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2e:	4b17      	ldr	r3, [pc, #92]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d30:	695b      	ldr	r3, [r3, #20]
 8000d32:	4a16      	ldr	r2, [pc, #88]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d38:	6153      	str	r3, [r2, #20]
 8000d3a:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d3c:	695b      	ldr	r3, [r3, #20]
 8000d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d42:	60bb      	str	r3, [r7, #8]
 8000d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d46:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d48:	695b      	ldr	r3, [r3, #20]
 8000d4a:	4a10      	ldr	r2, [pc, #64]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d50:	6153      	str	r3, [r2, #20]
 8000d52:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <MX_GPIO_Init+0xa4>)
 8000d54:	695b      	ldr	r3, [r3, #20]
 8000d56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Toggle_GPIO_Port, Toggle_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2101      	movs	r1, #1
 8000d62:	480b      	ldr	r0, [pc, #44]	; (8000d90 <MX_GPIO_Init+0xa8>)
 8000d64:	f000 fed4 	bl	8001b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Toggle_Pin */
  GPIO_InitStruct.Pin = Toggle_Pin;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d74:	2300      	movs	r3, #0
 8000d76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Toggle_GPIO_Port, &GPIO_InitStruct);
 8000d78:	f107 0314 	add.w	r3, r7, #20
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	4804      	ldr	r0, [pc, #16]	; (8000d90 <MX_GPIO_Init+0xa8>)
 8000d80:	f000 fd24 	bl	80017cc <HAL_GPIO_Init>

}
 8000d84:	bf00      	nop
 8000d86:	3728      	adds	r7, #40	; 0x28
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	48000400 	.word	0x48000400

08000d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d98:	b672      	cpsid	i
}
 8000d9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d9c:	e7fe      	b.n	8000d9c <Error_Handler+0x8>
	...

08000da0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da6:	4b0f      	ldr	r3, [pc, #60]	; (8000de4 <HAL_MspInit+0x44>)
 8000da8:	699b      	ldr	r3, [r3, #24]
 8000daa:	4a0e      	ldr	r2, [pc, #56]	; (8000de4 <HAL_MspInit+0x44>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	6193      	str	r3, [r2, #24]
 8000db2:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <HAL_MspInit+0x44>)
 8000db4:	699b      	ldr	r3, [r3, #24]
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dbe:	4b09      	ldr	r3, [pc, #36]	; (8000de4 <HAL_MspInit+0x44>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	4a08      	ldr	r2, [pc, #32]	; (8000de4 <HAL_MspInit+0x44>)
 8000dc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dc8:	61d3      	str	r3, [r2, #28]
 8000dca:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <HAL_MspInit+0x44>)
 8000dcc:	69db      	ldr	r3, [r3, #28]
 8000dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dd6:	2007      	movs	r0, #7
 8000dd8:	f000 fcb0 	bl	800173c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ddc:	bf00      	nop
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40021000 	.word	0x40021000

08000de8 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08c      	sub	sp, #48	; 0x30
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a54      	ldr	r2, [pc, #336]	; (8000f58 <HAL_COMP_MspInit+0x170>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d12a      	bne.n	8000e60 <HAL_COMP_MspInit+0x78>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0a:	4b54      	ldr	r3, [pc, #336]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e0c:	695b      	ldr	r3, [r3, #20]
 8000e0e:	4a53      	ldr	r2, [pc, #332]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e14:	6153      	str	r3, [r2, #20]
 8000e16:	4b51      	ldr	r3, [pc, #324]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e1e:	61bb      	str	r3, [r7, #24]
 8000e20:	69bb      	ldr	r3, [r7, #24]
    /**COMP1 GPIO Configuration
    PA0     ------> COMP1_OUT
    PA1     ------> COMP1_INP
    PA5     ------> COMP1_INM
    */
    GPIO_InitStruct.Pin = Comp_A_OUT_Pin;
 8000e22:	2301      	movs	r3, #1
 8000e24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e26:	2302      	movs	r3, #2
 8000e28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 8000e32:	2308      	movs	r3, #8
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Comp_A_OUT_GPIO_Port, &GPIO_InitStruct);
 8000e36:	f107 031c 	add.w	r3, r7, #28
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e40:	f000 fcc4 	bl	80017cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Comp_A_INP_Pin|Comp_A_INM_Pin;
 8000e44:	2322      	movs	r3, #34	; 0x22
 8000e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e50:	f107 031c 	add.w	r3, r7, #28
 8000e54:	4619      	mov	r1, r3
 8000e56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e5a:	f000 fcb7 	bl	80017cc <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP5_MspInit 1 */

  /* USER CODE END COMP5_MspInit 1 */
  }

}
 8000e5e:	e076      	b.n	8000f4e <HAL_COMP_MspInit+0x166>
  else if(hcomp->Instance==COMP3)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a3e      	ldr	r2, [pc, #248]	; (8000f60 <HAL_COMP_MspInit+0x178>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d137      	bne.n	8000eda <HAL_COMP_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6a:	4b3c      	ldr	r3, [pc, #240]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e6c:	695b      	ldr	r3, [r3, #20]
 8000e6e:	4a3b      	ldr	r2, [pc, #236]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e74:	6153      	str	r3, [r2, #20]
 8000e76:	4b39      	ldr	r3, [pc, #228]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e7e:	617b      	str	r3, [r7, #20]
 8000e80:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e82:	4b36      	ldr	r3, [pc, #216]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e84:	695b      	ldr	r3, [r3, #20]
 8000e86:	4a35      	ldr	r2, [pc, #212]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e8c:	6153      	str	r3, [r2, #20]
 8000e8e:	4b33      	ldr	r3, [pc, #204]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000e90:	695b      	ldr	r3, [r3, #20]
 8000e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e96:	613b      	str	r3, [r7, #16]
 8000e98:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Comp_B_INM_Pin|Comp_B_INP_Pin;
 8000e9a:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8000e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea8:	f107 031c 	add.w	r3, r7, #28
 8000eac:	4619      	mov	r1, r3
 8000eae:	482d      	ldr	r0, [pc, #180]	; (8000f64 <HAL_COMP_MspInit+0x17c>)
 8000eb0:	f000 fc8c 	bl	80017cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Comp_B_OUT_Pin;
 8000eb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP3;
 8000ec6:	2308      	movs	r3, #8
 8000ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Comp_B_OUT_GPIO_Port, &GPIO_InitStruct);
 8000eca:	f107 031c 	add.w	r3, r7, #28
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed4:	f000 fc7a 	bl	80017cc <HAL_GPIO_Init>
}
 8000ed8:	e039      	b.n	8000f4e <HAL_COMP_MspInit+0x166>
  else if(hcomp->Instance==COMP5)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a22      	ldr	r2, [pc, #136]	; (8000f68 <HAL_COMP_MspInit+0x180>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d134      	bne.n	8000f4e <HAL_COMP_MspInit+0x166>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000ee6:	695b      	ldr	r3, [r3, #20]
 8000ee8:	4a1c      	ldr	r2, [pc, #112]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000eea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eee:	6153      	str	r3, [r2, #20]
 8000ef0:	4b1a      	ldr	r3, [pc, #104]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000ef2:	695b      	ldr	r3, [r3, #20]
 8000ef4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efc:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000efe:	695b      	ldr	r3, [r3, #20]
 8000f00:	4a16      	ldr	r2, [pc, #88]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000f02:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f06:	6153      	str	r3, [r2, #20]
 8000f08:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <HAL_COMP_MspInit+0x174>)
 8000f0a:	695b      	ldr	r3, [r3, #20]
 8000f0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f10:	60bb      	str	r3, [r7, #8]
 8000f12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Comp_C_INM_Pin|Comp_C_INP_Pin;
 8000f14:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f22:	f107 031c 	add.w	r3, r7, #28
 8000f26:	4619      	mov	r1, r3
 8000f28:	480e      	ldr	r0, [pc, #56]	; (8000f64 <HAL_COMP_MspInit+0x17c>)
 8000f2a:	f000 fc4f 	bl	80017cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Comp_C_OUT_Pin;
 8000f2e:	2380      	movs	r3, #128	; 0x80
 8000f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f32:	2302      	movs	r3, #2
 8000f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_COMP5;
 8000f3e:	2307      	movs	r3, #7
 8000f40:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Comp_C_OUT_GPIO_Port, &GPIO_InitStruct);
 8000f42:	f107 031c 	add.w	r3, r7, #28
 8000f46:	4619      	mov	r1, r3
 8000f48:	4808      	ldr	r0, [pc, #32]	; (8000f6c <HAL_COMP_MspInit+0x184>)
 8000f4a:	f000 fc3f 	bl	80017cc <HAL_GPIO_Init>
}
 8000f4e:	bf00      	nop
 8000f50:	3730      	adds	r7, #48	; 0x30
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	4001001c 	.word	0x4001001c
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40010024 	.word	0x40010024
 8000f64:	48000400 	.word	0x48000400
 8000f68:	4001002c 	.word	0x4001002c
 8000f6c:	48000800 	.word	0x48000800

08000f70 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a13      	ldr	r2, [pc, #76]	; (8000fcc <HAL_TIM_PWM_MspInit+0x5c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d10c      	bne.n	8000f9c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f82:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x60>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	4a12      	ldr	r2, [pc, #72]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x60>)
 8000f88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f8c:	6193      	str	r3, [r2, #24]
 8000f8e:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x60>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f9a:	e010      	b.n	8000fbe <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0c      	ldr	r2, [pc, #48]	; (8000fd4 <HAL_TIM_PWM_MspInit+0x64>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d10b      	bne.n	8000fbe <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x60>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	4a09      	ldr	r2, [pc, #36]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x60>)
 8000fac:	f043 0302 	orr.w	r3, r3, #2
 8000fb0:	61d3      	str	r3, [r2, #28]
 8000fb2:	4b07      	ldr	r3, [pc, #28]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x60>)
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	f003 0302 	and.w	r3, r3, #2
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
}
 8000fbe:	bf00      	nop
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	40012c00 	.word	0x40012c00
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40000400 	.word	0x40000400

08000fd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	; (800101c <HAL_TIM_Base_MspInit+0x44>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d113      	bne.n	8001012 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000fea:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <HAL_TIM_Base_MspInit+0x48>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	4a0c      	ldr	r2, [pc, #48]	; (8001020 <HAL_TIM_Base_MspInit+0x48>)
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	61d3      	str	r3, [r2, #28]
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <HAL_TIM_Base_MspInit+0x48>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	f003 0304 	and.w	r3, r3, #4
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001002:	2200      	movs	r2, #0
 8001004:	2100      	movs	r1, #0
 8001006:	201e      	movs	r0, #30
 8001008:	f000 fba3 	bl	8001752 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800100c:	201e      	movs	r0, #30
 800100e:	f000 fbbc 	bl	800178a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001012:	bf00      	nop
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40000800 	.word	0x40000800
 8001020:	40021000 	.word	0x40021000

08001024 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	; 0x28
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a31      	ldr	r2, [pc, #196]	; (8001108 <HAL_TIM_MspPostInit+0xe4>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d11c      	bne.n	8001080 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001046:	4b31      	ldr	r3, [pc, #196]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	4a30      	ldr	r2, [pc, #192]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 800104c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001050:	6153      	str	r3, [r2, #20]
 8001052:	4b2e      	ldr	r3, [pc, #184]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = Phase_A_HIGH_Pin|Phase_B_HIGH_Pin|Phase_C_HIGH_Pin;
 800105e:	2307      	movs	r3, #7
 8001060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106a:	2300      	movs	r3, #0
 800106c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800106e:	2302      	movs	r3, #2
 8001070:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	4825      	ldr	r0, [pc, #148]	; (8001110 <HAL_TIM_MspPostInit+0xec>)
 800107a:	f000 fba7 	bl	80017cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800107e:	e03e      	b.n	80010fe <HAL_TIM_MspPostInit+0xda>
  else if(htim->Instance==TIM3)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a23      	ldr	r2, [pc, #140]	; (8001114 <HAL_TIM_MspPostInit+0xf0>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d139      	bne.n	80010fe <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108a:	4b20      	ldr	r3, [pc, #128]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	4a1f      	ldr	r2, [pc, #124]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 8001090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001094:	6153      	str	r3, [r2, #20]
 8001096:	4b1d      	ldr	r3, [pc, #116]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a2:	4b1a      	ldr	r3, [pc, #104]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	4a19      	ldr	r2, [pc, #100]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 80010a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80010ac:	6153      	str	r3, [r2, #20]
 80010ae:	4b17      	ldr	r3, [pc, #92]	; (800110c <HAL_TIM_MspPostInit+0xe8>)
 80010b0:	695b      	ldr	r3, [r3, #20]
 80010b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Phase_B_LOW_Pin|Phase_A_LOW_Pin;
 80010ba:	2350      	movs	r3, #80	; 0x50
 80010bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	2302      	movs	r3, #2
 80010c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c6:	2300      	movs	r3, #0
 80010c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010ca:	2302      	movs	r3, #2
 80010cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4619      	mov	r1, r3
 80010d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d8:	f000 fb78 	bl	80017cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Phase_C_LOW_Pin;
 80010dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e2:	2302      	movs	r3, #2
 80010e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	2300      	movs	r3, #0
 80010ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010ee:	2302      	movs	r3, #2
 80010f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Phase_C_LOW_GPIO_Port, &GPIO_InitStruct);
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	4619      	mov	r1, r3
 80010f8:	4805      	ldr	r0, [pc, #20]	; (8001110 <HAL_TIM_MspPostInit+0xec>)
 80010fa:	f000 fb67 	bl	80017cc <HAL_GPIO_Init>
}
 80010fe:	bf00      	nop
 8001100:	3728      	adds	r7, #40	; 0x28
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40012c00 	.word	0x40012c00
 800110c:	40021000 	.word	0x40021000
 8001110:	48000800 	.word	0x48000800
 8001114:	40000400 	.word	0x40000400

08001118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800111c:	e7fe      	b.n	800111c <NMI_Handler+0x4>

0800111e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001122:	e7fe      	b.n	8001122 <HardFault_Handler+0x4>

08001124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001128:	e7fe      	b.n	8001128 <MemManage_Handler+0x4>

0800112a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800112a:	b480      	push	{r7}
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800112e:	e7fe      	b.n	800112e <BusFault_Handler+0x4>

08001130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001134:	e7fe      	b.n	8001134 <UsageFault_Handler+0x4>

08001136 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001136:	b480      	push	{r7}
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001164:	f000 f890 	bl	8001288 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Callback();
 8001168:	f000 fb29 	bl	80017be <HAL_SYSTICK_Callback>
  /* USER CODE END SysTick_IRQn 1 */
}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}

08001170 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001174:	4802      	ldr	r0, [pc, #8]	; (8001180 <TIM4_IRQHandler+0x10>)
 8001176:	f002 fa29 	bl	80035cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000094 	.word	0x20000094

08001184 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001188:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <SystemInit+0x20>)
 800118a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800118e:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <SystemInit+0x20>)
 8001190:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001194:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <Reset_Handler>:
 80011a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011e0 <LoopForever+0x2>
 80011ac:	480d      	ldr	r0, [pc, #52]	; (80011e4 <LoopForever+0x6>)
 80011ae:	490e      	ldr	r1, [pc, #56]	; (80011e8 <LoopForever+0xa>)
 80011b0:	4a0e      	ldr	r2, [pc, #56]	; (80011ec <LoopForever+0xe>)
 80011b2:	2300      	movs	r3, #0
 80011b4:	e002      	b.n	80011bc <LoopCopyDataInit>

080011b6 <CopyDataInit>:
 80011b6:	58d4      	ldr	r4, [r2, r3]
 80011b8:	50c4      	str	r4, [r0, r3]
 80011ba:	3304      	adds	r3, #4

080011bc <LoopCopyDataInit>:
 80011bc:	18c4      	adds	r4, r0, r3
 80011be:	428c      	cmp	r4, r1
 80011c0:	d3f9      	bcc.n	80011b6 <CopyDataInit>
 80011c2:	4a0b      	ldr	r2, [pc, #44]	; (80011f0 <LoopForever+0x12>)
 80011c4:	4c0b      	ldr	r4, [pc, #44]	; (80011f4 <LoopForever+0x16>)
 80011c6:	2300      	movs	r3, #0
 80011c8:	e001      	b.n	80011ce <LoopFillZerobss>

080011ca <FillZerobss>:
 80011ca:	6013      	str	r3, [r2, #0]
 80011cc:	3204      	adds	r2, #4

080011ce <LoopFillZerobss>:
 80011ce:	42a2      	cmp	r2, r4
 80011d0:	d3fb      	bcc.n	80011ca <FillZerobss>
 80011d2:	f7ff ffd7 	bl	8001184 <SystemInit>
 80011d6:	f003 fab3 	bl	8004740 <__libc_init_array>
 80011da:	f7ff fad5 	bl	8000788 <main>

080011de <LoopForever>:
 80011de:	e7fe      	b.n	80011de <LoopForever>
 80011e0:	20010000 	.word	0x20010000
 80011e4:	20000000 	.word	0x20000000
 80011e8:	2000000c 	.word	0x2000000c
 80011ec:	080047f0 	.word	0x080047f0
 80011f0:	2000000c 	.word	0x2000000c
 80011f4:	20000294 	.word	0x20000294

080011f8 <ADC1_2_IRQHandler>:
 80011f8:	e7fe      	b.n	80011f8 <ADC1_2_IRQHandler>
	...

080011fc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001200:	4b08      	ldr	r3, [pc, #32]	; (8001224 <HAL_Init+0x28>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a07      	ldr	r2, [pc, #28]	; (8001224 <HAL_Init+0x28>)
 8001206:	f043 0310 	orr.w	r3, r3, #16
 800120a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800120c:	2003      	movs	r0, #3
 800120e:	f000 fa95 	bl	800173c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001212:	2000      	movs	r0, #0
 8001214:	f000 f808 	bl	8001228 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001218:	f7ff fdc2 	bl	8000da0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40022000 	.word	0x40022000

08001228 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <HAL_InitTick+0x54>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b12      	ldr	r3, [pc, #72]	; (8001280 <HAL_InitTick+0x58>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	4619      	mov	r1, r3
 800123a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800123e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001242:	fbb2 f3f3 	udiv	r3, r2, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f000 faad 	bl	80017a6 <HAL_SYSTICK_Config>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e00e      	b.n	8001274 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2b0f      	cmp	r3, #15
 800125a:	d80a      	bhi.n	8001272 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800125c:	2200      	movs	r2, #0
 800125e:	6879      	ldr	r1, [r7, #4]
 8001260:	f04f 30ff 	mov.w	r0, #4294967295
 8001264:	f000 fa75 	bl	8001752 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001268:	4a06      	ldr	r2, [pc, #24]	; (8001284 <HAL_InitTick+0x5c>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800126e:	2300      	movs	r3, #0
 8001270:	e000      	b.n	8001274 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
}
 8001274:	4618      	mov	r0, r3
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000000 	.word	0x20000000
 8001280:	20000008 	.word	0x20000008
 8001284:	20000004 	.word	0x20000004

08001288 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800128c:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <HAL_IncTick+0x20>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	461a      	mov	r2, r3
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <HAL_IncTick+0x24>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4413      	add	r3, r2
 8001298:	4a04      	ldr	r2, [pc, #16]	; (80012ac <HAL_IncTick+0x24>)
 800129a:	6013      	str	r3, [r2, #0]
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	20000008 	.word	0x20000008
 80012ac:	20000290 	.word	0x20000290

080012b0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return uwTick;  
 80012b4:	4b03      	ldr	r3, [pc, #12]	; (80012c4 <HAL_GetTick+0x14>)
 80012b6:	681b      	ldr	r3, [r3, #0]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	20000290 	.word	0x20000290

080012c8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012d0:	2300      	movs	r3, #0
 80012d2:	75fb      	strb	r3, [r7, #23]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d007      	beq.n	80012ea <HAL_COMP_Init+0x22>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	f003 0310 	and.w	r3, r3, #16
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d002      	beq.n	80012f0 <HAL_COMP_Init+0x28>
  {
    status = HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	75fb      	strb	r3, [r7, #23]
 80012ee:	e05e      	b.n	80013ae <HAL_COMP_Init+0xe6>
      assert_param(IS_COMP_WINDOWMODE_INSTANCE(hcomp->Instance));
      assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
    }

    /* Init SYSCFG and the low level hardware to access comparators */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f0:	4b31      	ldr	r3, [pc, #196]	; (80013b8 <HAL_COMP_Init+0xf0>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	4a30      	ldr	r2, [pc, #192]	; (80013b8 <HAL_COMP_Init+0xf0>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	6193      	str	r3, [r2, #24]
 80012fc:	4b2e      	ldr	r3, [pc, #184]	; (80013b8 <HAL_COMP_Init+0xf0>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	693b      	ldr	r3, [r7, #16]
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
    /* Init the low level hardware : SYSCFG to access comparators */
      HAL_COMP_MspInit(hcomp);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fd6d 	bl	8000de8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */

    if (hcomp->State == HAL_COMP_STATE_RESET)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b00      	cmp	r3, #0
 8001318:	d103      	bne.n	8001322 <HAL_COMP_Init+0x5a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

    /* Manage inverting input comparator inverting input connected to a GPIO  */
    /* for STM32F302x, STM32F32xx, STM32F33x.                                 */
    hcomp->Init.InvertingInput = COMP_INVERTINGINPUT_SELECTION(hcomp->Instance, hcomp->Init.InvertingInput);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	605a      	str	r2, [r3, #4]
    /*     Set COMPxBLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set COMPxOUTSEL bits according to hcomp->Init.Output value               */
    /*     Set COMPxPOL bit according to hcomp->Init.OutputPol value                */
    /*     Set COMPxHYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set COMPxMODE bits according to hcomp->Init.Mode value                   */
    COMP_INIT(hcomp);
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	4313      	orrs	r3, r2
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f023 0202 	bic.w	r2, r3, #2
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	4313      	orrs	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	68db      	ldr	r3, [r3, #12]
 800136a:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800136e:	4313      	orrs	r3, r2
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	695a      	ldr	r2, [r3, #20]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4313      	orrs	r3, r2
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	69da      	ldr	r2, [r3, #28]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4313      	orrs	r3, r2
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a1a      	ldr	r2, [r3, #32]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4313      	orrs	r3, r2
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	601a      	str	r2, [r3, #0]

    /* Initialize the COMP state*/
    hcomp->State = HAL_COMP_STATE_READY;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2201      	movs	r2, #1
 80013aa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }

  return status;
 80013ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3718      	adds	r7, #24
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40021000 	.word	0x40021000

080013bc <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013c4:	2300      	movs	r3, #0
 80013c6:	73fb      	strb	r3, [r7, #15]
  uint32_t extiline = 0U;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60bb      	str	r3, [r7, #8]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d007      	beq.n	80013e2 <HAL_COMP_Start+0x26>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	f003 0310 	and.w	r3, r3, #16
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <HAL_COMP_Start+0x2c>
  {
    status = HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e0c4      	b.n	8001572 <HAL_COMP_Start+0x1b6>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	f040 80bc 	bne.w	800156e <HAL_COMP_Start+0x1b2>
    {
      /* Get the EXTI Line output configuration */
      extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a61      	ldr	r2, [pc, #388]	; (8001580 <HAL_COMP_Start+0x1c4>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d028      	beq.n	8001452 <HAL_COMP_Start+0x96>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a5f      	ldr	r2, [pc, #380]	; (8001584 <HAL_COMP_Start+0x1c8>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d020      	beq.n	800144c <HAL_COMP_Start+0x90>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a5e      	ldr	r2, [pc, #376]	; (8001588 <HAL_COMP_Start+0x1cc>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d018      	beq.n	8001446 <HAL_COMP_Start+0x8a>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a5c      	ldr	r2, [pc, #368]	; (800158c <HAL_COMP_Start+0x1d0>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d010      	beq.n	8001440 <HAL_COMP_Start+0x84>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a5b      	ldr	r2, [pc, #364]	; (8001590 <HAL_COMP_Start+0x1d4>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d008      	beq.n	800143a <HAL_COMP_Start+0x7e>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a59      	ldr	r2, [pc, #356]	; (8001594 <HAL_COMP_Start+0x1d8>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d101      	bne.n	8001436 <HAL_COMP_Start+0x7a>
 8001432:	2301      	movs	r3, #1
 8001434:	e00f      	b.n	8001456 <HAL_COMP_Start+0x9a>
 8001436:	2302      	movs	r3, #2
 8001438:	e00d      	b.n	8001456 <HAL_COMP_Start+0x9a>
 800143a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800143e:	e00a      	b.n	8001456 <HAL_COMP_Start+0x9a>
 8001440:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001444:	e007      	b.n	8001456 <HAL_COMP_Start+0x9a>
 8001446:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800144a:	e004      	b.n	8001456 <HAL_COMP_Start+0x9a>
 800144c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001450:	e001      	b.n	8001456 <HAL_COMP_Start+0x9a>
 8001452:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001456:	60bb      	str	r3, [r7, #8]

      /* Configure the event generation */
      if ((hcomp->Init.TriggerMode & (COMP_TRIGGERMODE_EVENT_RISING | COMP_TRIGGERMODE_EVENT_FALLING)) != RESET)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001460:	2b00      	cmp	r3, #0
 8001462:	d077      	beq.n	8001554 <HAL_COMP_Start+0x198>
      {
        /* Configure the event trigger rising edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_EVENT_RISING) != RESET)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001468:	f003 0310 	and.w	r3, r3, #16
 800146c:	2b00      	cmp	r3, #0
 800146e:	d012      	beq.n	8001496 <HAL_COMP_Start+0xda>
        {
          COMP_EXTI_RISING_ENABLE(extiline);
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	f003 0303 	and.w	r3, r3, #3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d006      	beq.n	8001488 <HAL_COMP_Start+0xcc>
 800147a:	4b47      	ldr	r3, [pc, #284]	; (8001598 <HAL_COMP_Start+0x1dc>)
 800147c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800147e:	4946      	ldr	r1, [pc, #280]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	4313      	orrs	r3, r2
 8001484:	628b      	str	r3, [r1, #40]	; 0x28
 8001486:	e01a      	b.n	80014be <HAL_COMP_Start+0x102>
 8001488:	4b43      	ldr	r3, [pc, #268]	; (8001598 <HAL_COMP_Start+0x1dc>)
 800148a:	689a      	ldr	r2, [r3, #8]
 800148c:	4942      	ldr	r1, [pc, #264]	; (8001598 <HAL_COMP_Start+0x1dc>)
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	4313      	orrs	r3, r2
 8001492:	608b      	str	r3, [r1, #8]
 8001494:	e013      	b.n	80014be <HAL_COMP_Start+0x102>
        }
        else
        {
          COMP_EXTI_RISING_DISABLE(extiline);
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	f003 0303 	and.w	r3, r3, #3
 800149c:	2b00      	cmp	r3, #0
 800149e:	d007      	beq.n	80014b0 <HAL_COMP_Start+0xf4>
 80014a0:	4b3d      	ldr	r3, [pc, #244]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	43db      	mvns	r3, r3
 80014a8:	493b      	ldr	r1, [pc, #236]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014aa:	4013      	ands	r3, r2
 80014ac:	628b      	str	r3, [r1, #40]	; 0x28
 80014ae:	e006      	b.n	80014be <HAL_COMP_Start+0x102>
 80014b0:	4b39      	ldr	r3, [pc, #228]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	43db      	mvns	r3, r3
 80014b8:	4937      	ldr	r1, [pc, #220]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014ba:	4013      	ands	r3, r2
 80014bc:	608b      	str	r3, [r1, #8]
        }

        /* Configure the trigger falling edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_EVENT_FALLING) != RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c2:	f003 0320 	and.w	r3, r3, #32
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d012      	beq.n	80014f0 <HAL_COMP_Start+0x134>
        {
          COMP_EXTI_FALLING_ENABLE(extiline);
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	f003 0303 	and.w	r3, r3, #3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d006      	beq.n	80014e2 <HAL_COMP_Start+0x126>
 80014d4:	4b30      	ldr	r3, [pc, #192]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014d8:	492f      	ldr	r1, [pc, #188]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	4313      	orrs	r3, r2
 80014de:	62cb      	str	r3, [r1, #44]	; 0x2c
 80014e0:	e01a      	b.n	8001518 <HAL_COMP_Start+0x15c>
 80014e2:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014e4:	68da      	ldr	r2, [r3, #12]
 80014e6:	492c      	ldr	r1, [pc, #176]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	4313      	orrs	r3, r2
 80014ec:	60cb      	str	r3, [r1, #12]
 80014ee:	e013      	b.n	8001518 <HAL_COMP_Start+0x15c>
        }
        else
        {
          COMP_EXTI_FALLING_DISABLE(extiline);
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	f003 0303 	and.w	r3, r3, #3
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d007      	beq.n	800150a <HAL_COMP_Start+0x14e>
 80014fa:	4b27      	ldr	r3, [pc, #156]	; (8001598 <HAL_COMP_Start+0x1dc>)
 80014fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	43db      	mvns	r3, r3
 8001502:	4925      	ldr	r1, [pc, #148]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001504:	4013      	ands	r3, r2
 8001506:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001508:	e006      	b.n	8001518 <HAL_COMP_Start+0x15c>
 800150a:	4b23      	ldr	r3, [pc, #140]	; (8001598 <HAL_COMP_Start+0x1dc>)
 800150c:	68da      	ldr	r2, [r3, #12]
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	43db      	mvns	r3, r3
 8001512:	4921      	ldr	r1, [pc, #132]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001514:	4013      	ands	r3, r2
 8001516:	60cb      	str	r3, [r1, #12]
        }

        /* Enable EXTI event generation */
        COMP_EXTI_ENABLE_EVENT(extiline);
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	f003 0303 	and.w	r3, r3, #3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d006      	beq.n	8001530 <HAL_COMP_Start+0x174>
 8001522:	4b1d      	ldr	r3, [pc, #116]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001524:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001526:	491c      	ldr	r1, [pc, #112]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	4313      	orrs	r3, r2
 800152c:	624b      	str	r3, [r1, #36]	; 0x24
 800152e:	e005      	b.n	800153c <HAL_COMP_Start+0x180>
 8001530:	4b19      	ldr	r3, [pc, #100]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001532:	685a      	ldr	r2, [r3, #4]
 8001534:	4918      	ldr	r1, [pc, #96]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	4313      	orrs	r3, r2
 800153a:	604b      	str	r3, [r1, #4]

        /* Clear COMP EXTI pending bit */
        COMP_EXTI_CLEAR_FLAG(extiline);
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	f003 0303 	and.w	r3, r3, #3
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <HAL_COMP_Start+0x192>
 8001546:	4a14      	ldr	r2, [pc, #80]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	6353      	str	r3, [r2, #52]	; 0x34
 800154c:	e002      	b.n	8001554 <HAL_COMP_Start+0x198>
 800154e:	4a12      	ldr	r2, [pc, #72]	; (8001598 <HAL_COMP_Start+0x1dc>)
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	6153      	str	r3, [r2, #20]
      }

      /* Enable the selected comparator */
      __HAL_COMP_ENABLE(hcomp);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f042 0201 	orr.w	r2, r2, #1
 8001562:	601a      	str	r2, [r3, #0]

      hcomp->State = HAL_COMP_STATE_BUSY;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2202      	movs	r2, #2
 8001568:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 800156c:	e001      	b.n	8001572 <HAL_COMP_Start+0x1b6>
    }
    else
    {
      status = HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001572:	7bfb      	ldrb	r3, [r7, #15]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3714      	adds	r7, #20
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	4001001c 	.word	0x4001001c
 8001584:	40010020 	.word	0x40010020
 8001588:	40010024 	.word	0x40010024
 800158c:	40010028 	.word	0x40010028
 8001590:	4001002c 	.word	0x4001002c
 8001594:	40010030 	.word	0x40010030
 8001598:	40010400 	.word	0x40010400

0800159c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <__NVIC_SetPriorityGrouping+0x44>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015b2:	68ba      	ldr	r2, [r7, #8]
 80015b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015b8:	4013      	ands	r3, r2
 80015ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ce:	4a04      	ldr	r2, [pc, #16]	; (80015e0 <__NVIC_SetPriorityGrouping+0x44>)
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	60d3      	str	r3, [r2, #12]
}
 80015d4:	bf00      	nop
 80015d6:	3714      	adds	r7, #20
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e8:	4b04      	ldr	r3, [pc, #16]	; (80015fc <__NVIC_GetPriorityGrouping+0x18>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	0a1b      	lsrs	r3, r3, #8
 80015ee:	f003 0307 	and.w	r3, r3, #7
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	2b00      	cmp	r3, #0
 8001610:	db0b      	blt.n	800162a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	f003 021f 	and.w	r2, r3, #31
 8001618:	4907      	ldr	r1, [pc, #28]	; (8001638 <__NVIC_EnableIRQ+0x38>)
 800161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161e:	095b      	lsrs	r3, r3, #5
 8001620:	2001      	movs	r0, #1
 8001622:	fa00 f202 	lsl.w	r2, r0, r2
 8001626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	e000e100 	.word	0xe000e100

0800163c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	6039      	str	r1, [r7, #0]
 8001646:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164c:	2b00      	cmp	r3, #0
 800164e:	db0a      	blt.n	8001666 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	b2da      	uxtb	r2, r3
 8001654:	490c      	ldr	r1, [pc, #48]	; (8001688 <__NVIC_SetPriority+0x4c>)
 8001656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165a:	0112      	lsls	r2, r2, #4
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	440b      	add	r3, r1
 8001660:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001664:	e00a      	b.n	800167c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	b2da      	uxtb	r2, r3
 800166a:	4908      	ldr	r1, [pc, #32]	; (800168c <__NVIC_SetPriority+0x50>)
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	f003 030f 	and.w	r3, r3, #15
 8001672:	3b04      	subs	r3, #4
 8001674:	0112      	lsls	r2, r2, #4
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	440b      	add	r3, r1
 800167a:	761a      	strb	r2, [r3, #24]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	e000e100 	.word	0xe000e100
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001690:	b480      	push	{r7}
 8001692:	b089      	sub	sp, #36	; 0x24
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	f1c3 0307 	rsb	r3, r3, #7
 80016aa:	2b04      	cmp	r3, #4
 80016ac:	bf28      	it	cs
 80016ae:	2304      	movcs	r3, #4
 80016b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	3304      	adds	r3, #4
 80016b6:	2b06      	cmp	r3, #6
 80016b8:	d902      	bls.n	80016c0 <NVIC_EncodePriority+0x30>
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	3b03      	subs	r3, #3
 80016be:	e000      	b.n	80016c2 <NVIC_EncodePriority+0x32>
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c4:	f04f 32ff 	mov.w	r2, #4294967295
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43da      	mvns	r2, r3
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	401a      	ands	r2, r3
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016d8:	f04f 31ff 	mov.w	r1, #4294967295
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	fa01 f303 	lsl.w	r3, r1, r3
 80016e2:	43d9      	mvns	r1, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	4313      	orrs	r3, r2
         );
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3724      	adds	r7, #36	; 0x24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
	...

080016f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3b01      	subs	r3, #1
 8001704:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001708:	d301      	bcc.n	800170e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800170a:	2301      	movs	r3, #1
 800170c:	e00f      	b.n	800172e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800170e:	4a0a      	ldr	r2, [pc, #40]	; (8001738 <SysTick_Config+0x40>)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3b01      	subs	r3, #1
 8001714:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001716:	210f      	movs	r1, #15
 8001718:	f04f 30ff 	mov.w	r0, #4294967295
 800171c:	f7ff ff8e 	bl	800163c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001720:	4b05      	ldr	r3, [pc, #20]	; (8001738 <SysTick_Config+0x40>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001726:	4b04      	ldr	r3, [pc, #16]	; (8001738 <SysTick_Config+0x40>)
 8001728:	2207      	movs	r2, #7
 800172a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	e000e010 	.word	0xe000e010

0800173c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7ff ff29 	bl	800159c <__NVIC_SetPriorityGrouping>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b086      	sub	sp, #24
 8001756:	af00      	add	r7, sp, #0
 8001758:	4603      	mov	r3, r0
 800175a:	60b9      	str	r1, [r7, #8]
 800175c:	607a      	str	r2, [r7, #4]
 800175e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001764:	f7ff ff3e 	bl	80015e4 <__NVIC_GetPriorityGrouping>
 8001768:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	68b9      	ldr	r1, [r7, #8]
 800176e:	6978      	ldr	r0, [r7, #20]
 8001770:	f7ff ff8e 	bl	8001690 <NVIC_EncodePriority>
 8001774:	4602      	mov	r2, r0
 8001776:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800177a:	4611      	mov	r1, r2
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff ff5d 	bl	800163c <__NVIC_SetPriority>
}
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	4603      	mov	r3, r0
 8001792:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff31 	bl	8001600 <__NVIC_EnableIRQ>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b082      	sub	sp, #8
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff ffa2 	bl	80016f8 <SysTick_Config>
 80017b4:	4603      	mov	r3, r0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80017be:	b480      	push	{r7}
 80017c0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80017c2:	bf00      	nop
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b087      	sub	sp, #28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017da:	e160      	b.n	8001a9e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	2101      	movs	r1, #1
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	fa01 f303 	lsl.w	r3, r1, r3
 80017e8:	4013      	ands	r3, r2
 80017ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f000 8152 	beq.w	8001a98 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 0303 	and.w	r3, r3, #3
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d005      	beq.n	800180c <HAL_GPIO_Init+0x40>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 0303 	and.w	r3, r3, #3
 8001808:	2b02      	cmp	r3, #2
 800180a:	d130      	bne.n	800186e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	2203      	movs	r2, #3
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	43db      	mvns	r3, r3
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4013      	ands	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	68da      	ldr	r2, [r3, #12]
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	4313      	orrs	r3, r2
 8001834:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001842:	2201      	movs	r2, #1
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43db      	mvns	r3, r3
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	4013      	ands	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	091b      	lsrs	r3, r3, #4
 8001858:	f003 0201 	and.w	r2, r3, #1
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4313      	orrs	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	2b03      	cmp	r3, #3
 8001878:	d017      	beq.n	80018aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	2203      	movs	r2, #3
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	4013      	ands	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d123      	bne.n	80018fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	08da      	lsrs	r2, r3, #3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	3208      	adds	r2, #8
 80018be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	220f      	movs	r2, #15
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4013      	ands	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	691a      	ldr	r2, [r3, #16]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f003 0307 	and.w	r3, r3, #7
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	08da      	lsrs	r2, r3, #3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3208      	adds	r2, #8
 80018f8:	6939      	ldr	r1, [r7, #16]
 80018fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	2203      	movs	r2, #3
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43db      	mvns	r3, r3
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	4013      	ands	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 0203 	and.w	r2, r3, #3
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	4313      	orrs	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800193a:	2b00      	cmp	r3, #0
 800193c:	f000 80ac 	beq.w	8001a98 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001940:	4b5e      	ldr	r3, [pc, #376]	; (8001abc <HAL_GPIO_Init+0x2f0>)
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	4a5d      	ldr	r2, [pc, #372]	; (8001abc <HAL_GPIO_Init+0x2f0>)
 8001946:	f043 0301 	orr.w	r3, r3, #1
 800194a:	6193      	str	r3, [r2, #24]
 800194c:	4b5b      	ldr	r3, [pc, #364]	; (8001abc <HAL_GPIO_Init+0x2f0>)
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001958:	4a59      	ldr	r2, [pc, #356]	; (8001ac0 <HAL_GPIO_Init+0x2f4>)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	089b      	lsrs	r3, r3, #2
 800195e:	3302      	adds	r3, #2
 8001960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001964:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	220f      	movs	r2, #15
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	4013      	ands	r3, r2
 800197a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001982:	d025      	beq.n	80019d0 <HAL_GPIO_Init+0x204>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a4f      	ldr	r2, [pc, #316]	; (8001ac4 <HAL_GPIO_Init+0x2f8>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d01f      	beq.n	80019cc <HAL_GPIO_Init+0x200>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a4e      	ldr	r2, [pc, #312]	; (8001ac8 <HAL_GPIO_Init+0x2fc>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d019      	beq.n	80019c8 <HAL_GPIO_Init+0x1fc>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a4d      	ldr	r2, [pc, #308]	; (8001acc <HAL_GPIO_Init+0x300>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d013      	beq.n	80019c4 <HAL_GPIO_Init+0x1f8>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a4c      	ldr	r2, [pc, #304]	; (8001ad0 <HAL_GPIO_Init+0x304>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d00d      	beq.n	80019c0 <HAL_GPIO_Init+0x1f4>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a4b      	ldr	r2, [pc, #300]	; (8001ad4 <HAL_GPIO_Init+0x308>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d007      	beq.n	80019bc <HAL_GPIO_Init+0x1f0>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a4a      	ldr	r2, [pc, #296]	; (8001ad8 <HAL_GPIO_Init+0x30c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d101      	bne.n	80019b8 <HAL_GPIO_Init+0x1ec>
 80019b4:	2306      	movs	r3, #6
 80019b6:	e00c      	b.n	80019d2 <HAL_GPIO_Init+0x206>
 80019b8:	2307      	movs	r3, #7
 80019ba:	e00a      	b.n	80019d2 <HAL_GPIO_Init+0x206>
 80019bc:	2305      	movs	r3, #5
 80019be:	e008      	b.n	80019d2 <HAL_GPIO_Init+0x206>
 80019c0:	2304      	movs	r3, #4
 80019c2:	e006      	b.n	80019d2 <HAL_GPIO_Init+0x206>
 80019c4:	2303      	movs	r3, #3
 80019c6:	e004      	b.n	80019d2 <HAL_GPIO_Init+0x206>
 80019c8:	2302      	movs	r3, #2
 80019ca:	e002      	b.n	80019d2 <HAL_GPIO_Init+0x206>
 80019cc:	2301      	movs	r3, #1
 80019ce:	e000      	b.n	80019d2 <HAL_GPIO_Init+0x206>
 80019d0:	2300      	movs	r3, #0
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	f002 0203 	and.w	r2, r2, #3
 80019d8:	0092      	lsls	r2, r2, #2
 80019da:	4093      	lsls	r3, r2
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	4313      	orrs	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019e2:	4937      	ldr	r1, [pc, #220]	; (8001ac0 <HAL_GPIO_Init+0x2f4>)
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	089b      	lsrs	r3, r3, #2
 80019e8:	3302      	adds	r3, #2
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019f0:	4b3a      	ldr	r3, [pc, #232]	; (8001adc <HAL_GPIO_Init+0x310>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	43db      	mvns	r3, r3
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4013      	ands	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a14:	4a31      	ldr	r2, [pc, #196]	; (8001adc <HAL_GPIO_Init+0x310>)
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a1a:	4b30      	ldr	r3, [pc, #192]	; (8001adc <HAL_GPIO_Init+0x310>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	43db      	mvns	r3, r3
 8001a24:	693a      	ldr	r2, [r7, #16]
 8001a26:	4013      	ands	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a3e:	4a27      	ldr	r2, [pc, #156]	; (8001adc <HAL_GPIO_Init+0x310>)
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a44:	4b25      	ldr	r3, [pc, #148]	; (8001adc <HAL_GPIO_Init+0x310>)
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4013      	ands	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a68:	4a1c      	ldr	r2, [pc, #112]	; (8001adc <HAL_GPIO_Init+0x310>)
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <HAL_GPIO_Init+0x310>)
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	43db      	mvns	r3, r3
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d003      	beq.n	8001a92 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a92:	4a12      	ldr	r2, [pc, #72]	; (8001adc <HAL_GPIO_Init+0x310>)
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f47f ae97 	bne.w	80017dc <HAL_GPIO_Init+0x10>
  }
}
 8001aae:	bf00      	nop
 8001ab0:	bf00      	nop
 8001ab2:	371c      	adds	r7, #28
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	40010000 	.word	0x40010000
 8001ac4:	48000400 	.word	0x48000400
 8001ac8:	48000800 	.word	0x48000800
 8001acc:	48000c00 	.word	0x48000c00
 8001ad0:	48001000 	.word	0x48001000
 8001ad4:	48001400 	.word	0x48001400
 8001ad8:	48001800 	.word	0x48001800
 8001adc:	40010400 	.word	0x40010400

08001ae0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	460b      	mov	r3, r1
 8001aea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691a      	ldr	r2, [r3, #16]
 8001af0:	887b      	ldrh	r3, [r7, #2]
 8001af2:	4013      	ands	r3, r2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d002      	beq.n	8001afe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001af8:	2301      	movs	r3, #1
 8001afa:	73fb      	strb	r3, [r7, #15]
 8001afc:	e001      	b.n	8001b02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001afe:	2300      	movs	r3, #0
 8001b00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3714      	adds	r7, #20
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	460b      	mov	r3, r1
 8001b1a:	807b      	strh	r3, [r7, #2]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b20:	787b      	ldrb	r3, [r7, #1]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d003      	beq.n	8001b2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b26:	887a      	ldrh	r2, [r7, #2]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b2c:	e002      	b.n	8001b34 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b2e:	887a      	ldrh	r2, [r7, #2]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	f000 bf01 	b.w	800295c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f000 8160 	beq.w	8001e2a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b6a:	4bae      	ldr	r3, [pc, #696]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	d00c      	beq.n	8001b90 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b76:	4bab      	ldr	r3, [pc, #684]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 030c 	and.w	r3, r3, #12
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d159      	bne.n	8001c36 <HAL_RCC_OscConfig+0xf6>
 8001b82:	4ba8      	ldr	r3, [pc, #672]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001b8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b8e:	d152      	bne.n	8001c36 <HAL_RCC_OscConfig+0xf6>
 8001b90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b94:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b98:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b9c:	fa93 f3a3 	rbit	r3, r3
 8001ba0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ba4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba8:	fab3 f383 	clz	r3, r3
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	095b      	lsrs	r3, r3, #5
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d102      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x82>
 8001bbc:	4b99      	ldr	r3, [pc, #612]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	e015      	b.n	8001bee <HAL_RCC_OscConfig+0xae>
 8001bc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bc6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001bce:	fa93 f3a3 	rbit	r3, r3
 8001bd2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001bd6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bda:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001bde:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001be2:	fa93 f3a3 	rbit	r3, r3
 8001be6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001bea:	4b8e      	ldr	r3, [pc, #568]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bf2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001bf6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001bfa:	fa92 f2a2 	rbit	r2, r2
 8001bfe:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001c02:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001c06:	fab2 f282 	clz	r2, r2
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	f042 0220 	orr.w	r2, r2, #32
 8001c10:	b2d2      	uxtb	r2, r2
 8001c12:	f002 021f 	and.w	r2, r2, #31
 8001c16:	2101      	movs	r1, #1
 8001c18:	fa01 f202 	lsl.w	r2, r1, r2
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f000 8102 	beq.w	8001e28 <HAL_RCC_OscConfig+0x2e8>
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f040 80fc 	bne.w	8001e28 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	f000 be93 	b.w	800295c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c36:	1d3b      	adds	r3, r7, #4
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c40:	d106      	bne.n	8001c50 <HAL_RCC_OscConfig+0x110>
 8001c42:	4b78      	ldr	r3, [pc, #480]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a77      	ldr	r2, [pc, #476]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c4c:	6013      	str	r3, [r2, #0]
 8001c4e:	e030      	b.n	8001cb2 <HAL_RCC_OscConfig+0x172>
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x134>
 8001c5a:	4b72      	ldr	r3, [pc, #456]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a71      	ldr	r2, [pc, #452]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c64:	6013      	str	r3, [r2, #0]
 8001c66:	4b6f      	ldr	r3, [pc, #444]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a6e      	ldr	r2, [pc, #440]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c70:	6013      	str	r3, [r2, #0]
 8001c72:	e01e      	b.n	8001cb2 <HAL_RCC_OscConfig+0x172>
 8001c74:	1d3b      	adds	r3, r7, #4
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c7e:	d10c      	bne.n	8001c9a <HAL_RCC_OscConfig+0x15a>
 8001c80:	4b68      	ldr	r3, [pc, #416]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a67      	ldr	r2, [pc, #412]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c8a:	6013      	str	r3, [r2, #0]
 8001c8c:	4b65      	ldr	r3, [pc, #404]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a64      	ldr	r2, [pc, #400]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c96:	6013      	str	r3, [r2, #0]
 8001c98:	e00b      	b.n	8001cb2 <HAL_RCC_OscConfig+0x172>
 8001c9a:	4b62      	ldr	r3, [pc, #392]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a61      	ldr	r2, [pc, #388]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001ca0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	4b5f      	ldr	r3, [pc, #380]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a5e      	ldr	r2, [pc, #376]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001cac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cb0:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cb2:	1d3b      	adds	r3, r7, #4
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d059      	beq.n	8001d70 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cbc:	f7ff faf8 	bl	80012b0 <HAL_GetTick>
 8001cc0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc4:	e00a      	b.n	8001cdc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cc6:	f7ff faf3 	bl	80012b0 <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b64      	cmp	r3, #100	; 0x64
 8001cd4:	d902      	bls.n	8001cdc <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	f000 be40 	b.w	800295c <HAL_RCC_OscConfig+0xe1c>
 8001cdc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ce0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001cf0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	095b      	lsrs	r3, r3, #5
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d102      	bne.n	8001d0e <HAL_RCC_OscConfig+0x1ce>
 8001d08:	4b46      	ldr	r3, [pc, #280]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	e015      	b.n	8001d3a <HAL_RCC_OscConfig+0x1fa>
 8001d0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d12:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d16:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001d1a:	fa93 f3a3 	rbit	r3, r3
 8001d1e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001d22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d26:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001d2a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001d2e:	fa93 f3a3 	rbit	r3, r3
 8001d32:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001d36:	4b3b      	ldr	r3, [pc, #236]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d3e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001d42:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001d46:	fa92 f2a2 	rbit	r2, r2
 8001d4a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001d4e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001d52:	fab2 f282 	clz	r2, r2
 8001d56:	b2d2      	uxtb	r2, r2
 8001d58:	f042 0220 	orr.w	r2, r2, #32
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	f002 021f 	and.w	r2, r2, #31
 8001d62:	2101      	movs	r1, #1
 8001d64:	fa01 f202 	lsl.w	r2, r1, r2
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d0ab      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x186>
 8001d6e:	e05c      	b.n	8001e2a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d70:	f7ff fa9e 	bl	80012b0 <HAL_GetTick>
 8001d74:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d78:	e00a      	b.n	8001d90 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d7a:	f7ff fa99 	bl	80012b0 <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b64      	cmp	r3, #100	; 0x64
 8001d88:	d902      	bls.n	8001d90 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	f000 bde6 	b.w	800295c <HAL_RCC_OscConfig+0xe1c>
 8001d90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d94:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d98:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001d9c:	fa93 f3a3 	rbit	r3, r3
 8001da0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001da4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001da8:	fab3 f383 	clz	r3, r3
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	f043 0301 	orr.w	r3, r3, #1
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d102      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x282>
 8001dbc:	4b19      	ldr	r3, [pc, #100]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	e015      	b.n	8001dee <HAL_RCC_OscConfig+0x2ae>
 8001dc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dc6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001dce:	fa93 f3a3 	rbit	r3, r3
 8001dd2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001dd6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dda:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001dde:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001de2:	fa93 f3a3 	rbit	r3, r3
 8001de6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001dea:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <HAL_RCC_OscConfig+0x2e4>)
 8001dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001df2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001df6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001dfa:	fa92 f2a2 	rbit	r2, r2
 8001dfe:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001e02:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001e06:	fab2 f282 	clz	r2, r2
 8001e0a:	b2d2      	uxtb	r2, r2
 8001e0c:	f042 0220 	orr.w	r2, r2, #32
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	f002 021f 	and.w	r2, r2, #31
 8001e16:	2101      	movs	r1, #1
 8001e18:	fa01 f202 	lsl.w	r2, r1, r2
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1ab      	bne.n	8001d7a <HAL_RCC_OscConfig+0x23a>
 8001e22:	e002      	b.n	8001e2a <HAL_RCC_OscConfig+0x2ea>
 8001e24:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f000 8170 	beq.w	800211a <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e3a:	4bd0      	ldr	r3, [pc, #832]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f003 030c 	and.w	r3, r3, #12
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00c      	beq.n	8001e60 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e46:	4bcd      	ldr	r3, [pc, #820]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 030c 	and.w	r3, r3, #12
 8001e4e:	2b08      	cmp	r3, #8
 8001e50:	d16d      	bne.n	8001f2e <HAL_RCC_OscConfig+0x3ee>
 8001e52:	4bca      	ldr	r3, [pc, #808]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001e5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e5e:	d166      	bne.n	8001f2e <HAL_RCC_OscConfig+0x3ee>
 8001e60:	2302      	movs	r3, #2
 8001e62:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e66:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001e6a:	fa93 f3a3 	rbit	r3, r3
 8001e6e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001e72:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e76:	fab3 f383 	clz	r3, r3
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	095b      	lsrs	r3, r3, #5
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d102      	bne.n	8001e90 <HAL_RCC_OscConfig+0x350>
 8001e8a:	4bbc      	ldr	r3, [pc, #752]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	e013      	b.n	8001eb8 <HAL_RCC_OscConfig+0x378>
 8001e90:	2302      	movs	r3, #2
 8001e92:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e96:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001e9a:	fa93 f3a3 	rbit	r3, r3
 8001e9e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001ea8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001eac:	fa93 f3a3 	rbit	r3, r3
 8001eb0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001eb4:	4bb1      	ldr	r3, [pc, #708]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb8:	2202      	movs	r2, #2
 8001eba:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001ebe:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001ec2:	fa92 f2a2 	rbit	r2, r2
 8001ec6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001eca:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001ece:	fab2 f282 	clz	r2, r2
 8001ed2:	b2d2      	uxtb	r2, r2
 8001ed4:	f042 0220 	orr.w	r2, r2, #32
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	f002 021f 	and.w	r2, r2, #31
 8001ede:	2101      	movs	r1, #1
 8001ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d007      	beq.n	8001efa <HAL_RCC_OscConfig+0x3ba>
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d002      	beq.n	8001efa <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	f000 bd31 	b.w	800295c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001efa:	4ba0      	ldr	r3, [pc, #640]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	691b      	ldr	r3, [r3, #16]
 8001f08:	21f8      	movs	r1, #248	; 0xf8
 8001f0a:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0e:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001f12:	fa91 f1a1 	rbit	r1, r1
 8001f16:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001f1a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001f1e:	fab1 f181 	clz	r1, r1
 8001f22:	b2c9      	uxtb	r1, r1
 8001f24:	408b      	lsls	r3, r1
 8001f26:	4995      	ldr	r1, [pc, #596]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2c:	e0f5      	b.n	800211a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f2e:	1d3b      	adds	r3, r7, #4
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 8085 	beq.w	8002044 <HAL_RCC_OscConfig+0x504>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f40:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001f44:	fa93 f3a3 	rbit	r3, r3
 8001f48:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001f4c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f50:	fab3 f383 	clz	r3, r3
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f5a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	461a      	mov	r2, r3
 8001f62:	2301      	movs	r3, #1
 8001f64:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f66:	f7ff f9a3 	bl	80012b0 <HAL_GetTick>
 8001f6a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6e:	e00a      	b.n	8001f86 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f70:	f7ff f99e 	bl	80012b0 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d902      	bls.n	8001f86 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	f000 bceb 	b.w	800295c <HAL_RCC_OscConfig+0xe1c>
 8001f86:	2302      	movs	r3, #2
 8001f88:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001f90:	fa93 f3a3 	rbit	r3, r3
 8001f94:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001f98:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f9c:	fab3 f383 	clz	r3, r3
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	095b      	lsrs	r3, r3, #5
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	f043 0301 	orr.w	r3, r3, #1
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d102      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x476>
 8001fb0:	4b72      	ldr	r3, [pc, #456]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	e013      	b.n	8001fde <HAL_RCC_OscConfig+0x49e>
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001fc0:	fa93 f3a3 	rbit	r3, r3
 8001fc4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001fc8:	2302      	movs	r3, #2
 8001fca:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001fce:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001fda:	4b68      	ldr	r3, [pc, #416]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fde:	2202      	movs	r2, #2
 8001fe0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001fe4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001fe8:	fa92 f2a2 	rbit	r2, r2
 8001fec:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001ff0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001ff4:	fab2 f282 	clz	r2, r2
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	f042 0220 	orr.w	r2, r2, #32
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	f002 021f 	and.w	r2, r2, #31
 8002004:	2101      	movs	r1, #1
 8002006:	fa01 f202 	lsl.w	r2, r1, r2
 800200a:	4013      	ands	r3, r2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d0af      	beq.n	8001f70 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002010:	4b5a      	ldr	r3, [pc, #360]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002018:	1d3b      	adds	r3, r7, #4
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	21f8      	movs	r1, #248	; 0xf8
 8002020:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002024:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002028:	fa91 f1a1 	rbit	r1, r1
 800202c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002030:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002034:	fab1 f181 	clz	r1, r1
 8002038:	b2c9      	uxtb	r1, r1
 800203a:	408b      	lsls	r3, r1
 800203c:	494f      	ldr	r1, [pc, #316]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]
 8002042:	e06a      	b.n	800211a <HAL_RCC_OscConfig+0x5da>
 8002044:	2301      	movs	r3, #1
 8002046:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800204e:	fa93 f3a3 	rbit	r3, r3
 8002052:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002056:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800205a:	fab3 f383 	clz	r3, r3
 800205e:	b2db      	uxtb	r3, r3
 8002060:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002064:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	461a      	mov	r2, r3
 800206c:	2300      	movs	r3, #0
 800206e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002070:	f7ff f91e 	bl	80012b0 <HAL_GetTick>
 8002074:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002078:	e00a      	b.n	8002090 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800207a:	f7ff f919 	bl	80012b0 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d902      	bls.n	8002090 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	f000 bc66 	b.w	800295c <HAL_RCC_OscConfig+0xe1c>
 8002090:	2302      	movs	r3, #2
 8002092:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002096:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80020a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020a6:	fab3 f383 	clz	r3, r3
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	095b      	lsrs	r3, r3, #5
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d102      	bne.n	80020c0 <HAL_RCC_OscConfig+0x580>
 80020ba:	4b30      	ldr	r3, [pc, #192]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	e013      	b.n	80020e8 <HAL_RCC_OscConfig+0x5a8>
 80020c0:	2302      	movs	r3, #2
 80020c2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80020ca:	fa93 f3a3 	rbit	r3, r3
 80020ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80020d2:	2302      	movs	r3, #2
 80020d4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80020d8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80020dc:	fa93 f3a3 	rbit	r3, r3
 80020e0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80020e4:	4b25      	ldr	r3, [pc, #148]	; (800217c <HAL_RCC_OscConfig+0x63c>)
 80020e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e8:	2202      	movs	r2, #2
 80020ea:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80020ee:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80020f2:	fa92 f2a2 	rbit	r2, r2
 80020f6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80020fa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80020fe:	fab2 f282 	clz	r2, r2
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	f042 0220 	orr.w	r2, r2, #32
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	f002 021f 	and.w	r2, r2, #31
 800210e:	2101      	movs	r1, #1
 8002110:	fa01 f202 	lsl.w	r2, r1, r2
 8002114:	4013      	ands	r3, r2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1af      	bne.n	800207a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0308 	and.w	r3, r3, #8
 8002124:	2b00      	cmp	r3, #0
 8002126:	f000 80da 	beq.w	80022de <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	695b      	ldr	r3, [r3, #20]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d069      	beq.n	8002208 <HAL_RCC_OscConfig+0x6c8>
 8002134:	2301      	movs	r3, #1
 8002136:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800213e:	fa93 f3a3 	rbit	r3, r3
 8002142:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002146:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800214a:	fab3 f383 	clz	r3, r3
 800214e:	b2db      	uxtb	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	4b0b      	ldr	r3, [pc, #44]	; (8002180 <HAL_RCC_OscConfig+0x640>)
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	461a      	mov	r2, r3
 800215a:	2301      	movs	r3, #1
 800215c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215e:	f7ff f8a7 	bl	80012b0 <HAL_GetTick>
 8002162:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002166:	e00d      	b.n	8002184 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002168:	f7ff f8a2 	bl	80012b0 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d905      	bls.n	8002184 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e3ef      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
 800217c:	40021000 	.word	0x40021000
 8002180:	10908120 	.word	0x10908120
 8002184:	2302      	movs	r3, #2
 8002186:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800218e:	fa93 f2a3 	rbit	r2, r3
 8002192:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800219c:	2202      	movs	r2, #2
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	fa93 f2a3 	rbit	r2, r3
 80021aa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80021b4:	2202      	movs	r2, #2
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	fa93 f2a3 	rbit	r2, r3
 80021c2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80021c6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c8:	4ba4      	ldr	r3, [pc, #656]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80021ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021cc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80021d0:	2102      	movs	r1, #2
 80021d2:	6019      	str	r1, [r3, #0]
 80021d4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	fa93 f1a3 	rbit	r1, r3
 80021de:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80021e2:	6019      	str	r1, [r3, #0]
  return result;
 80021e4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	fab3 f383 	clz	r3, r3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	f003 031f 	and.w	r3, r3, #31
 80021fa:	2101      	movs	r1, #1
 80021fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002200:	4013      	ands	r3, r2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0b0      	beq.n	8002168 <HAL_RCC_OscConfig+0x628>
 8002206:	e06a      	b.n	80022de <HAL_RCC_OscConfig+0x79e>
 8002208:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800220c:	2201      	movs	r2, #1
 800220e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002210:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	fa93 f2a3 	rbit	r2, r3
 800221a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800221e:	601a      	str	r2, [r3, #0]
  return result;
 8002220:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002224:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002226:	fab3 f383 	clz	r3, r3
 800222a:	b2db      	uxtb	r3, r3
 800222c:	461a      	mov	r2, r3
 800222e:	4b8c      	ldr	r3, [pc, #560]	; (8002460 <HAL_RCC_OscConfig+0x920>)
 8002230:	4413      	add	r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	461a      	mov	r2, r3
 8002236:	2300      	movs	r3, #0
 8002238:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223a:	f7ff f839 	bl	80012b0 <HAL_GetTick>
 800223e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002242:	e009      	b.n	8002258 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002244:	f7ff f834 	bl	80012b0 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e381      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
 8002258:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800225c:	2202      	movs	r2, #2
 800225e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002260:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	fa93 f2a3 	rbit	r2, r3
 800226a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002274:	2202      	movs	r2, #2
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	fa93 f2a3 	rbit	r2, r3
 8002282:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800228c:	2202      	movs	r2, #2
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	fa93 f2a3 	rbit	r2, r3
 800229a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800229e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a0:	4b6e      	ldr	r3, [pc, #440]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80022a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022a4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80022a8:	2102      	movs	r1, #2
 80022aa:	6019      	str	r1, [r3, #0]
 80022ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	fa93 f1a3 	rbit	r1, r3
 80022b6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80022ba:	6019      	str	r1, [r3, #0]
  return result;
 80022bc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	fab3 f383 	clz	r3, r3
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	f003 031f 	and.w	r3, r3, #31
 80022d2:	2101      	movs	r1, #1
 80022d4:	fa01 f303 	lsl.w	r3, r1, r3
 80022d8:	4013      	ands	r3, r2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1b2      	bne.n	8002244 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022de:	1d3b      	adds	r3, r7, #4
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0304 	and.w	r3, r3, #4
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 8157 	beq.w	800259c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022ee:	2300      	movs	r3, #0
 80022f0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022f4:	4b59      	ldr	r3, [pc, #356]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d112      	bne.n	8002326 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002300:	4b56      	ldr	r3, [pc, #344]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	4a55      	ldr	r2, [pc, #340]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 8002306:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800230a:	61d3      	str	r3, [r2, #28]
 800230c:	4b53      	ldr	r3, [pc, #332]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 800230e:	69db      	ldr	r3, [r3, #28]
 8002310:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002314:	f107 030c 	add.w	r3, r7, #12
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	f107 030c 	add.w	r3, r7, #12
 800231e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002320:	2301      	movs	r3, #1
 8002322:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002326:	4b4f      	ldr	r3, [pc, #316]	; (8002464 <HAL_RCC_OscConfig+0x924>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232e:	2b00      	cmp	r3, #0
 8002330:	d11a      	bne.n	8002368 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002332:	4b4c      	ldr	r3, [pc, #304]	; (8002464 <HAL_RCC_OscConfig+0x924>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a4b      	ldr	r2, [pc, #300]	; (8002464 <HAL_RCC_OscConfig+0x924>)
 8002338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800233c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800233e:	f7fe ffb7 	bl	80012b0 <HAL_GetTick>
 8002342:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002346:	e009      	b.n	800235c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002348:	f7fe ffb2 	bl	80012b0 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b64      	cmp	r3, #100	; 0x64
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e2ff      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800235c:	4b41      	ldr	r3, [pc, #260]	; (8002464 <HAL_RCC_OscConfig+0x924>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0ef      	beq.n	8002348 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002368:	1d3b      	adds	r3, r7, #4
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d106      	bne.n	8002380 <HAL_RCC_OscConfig+0x840>
 8002372:	4b3a      	ldr	r3, [pc, #232]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	4a39      	ldr	r2, [pc, #228]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 8002378:	f043 0301 	orr.w	r3, r3, #1
 800237c:	6213      	str	r3, [r2, #32]
 800237e:	e02f      	b.n	80023e0 <HAL_RCC_OscConfig+0x8a0>
 8002380:	1d3b      	adds	r3, r7, #4
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10c      	bne.n	80023a4 <HAL_RCC_OscConfig+0x864>
 800238a:	4b34      	ldr	r3, [pc, #208]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 800238c:	6a1b      	ldr	r3, [r3, #32]
 800238e:	4a33      	ldr	r2, [pc, #204]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 8002390:	f023 0301 	bic.w	r3, r3, #1
 8002394:	6213      	str	r3, [r2, #32]
 8002396:	4b31      	ldr	r3, [pc, #196]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	4a30      	ldr	r2, [pc, #192]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 800239c:	f023 0304 	bic.w	r3, r3, #4
 80023a0:	6213      	str	r3, [r2, #32]
 80023a2:	e01d      	b.n	80023e0 <HAL_RCC_OscConfig+0x8a0>
 80023a4:	1d3b      	adds	r3, r7, #4
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b05      	cmp	r3, #5
 80023ac:	d10c      	bne.n	80023c8 <HAL_RCC_OscConfig+0x888>
 80023ae:	4b2b      	ldr	r3, [pc, #172]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	4a2a      	ldr	r2, [pc, #168]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80023b4:	f043 0304 	orr.w	r3, r3, #4
 80023b8:	6213      	str	r3, [r2, #32]
 80023ba:	4b28      	ldr	r3, [pc, #160]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	4a27      	ldr	r2, [pc, #156]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6213      	str	r3, [r2, #32]
 80023c6:	e00b      	b.n	80023e0 <HAL_RCC_OscConfig+0x8a0>
 80023c8:	4b24      	ldr	r3, [pc, #144]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	4a23      	ldr	r2, [pc, #140]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80023ce:	f023 0301 	bic.w	r3, r3, #1
 80023d2:	6213      	str	r3, [r2, #32]
 80023d4:	4b21      	ldr	r3, [pc, #132]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	4a20      	ldr	r2, [pc, #128]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 80023da:	f023 0304 	bic.w	r3, r3, #4
 80023de:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023e0:	1d3b      	adds	r3, r7, #4
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d06a      	beq.n	80024c0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ea:	f7fe ff61 	bl	80012b0 <HAL_GetTick>
 80023ee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f2:	e00b      	b.n	800240c <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023f4:	f7fe ff5c 	bl	80012b0 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	f241 3288 	movw	r2, #5000	; 0x1388
 8002404:	4293      	cmp	r3, r2
 8002406:	d901      	bls.n	800240c <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e2a7      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
 800240c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002410:	2202      	movs	r2, #2
 8002412:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002414:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	fa93 f2a3 	rbit	r2, r3
 800241e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002428:	2202      	movs	r2, #2
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	fa93 f2a3 	rbit	r2, r3
 8002436:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800243a:	601a      	str	r2, [r3, #0]
  return result;
 800243c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002440:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002442:	fab3 f383 	clz	r3, r3
 8002446:	b2db      	uxtb	r3, r3
 8002448:	095b      	lsrs	r3, r3, #5
 800244a:	b2db      	uxtb	r3, r3
 800244c:	f043 0302 	orr.w	r3, r3, #2
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d108      	bne.n	8002468 <HAL_RCC_OscConfig+0x928>
 8002456:	4b01      	ldr	r3, [pc, #4]	; (800245c <HAL_RCC_OscConfig+0x91c>)
 8002458:	6a1b      	ldr	r3, [r3, #32]
 800245a:	e013      	b.n	8002484 <HAL_RCC_OscConfig+0x944>
 800245c:	40021000 	.word	0x40021000
 8002460:	10908120 	.word	0x10908120
 8002464:	40007000 	.word	0x40007000
 8002468:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800246c:	2202      	movs	r2, #2
 800246e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002470:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	fa93 f2a3 	rbit	r2, r3
 800247a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	4bc0      	ldr	r3, [pc, #768]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 8002482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002484:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002488:	2102      	movs	r1, #2
 800248a:	6011      	str	r1, [r2, #0]
 800248c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002490:	6812      	ldr	r2, [r2, #0]
 8002492:	fa92 f1a2 	rbit	r1, r2
 8002496:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800249a:	6011      	str	r1, [r2, #0]
  return result;
 800249c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	fab2 f282 	clz	r2, r2
 80024a6:	b2d2      	uxtb	r2, r2
 80024a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	f002 021f 	and.w	r2, r2, #31
 80024b2:	2101      	movs	r1, #1
 80024b4:	fa01 f202 	lsl.w	r2, r1, r2
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d09a      	beq.n	80023f4 <HAL_RCC_OscConfig+0x8b4>
 80024be:	e063      	b.n	8002588 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c0:	f7fe fef6 	bl	80012b0 <HAL_GetTick>
 80024c4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c8:	e00b      	b.n	80024e2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ca:	f7fe fef1 	bl	80012b0 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024da:	4293      	cmp	r3, r2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e23c      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
 80024e2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80024e6:	2202      	movs	r2, #2
 80024e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ea:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	fa93 f2a3 	rbit	r2, r3
 80024f4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024fe:	2202      	movs	r2, #2
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	fa93 f2a3 	rbit	r2, r3
 800250c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002510:	601a      	str	r2, [r3, #0]
  return result;
 8002512:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002516:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002518:	fab3 f383 	clz	r3, r3
 800251c:	b2db      	uxtb	r3, r3
 800251e:	095b      	lsrs	r3, r3, #5
 8002520:	b2db      	uxtb	r3, r3
 8002522:	f043 0302 	orr.w	r3, r3, #2
 8002526:	b2db      	uxtb	r3, r3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d102      	bne.n	8002532 <HAL_RCC_OscConfig+0x9f2>
 800252c:	4b95      	ldr	r3, [pc, #596]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	e00d      	b.n	800254e <HAL_RCC_OscConfig+0xa0e>
 8002532:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002536:	2202      	movs	r2, #2
 8002538:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	fa93 f2a3 	rbit	r2, r3
 8002544:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	4b8e      	ldr	r3, [pc, #568]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002552:	2102      	movs	r1, #2
 8002554:	6011      	str	r1, [r2, #0]
 8002556:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	fa92 f1a2 	rbit	r1, r2
 8002560:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002564:	6011      	str	r1, [r2, #0]
  return result;
 8002566:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800256a:	6812      	ldr	r2, [r2, #0]
 800256c:	fab2 f282 	clz	r2, r2
 8002570:	b2d2      	uxtb	r2, r2
 8002572:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002576:	b2d2      	uxtb	r2, r2
 8002578:	f002 021f 	and.w	r2, r2, #31
 800257c:	2101      	movs	r1, #1
 800257e:	fa01 f202 	lsl.w	r2, r1, r2
 8002582:	4013      	ands	r3, r2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1a0      	bne.n	80024ca <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002588:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800258c:	2b01      	cmp	r3, #1
 800258e:	d105      	bne.n	800259c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002590:	4b7c      	ldr	r3, [pc, #496]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 8002592:	69db      	ldr	r3, [r3, #28]
 8002594:	4a7b      	ldr	r2, [pc, #492]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 8002596:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800259a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800259c:	1d3b      	adds	r3, r7, #4
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 81d9 	beq.w	800295a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025a8:	4b76      	ldr	r3, [pc, #472]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 030c 	and.w	r3, r3, #12
 80025b0:	2b08      	cmp	r3, #8
 80025b2:	f000 81a6 	beq.w	8002902 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025b6:	1d3b      	adds	r3, r7, #4
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	f040 811e 	bne.w	80027fe <HAL_RCC_OscConfig+0xcbe>
 80025c2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80025c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025cc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	fa93 f2a3 	rbit	r2, r3
 80025d6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80025da:	601a      	str	r2, [r3, #0]
  return result;
 80025dc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80025e0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025e2:	fab3 f383 	clz	r3, r3
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	461a      	mov	r2, r3
 80025f4:	2300      	movs	r3, #0
 80025f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f8:	f7fe fe5a 	bl	80012b0 <HAL_GetTick>
 80025fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002600:	e009      	b.n	8002616 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002602:	f7fe fe55 	bl	80012b0 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e1a2      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
 8002616:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800261a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800261e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002620:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	fa93 f2a3 	rbit	r2, r3
 800262a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800262e:	601a      	str	r2, [r3, #0]
  return result;
 8002630:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002634:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002636:	fab3 f383 	clz	r3, r3
 800263a:	b2db      	uxtb	r3, r3
 800263c:	095b      	lsrs	r3, r3, #5
 800263e:	b2db      	uxtb	r3, r3
 8002640:	f043 0301 	orr.w	r3, r3, #1
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b01      	cmp	r3, #1
 8002648:	d102      	bne.n	8002650 <HAL_RCC_OscConfig+0xb10>
 800264a:	4b4e      	ldr	r3, [pc, #312]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	e01b      	b.n	8002688 <HAL_RCC_OscConfig+0xb48>
 8002650:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002654:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002658:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	fa93 f2a3 	rbit	r2, r3
 8002664:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800266e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	fa93 f2a3 	rbit	r2, r3
 800267e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	4b3f      	ldr	r3, [pc, #252]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 8002686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002688:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800268c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002690:	6011      	str	r1, [r2, #0]
 8002692:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002696:	6812      	ldr	r2, [r2, #0]
 8002698:	fa92 f1a2 	rbit	r1, r2
 800269c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80026a0:	6011      	str	r1, [r2, #0]
  return result;
 80026a2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80026a6:	6812      	ldr	r2, [r2, #0]
 80026a8:	fab2 f282 	clz	r2, r2
 80026ac:	b2d2      	uxtb	r2, r2
 80026ae:	f042 0220 	orr.w	r2, r2, #32
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	f002 021f 	and.w	r2, r2, #31
 80026b8:	2101      	movs	r1, #1
 80026ba:	fa01 f202 	lsl.w	r2, r1, r2
 80026be:	4013      	ands	r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d19e      	bne.n	8002602 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026c4:	4b2f      	ldr	r3, [pc, #188]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 80026c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c8:	f023 020f 	bic.w	r2, r3, #15
 80026cc:	1d3b      	adds	r3, r7, #4
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	492c      	ldr	r1, [pc, #176]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80026d8:	4b2a      	ldr	r3, [pc, #168]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80026e0:	1d3b      	adds	r3, r7, #4
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6a19      	ldr	r1, [r3, #32]
 80026e6:	1d3b      	adds	r3, r7, #4
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	69db      	ldr	r3, [r3, #28]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	4925      	ldr	r1, [pc, #148]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	604b      	str	r3, [r1, #4]
 80026f4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80026f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80026fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	fa93 f2a3 	rbit	r2, r3
 8002708:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800270c:	601a      	str	r2, [r3, #0]
  return result;
 800270e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002712:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002714:	fab3 f383 	clz	r3, r3
 8002718:	b2db      	uxtb	r3, r3
 800271a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800271e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	461a      	mov	r2, r3
 8002726:	2301      	movs	r3, #1
 8002728:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272a:	f7fe fdc1 	bl	80012b0 <HAL_GetTick>
 800272e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002732:	e009      	b.n	8002748 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002734:	f7fe fdbc 	bl	80012b0 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e109      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
 8002748:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800274c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002750:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002752:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	fa93 f2a3 	rbit	r2, r3
 800275c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002760:	601a      	str	r2, [r3, #0]
  return result;
 8002762:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002766:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002768:	fab3 f383 	clz	r3, r3
 800276c:	b2db      	uxtb	r3, r3
 800276e:	095b      	lsrs	r3, r3, #5
 8002770:	b2db      	uxtb	r3, r3
 8002772:	f043 0301 	orr.w	r3, r3, #1
 8002776:	b2db      	uxtb	r3, r3
 8002778:	2b01      	cmp	r3, #1
 800277a:	d105      	bne.n	8002788 <HAL_RCC_OscConfig+0xc48>
 800277c:	4b01      	ldr	r3, [pc, #4]	; (8002784 <HAL_RCC_OscConfig+0xc44>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	e01e      	b.n	80027c0 <HAL_RCC_OscConfig+0xc80>
 8002782:	bf00      	nop
 8002784:	40021000 	.word	0x40021000
 8002788:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800278c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002790:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002792:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	fa93 f2a3 	rbit	r2, r3
 800279c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80027a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	fa93 f2a3 	rbit	r2, r3
 80027b6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	4b6a      	ldr	r3, [pc, #424]	; (8002968 <HAL_RCC_OscConfig+0xe28>)
 80027be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80027c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80027c8:	6011      	str	r1, [r2, #0]
 80027ca:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80027ce:	6812      	ldr	r2, [r2, #0]
 80027d0:	fa92 f1a2 	rbit	r1, r2
 80027d4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80027d8:	6011      	str	r1, [r2, #0]
  return result;
 80027da:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	fab2 f282 	clz	r2, r2
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	f042 0220 	orr.w	r2, r2, #32
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	f002 021f 	and.w	r2, r2, #31
 80027f0:	2101      	movs	r1, #1
 80027f2:	fa01 f202 	lsl.w	r2, r1, r2
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d09b      	beq.n	8002734 <HAL_RCC_OscConfig+0xbf4>
 80027fc:	e0ad      	b.n	800295a <HAL_RCC_OscConfig+0xe1a>
 80027fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002802:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002806:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002808:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	fa93 f2a3 	rbit	r2, r3
 8002812:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002816:	601a      	str	r2, [r3, #0]
  return result;
 8002818:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800281c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800281e:	fab3 f383 	clz	r3, r3
 8002822:	b2db      	uxtb	r3, r3
 8002824:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002828:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	461a      	mov	r2, r3
 8002830:	2300      	movs	r3, #0
 8002832:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002834:	f7fe fd3c 	bl	80012b0 <HAL_GetTick>
 8002838:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800283c:	e009      	b.n	8002852 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800283e:	f7fe fd37 	bl	80012b0 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e084      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
 8002852:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002856:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800285a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	fa93 f2a3 	rbit	r2, r3
 8002866:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800286a:	601a      	str	r2, [r3, #0]
  return result;
 800286c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002870:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002872:	fab3 f383 	clz	r3, r3
 8002876:	b2db      	uxtb	r3, r3
 8002878:	095b      	lsrs	r3, r3, #5
 800287a:	b2db      	uxtb	r3, r3
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b01      	cmp	r3, #1
 8002884:	d102      	bne.n	800288c <HAL_RCC_OscConfig+0xd4c>
 8002886:	4b38      	ldr	r3, [pc, #224]	; (8002968 <HAL_RCC_OscConfig+0xe28>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	e01b      	b.n	80028c4 <HAL_RCC_OscConfig+0xd84>
 800288c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002890:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002894:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	fa93 f2a3 	rbit	r2, r3
 80028a0:	f107 0320 	add.w	r3, r7, #32
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	f107 031c 	add.w	r3, r7, #28
 80028aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	f107 031c 	add.w	r3, r7, #28
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	fa93 f2a3 	rbit	r2, r3
 80028ba:	f107 0318 	add.w	r3, r7, #24
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	4b29      	ldr	r3, [pc, #164]	; (8002968 <HAL_RCC_OscConfig+0xe28>)
 80028c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c4:	f107 0214 	add.w	r2, r7, #20
 80028c8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80028cc:	6011      	str	r1, [r2, #0]
 80028ce:	f107 0214 	add.w	r2, r7, #20
 80028d2:	6812      	ldr	r2, [r2, #0]
 80028d4:	fa92 f1a2 	rbit	r1, r2
 80028d8:	f107 0210 	add.w	r2, r7, #16
 80028dc:	6011      	str	r1, [r2, #0]
  return result;
 80028de:	f107 0210 	add.w	r2, r7, #16
 80028e2:	6812      	ldr	r2, [r2, #0]
 80028e4:	fab2 f282 	clz	r2, r2
 80028e8:	b2d2      	uxtb	r2, r2
 80028ea:	f042 0220 	orr.w	r2, r2, #32
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	f002 021f 	and.w	r2, r2, #31
 80028f4:	2101      	movs	r1, #1
 80028f6:	fa01 f202 	lsl.w	r2, r1, r2
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d19e      	bne.n	800283e <HAL_RCC_OscConfig+0xcfe>
 8002900:	e02b      	b.n	800295a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e025      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002910:	4b15      	ldr	r3, [pc, #84]	; (8002968 <HAL_RCC_OscConfig+0xe28>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002918:	4b13      	ldr	r3, [pc, #76]	; (8002968 <HAL_RCC_OscConfig+0xe28>)
 800291a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002920:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002924:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002928:	1d3b      	adds	r3, r7, #4
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	429a      	cmp	r2, r3
 8002930:	d111      	bne.n	8002956 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002932:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002936:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002940:	429a      	cmp	r2, r3
 8002942:	d108      	bne.n	8002956 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002944:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002948:	f003 020f 	and.w	r2, r3, #15
 800294c:	1d3b      	adds	r3, r7, #4
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002952:	429a      	cmp	r2, r3
 8002954:	d001      	beq.n	800295a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40021000 	.word	0x40021000

0800296c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b09e      	sub	sp, #120	; 0x78
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002976:	2300      	movs	r3, #0
 8002978:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e162      	b.n	8002c4a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002984:	4b90      	ldr	r3, [pc, #576]	; (8002bc8 <HAL_RCC_ClockConfig+0x25c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	429a      	cmp	r2, r3
 8002990:	d910      	bls.n	80029b4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002992:	4b8d      	ldr	r3, [pc, #564]	; (8002bc8 <HAL_RCC_ClockConfig+0x25c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f023 0207 	bic.w	r2, r3, #7
 800299a:	498b      	ldr	r1, [pc, #556]	; (8002bc8 <HAL_RCC_ClockConfig+0x25c>)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	4313      	orrs	r3, r2
 80029a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a2:	4b89      	ldr	r3, [pc, #548]	; (8002bc8 <HAL_RCC_ClockConfig+0x25c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d001      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e14a      	b.n	8002c4a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029c0:	4b82      	ldr	r3, [pc, #520]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	497f      	ldr	r1, [pc, #508]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 80dc 	beq.w	8002b98 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d13c      	bne.n	8002a62 <HAL_RCC_ClockConfig+0xf6>
 80029e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029ec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029f0:	fa93 f3a3 	rbit	r3, r3
 80029f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80029f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f8:	fab3 f383 	clz	r3, r3
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	095b      	lsrs	r3, r3, #5
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	f043 0301 	orr.w	r3, r3, #1
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d102      	bne.n	8002a12 <HAL_RCC_ClockConfig+0xa6>
 8002a0c:	4b6f      	ldr	r3, [pc, #444]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	e00f      	b.n	8002a32 <HAL_RCC_ClockConfig+0xc6>
 8002a12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a16:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a1a:	fa93 f3a3 	rbit	r3, r3
 8002a1e:	667b      	str	r3, [r7, #100]	; 0x64
 8002a20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a24:	663b      	str	r3, [r7, #96]	; 0x60
 8002a26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a28:	fa93 f3a3 	rbit	r3, r3
 8002a2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a2e:	4b67      	ldr	r3, [pc, #412]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a36:	65ba      	str	r2, [r7, #88]	; 0x58
 8002a38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a3a:	fa92 f2a2 	rbit	r2, r2
 8002a3e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002a40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002a42:	fab2 f282 	clz	r2, r2
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	f042 0220 	orr.w	r2, r2, #32
 8002a4c:	b2d2      	uxtb	r2, r2
 8002a4e:	f002 021f 	and.w	r2, r2, #31
 8002a52:	2101      	movs	r1, #1
 8002a54:	fa01 f202 	lsl.w	r2, r1, r2
 8002a58:	4013      	ands	r3, r2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d17b      	bne.n	8002b56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e0f3      	b.n	8002c4a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d13c      	bne.n	8002ae4 <HAL_RCC_ClockConfig+0x178>
 8002a6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a6e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a72:	fa93 f3a3 	rbit	r3, r3
 8002a76:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002a78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a7a:	fab3 f383 	clz	r3, r3
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	095b      	lsrs	r3, r3, #5
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	f043 0301 	orr.w	r3, r3, #1
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d102      	bne.n	8002a94 <HAL_RCC_ClockConfig+0x128>
 8002a8e:	4b4f      	ldr	r3, [pc, #316]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	e00f      	b.n	8002ab4 <HAL_RCC_ClockConfig+0x148>
 8002a94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a98:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a9c:	fa93 f3a3 	rbit	r3, r3
 8002aa0:	647b      	str	r3, [r7, #68]	; 0x44
 8002aa2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002aa6:	643b      	str	r3, [r7, #64]	; 0x40
 8002aa8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aaa:	fa93 f3a3 	rbit	r3, r3
 8002aae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ab0:	4b46      	ldr	r3, [pc, #280]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ab8:	63ba      	str	r2, [r7, #56]	; 0x38
 8002aba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002abc:	fa92 f2a2 	rbit	r2, r2
 8002ac0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002ac2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ac4:	fab2 f282 	clz	r2, r2
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	f042 0220 	orr.w	r2, r2, #32
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	f002 021f 	and.w	r2, r2, #31
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d13a      	bne.n	8002b56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e0b2      	b.n	8002c4a <HAL_RCC_ClockConfig+0x2de>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aea:	fa93 f3a3 	rbit	r3, r3
 8002aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af2:	fab3 f383 	clz	r3, r3
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	095b      	lsrs	r3, r3, #5
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d102      	bne.n	8002b0c <HAL_RCC_ClockConfig+0x1a0>
 8002b06:	4b31      	ldr	r3, [pc, #196]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	e00d      	b.n	8002b28 <HAL_RCC_ClockConfig+0x1bc>
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b12:	fa93 f3a3 	rbit	r3, r3
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
 8002b18:	2302      	movs	r3, #2
 8002b1a:	623b      	str	r3, [r7, #32]
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	fa93 f3a3 	rbit	r3, r3
 8002b22:	61fb      	str	r3, [r7, #28]
 8002b24:	4b29      	ldr	r3, [pc, #164]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	2202      	movs	r2, #2
 8002b2a:	61ba      	str	r2, [r7, #24]
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	fa92 f2a2 	rbit	r2, r2
 8002b32:	617a      	str	r2, [r7, #20]
  return result;
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	fab2 f282 	clz	r2, r2
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	f042 0220 	orr.w	r2, r2, #32
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	f002 021f 	and.w	r2, r2, #31
 8002b46:	2101      	movs	r1, #1
 8002b48:	fa01 f202 	lsl.w	r2, r1, r2
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e079      	b.n	8002c4a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b56:	4b1d      	ldr	r3, [pc, #116]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f023 0203 	bic.w	r2, r3, #3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	491a      	ldr	r1, [pc, #104]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b68:	f7fe fba2 	bl	80012b0 <HAL_GetTick>
 8002b6c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b6e:	e00a      	b.n	8002b86 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b70:	f7fe fb9e 	bl	80012b0 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e061      	b.n	8002c4a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b86:	4b11      	ldr	r3, [pc, #68]	; (8002bcc <HAL_RCC_ClockConfig+0x260>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 020c 	and.w	r2, r3, #12
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d1eb      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b98:	4b0b      	ldr	r3, [pc, #44]	; (8002bc8 <HAL_RCC_ClockConfig+0x25c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d214      	bcs.n	8002bd0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ba6:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <HAL_RCC_ClockConfig+0x25c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f023 0207 	bic.w	r2, r3, #7
 8002bae:	4906      	ldr	r1, [pc, #24]	; (8002bc8 <HAL_RCC_ClockConfig+0x25c>)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb6:	4b04      	ldr	r3, [pc, #16]	; (8002bc8 <HAL_RCC_ClockConfig+0x25c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e040      	b.n	8002c4a <HAL_RCC_ClockConfig+0x2de>
 8002bc8:	40022000 	.word	0x40022000
 8002bcc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d008      	beq.n	8002bee <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bdc:	4b1d      	ldr	r3, [pc, #116]	; (8002c54 <HAL_RCC_ClockConfig+0x2e8>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	491a      	ldr	r1, [pc, #104]	; (8002c54 <HAL_RCC_ClockConfig+0x2e8>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0308 	and.w	r3, r3, #8
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d009      	beq.n	8002c0e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bfa:	4b16      	ldr	r3, [pc, #88]	; (8002c54 <HAL_RCC_ClockConfig+0x2e8>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	691b      	ldr	r3, [r3, #16]
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	4912      	ldr	r1, [pc, #72]	; (8002c54 <HAL_RCC_ClockConfig+0x2e8>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c0e:	f000 f829 	bl	8002c64 <HAL_RCC_GetSysClockFreq>
 8002c12:	4601      	mov	r1, r0
 8002c14:	4b0f      	ldr	r3, [pc, #60]	; (8002c54 <HAL_RCC_ClockConfig+0x2e8>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c1c:	22f0      	movs	r2, #240	; 0xf0
 8002c1e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	fa92 f2a2 	rbit	r2, r2
 8002c26:	60fa      	str	r2, [r7, #12]
  return result;
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	fab2 f282 	clz	r2, r2
 8002c2e:	b2d2      	uxtb	r2, r2
 8002c30:	40d3      	lsrs	r3, r2
 8002c32:	4a09      	ldr	r2, [pc, #36]	; (8002c58 <HAL_RCC_ClockConfig+0x2ec>)
 8002c34:	5cd3      	ldrb	r3, [r2, r3]
 8002c36:	fa21 f303 	lsr.w	r3, r1, r3
 8002c3a:	4a08      	ldr	r2, [pc, #32]	; (8002c5c <HAL_RCC_ClockConfig+0x2f0>)
 8002c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002c3e:	4b08      	ldr	r3, [pc, #32]	; (8002c60 <HAL_RCC_ClockConfig+0x2f4>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe faf0 	bl	8001228 <HAL_InitTick>
  
  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3778      	adds	r7, #120	; 0x78
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	40021000 	.word	0x40021000
 8002c58:	080047b8 	.word	0x080047b8
 8002c5c:	20000000 	.word	0x20000000
 8002c60:	20000004 	.word	0x20000004

08002c64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b08b      	sub	sp, #44	; 0x2c
 8002c68:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61bb      	str	r3, [r7, #24]
 8002c72:	2300      	movs	r3, #0
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
 8002c76:	2300      	movs	r3, #0
 8002c78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002c7e:	4b2a      	ldr	r3, [pc, #168]	; (8002d28 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f003 030c 	and.w	r3, r3, #12
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	d002      	beq.n	8002c94 <HAL_RCC_GetSysClockFreq+0x30>
 8002c8e:	2b08      	cmp	r3, #8
 8002c90:	d003      	beq.n	8002c9a <HAL_RCC_GetSysClockFreq+0x36>
 8002c92:	e03f      	b.n	8002d14 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c94:	4b25      	ldr	r3, [pc, #148]	; (8002d2c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c96:	623b      	str	r3, [r7, #32]
      break;
 8002c98:	e03f      	b.n	8002d1a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002ca0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002ca4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	fa92 f2a2 	rbit	r2, r2
 8002cac:	607a      	str	r2, [r7, #4]
  return result;
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	fab2 f282 	clz	r2, r2
 8002cb4:	b2d2      	uxtb	r2, r2
 8002cb6:	40d3      	lsrs	r3, r2
 8002cb8:	4a1d      	ldr	r2, [pc, #116]	; (8002d30 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002cba:	5cd3      	ldrb	r3, [r2, r3]
 8002cbc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002cbe:	4b1a      	ldr	r3, [pc, #104]	; (8002d28 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	220f      	movs	r2, #15
 8002cc8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	fa92 f2a2 	rbit	r2, r2
 8002cd0:	60fa      	str	r2, [r7, #12]
  return result;
 8002cd2:	68fa      	ldr	r2, [r7, #12]
 8002cd4:	fab2 f282 	clz	r2, r2
 8002cd8:	b2d2      	uxtb	r2, r2
 8002cda:	40d3      	lsrs	r3, r2
 8002cdc:	4a15      	ldr	r2, [pc, #84]	; (8002d34 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002cde:	5cd3      	ldrb	r3, [r2, r3]
 8002ce0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d008      	beq.n	8002cfe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002cec:	4a0f      	ldr	r2, [pc, #60]	; (8002d2c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	fb02 f303 	mul.w	r3, r2, r3
 8002cfa:	627b      	str	r3, [r7, #36]	; 0x24
 8002cfc:	e007      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002cfe:	4a0b      	ldr	r2, [pc, #44]	; (8002d2c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	fb02 f303 	mul.w	r3, r2, r3
 8002d0c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d10:	623b      	str	r3, [r7, #32]
      break;
 8002d12:	e002      	b.n	8002d1a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d14:	4b05      	ldr	r3, [pc, #20]	; (8002d2c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002d16:	623b      	str	r3, [r7, #32]
      break;
 8002d18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	372c      	adds	r7, #44	; 0x2c
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	007a1200 	.word	0x007a1200
 8002d30:	080047c8 	.word	0x080047c8
 8002d34:	080047d8 	.word	0x080047d8

08002d38 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b092      	sub	sp, #72	; 0x48
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f000 80d4 	beq.w	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d5c:	4b4e      	ldr	r3, [pc, #312]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10e      	bne.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d68:	4b4b      	ldr	r3, [pc, #300]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	4a4a      	ldr	r2, [pc, #296]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d72:	61d3      	str	r3, [r2, #28]
 8002d74:	4b48      	ldr	r3, [pc, #288]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7c:	60bb      	str	r3, [r7, #8]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d80:	2301      	movs	r3, #1
 8002d82:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d86:	4b45      	ldr	r3, [pc, #276]	; (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d118      	bne.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d92:	4b42      	ldr	r3, [pc, #264]	; (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a41      	ldr	r2, [pc, #260]	; (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d9c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d9e:	f7fe fa87 	bl	80012b0 <HAL_GetTick>
 8002da2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da4:	e008      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da6:	f7fe fa83 	bl	80012b0 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	2b64      	cmp	r3, #100	; 0x64
 8002db2:	d901      	bls.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e1d6      	b.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db8:	4b38      	ldr	r3, [pc, #224]	; (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d0f0      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002dc4:	4b34      	ldr	r3, [pc, #208]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002dce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 8084 	beq.w	8002ede <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dde:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d07c      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002de4:	4b2c      	ldr	r3, [pc, #176]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002dee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002df2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df6:	fa93 f3a3 	rbit	r3, r3
 8002dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002dfe:	fab3 f383 	clz	r3, r3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	461a      	mov	r2, r3
 8002e06:	4b26      	ldr	r3, [pc, #152]	; (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e08:	4413      	add	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	2301      	movs	r3, #1
 8002e10:	6013      	str	r3, [r2, #0]
 8002e12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e16:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e1a:	fa93 f3a3 	rbit	r3, r3
 8002e1e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002e20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e22:	fab3 f383 	clz	r3, r3
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e2c:	4413      	add	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	461a      	mov	r2, r3
 8002e32:	2300      	movs	r3, #0
 8002e34:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e36:	4a18      	ldr	r2, [pc, #96]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e3a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d04b      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e46:	f7fe fa33 	bl	80012b0 <HAL_GetTick>
 8002e4a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e4c:	e00a      	b.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e4e:	f7fe fa2f 	bl	80012b0 <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d901      	bls.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e180      	b.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002e64:	2302      	movs	r3, #2
 8002e66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e6a:	fa93 f3a3 	rbit	r3, r3
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
 8002e70:	2302      	movs	r3, #2
 8002e72:	623b      	str	r3, [r7, #32]
 8002e74:	6a3b      	ldr	r3, [r7, #32]
 8002e76:	fa93 f3a3 	rbit	r3, r3
 8002e7a:	61fb      	str	r3, [r7, #28]
  return result;
 8002e7c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e7e:	fab3 f383 	clz	r3, r3
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	095b      	lsrs	r3, r3, #5
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	f043 0302 	orr.w	r3, r3, #2
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d108      	bne.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002e92:	4b01      	ldr	r3, [pc, #4]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	e00d      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	40007000 	.word	0x40007000
 8002ea0:	10908100 	.word	0x10908100
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	fa93 f3a3 	rbit	r3, r3
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	4ba0      	ldr	r3, [pc, #640]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	613a      	str	r2, [r7, #16]
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	fa92 f2a2 	rbit	r2, r2
 8002ebe:	60fa      	str	r2, [r7, #12]
  return result;
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	fab2 f282 	clz	r2, r2
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	f002 021f 	and.w	r2, r2, #31
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0b7      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002ede:	4b95      	ldr	r3, [pc, #596]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	4992      	ldr	r1, [pc, #584]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ef0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d105      	bne.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef8:	4b8e      	ldr	r3, [pc, #568]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	4a8d      	ldr	r2, [pc, #564]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002efe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f02:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d008      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f10:	4b88      	ldr	r3, [pc, #544]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f14:	f023 0203 	bic.w	r2, r3, #3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	4985      	ldr	r1, [pc, #532]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d008      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f2e:	4b81      	ldr	r3, [pc, #516]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	497e      	ldr	r1, [pc, #504]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d008      	beq.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f4c:	4b79      	ldr	r3, [pc, #484]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f50:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	4976      	ldr	r1, [pc, #472]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0320 	and.w	r3, r3, #32
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d008      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f6a:	4b72      	ldr	r3, [pc, #456]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	f023 0210 	bic.w	r2, r3, #16
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	496f      	ldr	r1, [pc, #444]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d008      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002f88:	4b6a      	ldr	r3, [pc, #424]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f94:	4967      	ldr	r1, [pc, #412]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d008      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fa6:	4b63      	ldr	r3, [pc, #396]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	f023 0220 	bic.w	r2, r3, #32
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a1b      	ldr	r3, [r3, #32]
 8002fb2:	4960      	ldr	r1, [pc, #384]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d008      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002fc4:	4b5b      	ldr	r3, [pc, #364]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd0:	4958      	ldr	r1, [pc, #352]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0308 	and.w	r3, r3, #8
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d008      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fe2:	4b54      	ldr	r3, [pc, #336]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	4951      	ldr	r1, [pc, #324]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0310 	and.w	r3, r3, #16
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d008      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003000:	4b4c      	ldr	r3, [pc, #304]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003004:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	4949      	ldr	r1, [pc, #292]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800300e:	4313      	orrs	r3, r2
 8003010:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800301a:	2b00      	cmp	r3, #0
 800301c:	d008      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800301e:	4b45      	ldr	r3, [pc, #276]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	4942      	ldr	r1, [pc, #264]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800302c:	4313      	orrs	r3, r2
 800302e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003038:	2b00      	cmp	r3, #0
 800303a:	d008      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800303c:	4b3d      	ldr	r3, [pc, #244]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800303e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003040:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003048:	493a      	ldr	r1, [pc, #232]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800304a:	4313      	orrs	r3, r2
 800304c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003056:	2b00      	cmp	r3, #0
 8003058:	d008      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800305a:	4b36      	ldr	r3, [pc, #216]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800305c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003066:	4933      	ldr	r1, [pc, #204]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003068:	4313      	orrs	r3, r2
 800306a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d008      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003078:	4b2e      	ldr	r3, [pc, #184]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800307a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003084:	492b      	ldr	r1, [pc, #172]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003086:	4313      	orrs	r3, r2
 8003088:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d008      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003096:	4b27      	ldr	r3, [pc, #156]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a2:	4924      	ldr	r1, [pc, #144]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d008      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80030b4:	4b1f      	ldr	r3, [pc, #124]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c0:	491c      	ldr	r1, [pc, #112]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80030d2:	4b18      	ldr	r3, [pc, #96]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030de:	4915      	ldr	r1, [pc, #84]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d008      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80030f0:	4b10      	ldr	r3, [pc, #64]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fc:	490d      	ldr	r1, [pc, #52]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d008      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800310e:	4b09      	ldr	r3, [pc, #36]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800311a:	4906      	ldr	r1, [pc, #24]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800311c:	4313      	orrs	r3, r2
 800311e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00c      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800312c:	4b01      	ldr	r3, [pc, #4]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800312e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003130:	e002      	b.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003132:	bf00      	nop
 8003134:	40021000 	.word	0x40021000
 8003138:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003140:	490b      	ldr	r1, [pc, #44]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003142:	4313      	orrs	r3, r2
 8003144:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d008      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003152:	4b07      	ldr	r3, [pc, #28]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800315e:	4904      	ldr	r1, [pc, #16]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003160:	4313      	orrs	r3, r2
 8003162:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3748      	adds	r7, #72	; 0x48
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000

08003174 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e049      	b.n	800321a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d106      	bne.n	80031a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7fd ff1c 	bl	8000fd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2202      	movs	r2, #2
 80031a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3304      	adds	r3, #4
 80031b0:	4619      	mov	r1, r3
 80031b2:	4610      	mov	r0, r2
 80031b4:	f000 fd30 	bl	8003c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
	...

08003224 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b01      	cmp	r3, #1
 8003236:	d001      	beq.n	800323c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e04f      	b.n	80032dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2202      	movs	r2, #2
 8003240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68da      	ldr	r2, [r3, #12]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0201 	orr.w	r2, r2, #1
 8003252:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a23      	ldr	r2, [pc, #140]	; (80032e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d01d      	beq.n	800329a <HAL_TIM_Base_Start_IT+0x76>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003266:	d018      	beq.n	800329a <HAL_TIM_Base_Start_IT+0x76>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a1f      	ldr	r2, [pc, #124]	; (80032ec <HAL_TIM_Base_Start_IT+0xc8>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d013      	beq.n	800329a <HAL_TIM_Base_Start_IT+0x76>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a1e      	ldr	r2, [pc, #120]	; (80032f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d00e      	beq.n	800329a <HAL_TIM_Base_Start_IT+0x76>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a1c      	ldr	r2, [pc, #112]	; (80032f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d009      	beq.n	800329a <HAL_TIM_Base_Start_IT+0x76>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a1b      	ldr	r2, [pc, #108]	; (80032f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d004      	beq.n	800329a <HAL_TIM_Base_Start_IT+0x76>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a19      	ldr	r2, [pc, #100]	; (80032fc <HAL_TIM_Base_Start_IT+0xd8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d115      	bne.n	80032c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	4b17      	ldr	r3, [pc, #92]	; (8003300 <HAL_TIM_Base_Start_IT+0xdc>)
 80032a2:	4013      	ands	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b06      	cmp	r3, #6
 80032aa:	d015      	beq.n	80032d8 <HAL_TIM_Base_Start_IT+0xb4>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b2:	d011      	beq.n	80032d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032c4:	e008      	b.n	80032d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0201 	orr.w	r2, r2, #1
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	e000      	b.n	80032da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	40012c00 	.word	0x40012c00
 80032ec:	40000400 	.word	0x40000400
 80032f0:	40000800 	.word	0x40000800
 80032f4:	40013400 	.word	0x40013400
 80032f8:	40014000 	.word	0x40014000
 80032fc:	40015000 	.word	0x40015000
 8003300:	00010007 	.word	0x00010007

08003304 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e049      	b.n	80033aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d106      	bne.n	8003330 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7fd fe20 	bl	8000f70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2202      	movs	r2, #2
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3304      	adds	r3, #4
 8003340:	4619      	mov	r1, r3
 8003342:	4610      	mov	r0, r2
 8003344:	f000 fc68 	bl	8003c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
	...

080033b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d109      	bne.n	80033d8 <HAL_TIM_PWM_Start+0x24>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	bf14      	ite	ne
 80033d0:	2301      	movne	r3, #1
 80033d2:	2300      	moveq	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	e03c      	b.n	8003452 <HAL_TIM_PWM_Start+0x9e>
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	2b04      	cmp	r3, #4
 80033dc:	d109      	bne.n	80033f2 <HAL_TIM_PWM_Start+0x3e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	bf14      	ite	ne
 80033ea:	2301      	movne	r3, #1
 80033ec:	2300      	moveq	r3, #0
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	e02f      	b.n	8003452 <HAL_TIM_PWM_Start+0x9e>
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	2b08      	cmp	r3, #8
 80033f6:	d109      	bne.n	800340c <HAL_TIM_PWM_Start+0x58>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b01      	cmp	r3, #1
 8003402:	bf14      	ite	ne
 8003404:	2301      	movne	r3, #1
 8003406:	2300      	moveq	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	e022      	b.n	8003452 <HAL_TIM_PWM_Start+0x9e>
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	2b0c      	cmp	r3, #12
 8003410:	d109      	bne.n	8003426 <HAL_TIM_PWM_Start+0x72>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b01      	cmp	r3, #1
 800341c:	bf14      	ite	ne
 800341e:	2301      	movne	r3, #1
 8003420:	2300      	moveq	r3, #0
 8003422:	b2db      	uxtb	r3, r3
 8003424:	e015      	b.n	8003452 <HAL_TIM_PWM_Start+0x9e>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b10      	cmp	r3, #16
 800342a:	d109      	bne.n	8003440 <HAL_TIM_PWM_Start+0x8c>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b01      	cmp	r3, #1
 8003436:	bf14      	ite	ne
 8003438:	2301      	movne	r3, #1
 800343a:	2300      	moveq	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	e008      	b.n	8003452 <HAL_TIM_PWM_Start+0x9e>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b01      	cmp	r3, #1
 800344a:	bf14      	ite	ne
 800344c:	2301      	movne	r3, #1
 800344e:	2300      	moveq	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e0a1      	b.n	800359e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d104      	bne.n	800346a <HAL_TIM_PWM_Start+0xb6>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003468:	e023      	b.n	80034b2 <HAL_TIM_PWM_Start+0xfe>
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b04      	cmp	r3, #4
 800346e:	d104      	bne.n	800347a <HAL_TIM_PWM_Start+0xc6>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2202      	movs	r2, #2
 8003474:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003478:	e01b      	b.n	80034b2 <HAL_TIM_PWM_Start+0xfe>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2b08      	cmp	r3, #8
 800347e:	d104      	bne.n	800348a <HAL_TIM_PWM_Start+0xd6>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2202      	movs	r2, #2
 8003484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003488:	e013      	b.n	80034b2 <HAL_TIM_PWM_Start+0xfe>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	2b0c      	cmp	r3, #12
 800348e:	d104      	bne.n	800349a <HAL_TIM_PWM_Start+0xe6>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003498:	e00b      	b.n	80034b2 <HAL_TIM_PWM_Start+0xfe>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b10      	cmp	r3, #16
 800349e:	d104      	bne.n	80034aa <HAL_TIM_PWM_Start+0xf6>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2202      	movs	r2, #2
 80034a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034a8:	e003      	b.n	80034b2 <HAL_TIM_PWM_Start+0xfe>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2202      	movs	r2, #2
 80034ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2201      	movs	r2, #1
 80034b8:	6839      	ldr	r1, [r7, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 ffea 	bl	8004494 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a38      	ldr	r2, [pc, #224]	; (80035a8 <HAL_TIM_PWM_Start+0x1f4>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d018      	beq.n	80034fc <HAL_TIM_PWM_Start+0x148>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a37      	ldr	r2, [pc, #220]	; (80035ac <HAL_TIM_PWM_Start+0x1f8>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d013      	beq.n	80034fc <HAL_TIM_PWM_Start+0x148>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a35      	ldr	r2, [pc, #212]	; (80035b0 <HAL_TIM_PWM_Start+0x1fc>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d00e      	beq.n	80034fc <HAL_TIM_PWM_Start+0x148>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a34      	ldr	r2, [pc, #208]	; (80035b4 <HAL_TIM_PWM_Start+0x200>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d009      	beq.n	80034fc <HAL_TIM_PWM_Start+0x148>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a32      	ldr	r2, [pc, #200]	; (80035b8 <HAL_TIM_PWM_Start+0x204>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d004      	beq.n	80034fc <HAL_TIM_PWM_Start+0x148>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a31      	ldr	r2, [pc, #196]	; (80035bc <HAL_TIM_PWM_Start+0x208>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d101      	bne.n	8003500 <HAL_TIM_PWM_Start+0x14c>
 80034fc:	2301      	movs	r3, #1
 80034fe:	e000      	b.n	8003502 <HAL_TIM_PWM_Start+0x14e>
 8003500:	2300      	movs	r3, #0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003514:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a23      	ldr	r2, [pc, #140]	; (80035a8 <HAL_TIM_PWM_Start+0x1f4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d01d      	beq.n	800355c <HAL_TIM_PWM_Start+0x1a8>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003528:	d018      	beq.n	800355c <HAL_TIM_PWM_Start+0x1a8>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a24      	ldr	r2, [pc, #144]	; (80035c0 <HAL_TIM_PWM_Start+0x20c>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d013      	beq.n	800355c <HAL_TIM_PWM_Start+0x1a8>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a22      	ldr	r2, [pc, #136]	; (80035c4 <HAL_TIM_PWM_Start+0x210>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d00e      	beq.n	800355c <HAL_TIM_PWM_Start+0x1a8>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a1a      	ldr	r2, [pc, #104]	; (80035ac <HAL_TIM_PWM_Start+0x1f8>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d009      	beq.n	800355c <HAL_TIM_PWM_Start+0x1a8>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a18      	ldr	r2, [pc, #96]	; (80035b0 <HAL_TIM_PWM_Start+0x1fc>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d004      	beq.n	800355c <HAL_TIM_PWM_Start+0x1a8>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a19      	ldr	r2, [pc, #100]	; (80035bc <HAL_TIM_PWM_Start+0x208>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d115      	bne.n	8003588 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	4b19      	ldr	r3, [pc, #100]	; (80035c8 <HAL_TIM_PWM_Start+0x214>)
 8003564:	4013      	ands	r3, r2
 8003566:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2b06      	cmp	r3, #6
 800356c:	d015      	beq.n	800359a <HAL_TIM_PWM_Start+0x1e6>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003574:	d011      	beq.n	800359a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 0201 	orr.w	r2, r2, #1
 8003584:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003586:	e008      	b.n	800359a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f042 0201 	orr.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	e000      	b.n	800359c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800359a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40012c00 	.word	0x40012c00
 80035ac:	40013400 	.word	0x40013400
 80035b0:	40014000 	.word	0x40014000
 80035b4:	40014400 	.word	0x40014400
 80035b8:	40014800 	.word	0x40014800
 80035bc:	40015000 	.word	0x40015000
 80035c0:	40000400 	.word	0x40000400
 80035c4:	40000800 	.word	0x40000800
 80035c8:	00010007 	.word	0x00010007

080035cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d122      	bne.n	8003628 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d11b      	bne.n	8003628 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f06f 0202 	mvn.w	r2, #2
 80035f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 fae3 	bl	8003bda <HAL_TIM_IC_CaptureCallback>
 8003614:	e005      	b.n	8003622 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 fad5 	bl	8003bc6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 fae6 	bl	8003bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b04      	cmp	r3, #4
 8003634:	d122      	bne.n	800367c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f003 0304 	and.w	r3, r3, #4
 8003640:	2b04      	cmp	r3, #4
 8003642:	d11b      	bne.n	800367c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f06f 0204 	mvn.w	r2, #4
 800364c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2202      	movs	r2, #2
 8003652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 fab9 	bl	8003bda <HAL_TIM_IC_CaptureCallback>
 8003668:	e005      	b.n	8003676 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 faab 	bl	8003bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 fabc 	bl	8003bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	f003 0308 	and.w	r3, r3, #8
 8003686:	2b08      	cmp	r3, #8
 8003688:	d122      	bne.n	80036d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	2b08      	cmp	r3, #8
 8003696:	d11b      	bne.n	80036d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f06f 0208 	mvn.w	r2, #8
 80036a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2204      	movs	r2, #4
 80036a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 fa8f 	bl	8003bda <HAL_TIM_IC_CaptureCallback>
 80036bc:	e005      	b.n	80036ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fa81 	bl	8003bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 fa92 	bl	8003bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	f003 0310 	and.w	r3, r3, #16
 80036da:	2b10      	cmp	r3, #16
 80036dc:	d122      	bne.n	8003724 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	f003 0310 	and.w	r3, r3, #16
 80036e8:	2b10      	cmp	r3, #16
 80036ea:	d11b      	bne.n	8003724 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f06f 0210 	mvn.w	r2, #16
 80036f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2208      	movs	r2, #8
 80036fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 fa65 	bl	8003bda <HAL_TIM_IC_CaptureCallback>
 8003710:	e005      	b.n	800371e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 fa57 	bl	8003bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f000 fa68 	bl	8003bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b01      	cmp	r3, #1
 8003730:	d10e      	bne.n	8003750 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	f003 0301 	and.w	r3, r3, #1
 800373c:	2b01      	cmp	r3, #1
 800373e:	d107      	bne.n	8003750 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f06f 0201 	mvn.w	r2, #1
 8003748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7fc ffee 	bl	800072c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375a:	2b80      	cmp	r3, #128	; 0x80
 800375c:	d10e      	bne.n	800377c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003768:	2b80      	cmp	r3, #128	; 0x80
 800376a:	d107      	bne.n	800377c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 ffce 	bl	8004718 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003786:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800378a:	d10e      	bne.n	80037aa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003796:	2b80      	cmp	r3, #128	; 0x80
 8003798:	d107      	bne.n	80037aa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80037a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 ffc1 	bl	800472c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b4:	2b40      	cmp	r3, #64	; 0x40
 80037b6:	d10e      	bne.n	80037d6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b40      	cmp	r3, #64	; 0x40
 80037c4:	d107      	bne.n	80037d6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f000 fa16 	bl	8003c02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	f003 0320 	and.w	r3, r3, #32
 80037e0:	2b20      	cmp	r3, #32
 80037e2:	d10e      	bne.n	8003802 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	f003 0320 	and.w	r3, r3, #32
 80037ee:	2b20      	cmp	r3, #32
 80037f0:	d107      	bne.n	8003802 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f06f 0220 	mvn.w	r2, #32
 80037fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 ff81 	bl	8004704 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b086      	sub	sp, #24
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003818:	2300      	movs	r3, #0
 800381a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003826:	2302      	movs	r3, #2
 8003828:	e0ff      	b.n	8003a2a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b14      	cmp	r3, #20
 8003836:	f200 80f0 	bhi.w	8003a1a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800383a:	a201      	add	r2, pc, #4	; (adr r2, 8003840 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800383c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003840:	08003895 	.word	0x08003895
 8003844:	08003a1b 	.word	0x08003a1b
 8003848:	08003a1b 	.word	0x08003a1b
 800384c:	08003a1b 	.word	0x08003a1b
 8003850:	080038d5 	.word	0x080038d5
 8003854:	08003a1b 	.word	0x08003a1b
 8003858:	08003a1b 	.word	0x08003a1b
 800385c:	08003a1b 	.word	0x08003a1b
 8003860:	08003917 	.word	0x08003917
 8003864:	08003a1b 	.word	0x08003a1b
 8003868:	08003a1b 	.word	0x08003a1b
 800386c:	08003a1b 	.word	0x08003a1b
 8003870:	08003957 	.word	0x08003957
 8003874:	08003a1b 	.word	0x08003a1b
 8003878:	08003a1b 	.word	0x08003a1b
 800387c:	08003a1b 	.word	0x08003a1b
 8003880:	08003999 	.word	0x08003999
 8003884:	08003a1b 	.word	0x08003a1b
 8003888:	08003a1b 	.word	0x08003a1b
 800388c:	08003a1b 	.word	0x08003a1b
 8003890:	080039d9 	.word	0x080039d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68b9      	ldr	r1, [r7, #8]
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fa5a 	bl	8003d54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	699a      	ldr	r2, [r3, #24]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f042 0208 	orr.w	r2, r2, #8
 80038ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699a      	ldr	r2, [r3, #24]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0204 	bic.w	r2, r2, #4
 80038be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6999      	ldr	r1, [r3, #24]
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	691a      	ldr	r2, [r3, #16]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	619a      	str	r2, [r3, #24]
      break;
 80038d2:	e0a5      	b.n	8003a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68b9      	ldr	r1, [r7, #8]
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 fad4 	bl	8003e88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699a      	ldr	r2, [r3, #24]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699a      	ldr	r2, [r3, #24]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6999      	ldr	r1, [r3, #24]
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	021a      	lsls	r2, r3, #8
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	430a      	orrs	r2, r1
 8003912:	619a      	str	r2, [r3, #24]
      break;
 8003914:	e084      	b.n	8003a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68b9      	ldr	r1, [r7, #8]
 800391c:	4618      	mov	r0, r3
 800391e:	f000 fb47 	bl	8003fb0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	69da      	ldr	r2, [r3, #28]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f042 0208 	orr.w	r2, r2, #8
 8003930:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	69da      	ldr	r2, [r3, #28]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0204 	bic.w	r2, r2, #4
 8003940:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	69d9      	ldr	r1, [r3, #28]
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	691a      	ldr	r2, [r3, #16]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	61da      	str	r2, [r3, #28]
      break;
 8003954:	e064      	b.n	8003a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68b9      	ldr	r1, [r7, #8]
 800395c:	4618      	mov	r0, r3
 800395e:	f000 fbb9 	bl	80040d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	69da      	ldr	r2, [r3, #28]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003970:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	69da      	ldr	r2, [r3, #28]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003980:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	69d9      	ldr	r1, [r3, #28]
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	021a      	lsls	r2, r3, #8
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	61da      	str	r2, [r3, #28]
      break;
 8003996:	e043      	b.n	8003a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68b9      	ldr	r1, [r7, #8]
 800399e:	4618      	mov	r0, r3
 80039a0:	f000 fc08 	bl	80041b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0208 	orr.w	r2, r2, #8
 80039b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0204 	bic.w	r2, r2, #4
 80039c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80039d6:	e023      	b.n	8003a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68b9      	ldr	r1, [r7, #8]
 80039de:	4618      	mov	r0, r3
 80039e0:	f000 fc52 	bl	8004288 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a02:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	021a      	lsls	r2, r3, #8
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003a18:	e002      	b.n	8003a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	75fb      	strb	r3, [r7, #23]
      break;
 8003a1e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3718      	adds	r7, #24
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop

08003a34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d101      	bne.n	8003a50 <HAL_TIM_ConfigClockSource+0x1c>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e0b6      	b.n	8003bbe <HAL_TIM_ConfigClockSource+0x18a>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a8c:	d03e      	beq.n	8003b0c <HAL_TIM_ConfigClockSource+0xd8>
 8003a8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a92:	f200 8087 	bhi.w	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
 8003a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a9a:	f000 8086 	beq.w	8003baa <HAL_TIM_ConfigClockSource+0x176>
 8003a9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aa2:	d87f      	bhi.n	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
 8003aa4:	2b70      	cmp	r3, #112	; 0x70
 8003aa6:	d01a      	beq.n	8003ade <HAL_TIM_ConfigClockSource+0xaa>
 8003aa8:	2b70      	cmp	r3, #112	; 0x70
 8003aaa:	d87b      	bhi.n	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
 8003aac:	2b60      	cmp	r3, #96	; 0x60
 8003aae:	d050      	beq.n	8003b52 <HAL_TIM_ConfigClockSource+0x11e>
 8003ab0:	2b60      	cmp	r3, #96	; 0x60
 8003ab2:	d877      	bhi.n	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
 8003ab4:	2b50      	cmp	r3, #80	; 0x50
 8003ab6:	d03c      	beq.n	8003b32 <HAL_TIM_ConfigClockSource+0xfe>
 8003ab8:	2b50      	cmp	r3, #80	; 0x50
 8003aba:	d873      	bhi.n	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
 8003abc:	2b40      	cmp	r3, #64	; 0x40
 8003abe:	d058      	beq.n	8003b72 <HAL_TIM_ConfigClockSource+0x13e>
 8003ac0:	2b40      	cmp	r3, #64	; 0x40
 8003ac2:	d86f      	bhi.n	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
 8003ac4:	2b30      	cmp	r3, #48	; 0x30
 8003ac6:	d064      	beq.n	8003b92 <HAL_TIM_ConfigClockSource+0x15e>
 8003ac8:	2b30      	cmp	r3, #48	; 0x30
 8003aca:	d86b      	bhi.n	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
 8003acc:	2b20      	cmp	r3, #32
 8003ace:	d060      	beq.n	8003b92 <HAL_TIM_ConfigClockSource+0x15e>
 8003ad0:	2b20      	cmp	r3, #32
 8003ad2:	d867      	bhi.n	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d05c      	beq.n	8003b92 <HAL_TIM_ConfigClockSource+0x15e>
 8003ad8:	2b10      	cmp	r3, #16
 8003ada:	d05a      	beq.n	8003b92 <HAL_TIM_ConfigClockSource+0x15e>
 8003adc:	e062      	b.n	8003ba4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6818      	ldr	r0, [r3, #0]
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	6899      	ldr	r1, [r3, #8]
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	f000 fcb1 	bl	8004454 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68ba      	ldr	r2, [r7, #8]
 8003b08:	609a      	str	r2, [r3, #8]
      break;
 8003b0a:	e04f      	b.n	8003bac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6818      	ldr	r0, [r3, #0]
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	6899      	ldr	r1, [r3, #8]
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	f000 fc9a 	bl	8004454 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b2e:	609a      	str	r2, [r3, #8]
      break;
 8003b30:	e03c      	b.n	8003bac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6818      	ldr	r0, [r3, #0]
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	6859      	ldr	r1, [r3, #4]
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	f000 fc0e 	bl	8004360 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2150      	movs	r1, #80	; 0x50
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f000 fc67 	bl	800441e <TIM_ITRx_SetConfig>
      break;
 8003b50:	e02c      	b.n	8003bac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6818      	ldr	r0, [r3, #0]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	6859      	ldr	r1, [r3, #4]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	f000 fc2d 	bl	80043be <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2160      	movs	r1, #96	; 0x60
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 fc57 	bl	800441e <TIM_ITRx_SetConfig>
      break;
 8003b70:	e01c      	b.n	8003bac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6818      	ldr	r0, [r3, #0]
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	6859      	ldr	r1, [r3, #4]
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	f000 fbee 	bl	8004360 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2140      	movs	r1, #64	; 0x40
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f000 fc47 	bl	800441e <TIM_ITRx_SetConfig>
      break;
 8003b90:	e00c      	b.n	8003bac <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	4610      	mov	r0, r2
 8003b9e:	f000 fc3e 	bl	800441e <TIM_ITRx_SetConfig>
      break;
 8003ba2:	e003      	b.n	8003bac <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ba8:	e000      	b.n	8003bac <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003baa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr

08003bda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bda:	b480      	push	{r7}
 8003bdc:	b083      	sub	sp, #12
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003be2:	bf00      	nop
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr

08003bee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b083      	sub	sp, #12
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bf6:	bf00      	nop
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b083      	sub	sp, #12
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
	...

08003c18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a42      	ldr	r2, [pc, #264]	; (8003d34 <TIM_Base_SetConfig+0x11c>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d013      	beq.n	8003c58 <TIM_Base_SetConfig+0x40>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c36:	d00f      	beq.n	8003c58 <TIM_Base_SetConfig+0x40>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a3f      	ldr	r2, [pc, #252]	; (8003d38 <TIM_Base_SetConfig+0x120>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d00b      	beq.n	8003c58 <TIM_Base_SetConfig+0x40>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a3e      	ldr	r2, [pc, #248]	; (8003d3c <TIM_Base_SetConfig+0x124>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d007      	beq.n	8003c58 <TIM_Base_SetConfig+0x40>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a3d      	ldr	r2, [pc, #244]	; (8003d40 <TIM_Base_SetConfig+0x128>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d003      	beq.n	8003c58 <TIM_Base_SetConfig+0x40>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a3c      	ldr	r2, [pc, #240]	; (8003d44 <TIM_Base_SetConfig+0x12c>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d108      	bne.n	8003c6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a31      	ldr	r2, [pc, #196]	; (8003d34 <TIM_Base_SetConfig+0x11c>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d01f      	beq.n	8003cb2 <TIM_Base_SetConfig+0x9a>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c78:	d01b      	beq.n	8003cb2 <TIM_Base_SetConfig+0x9a>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a2e      	ldr	r2, [pc, #184]	; (8003d38 <TIM_Base_SetConfig+0x120>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d017      	beq.n	8003cb2 <TIM_Base_SetConfig+0x9a>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a2d      	ldr	r2, [pc, #180]	; (8003d3c <TIM_Base_SetConfig+0x124>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d013      	beq.n	8003cb2 <TIM_Base_SetConfig+0x9a>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a2c      	ldr	r2, [pc, #176]	; (8003d40 <TIM_Base_SetConfig+0x128>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d00f      	beq.n	8003cb2 <TIM_Base_SetConfig+0x9a>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a2c      	ldr	r2, [pc, #176]	; (8003d48 <TIM_Base_SetConfig+0x130>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00b      	beq.n	8003cb2 <TIM_Base_SetConfig+0x9a>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a2b      	ldr	r2, [pc, #172]	; (8003d4c <TIM_Base_SetConfig+0x134>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d007      	beq.n	8003cb2 <TIM_Base_SetConfig+0x9a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a2a      	ldr	r2, [pc, #168]	; (8003d50 <TIM_Base_SetConfig+0x138>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d003      	beq.n	8003cb2 <TIM_Base_SetConfig+0x9a>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a25      	ldr	r2, [pc, #148]	; (8003d44 <TIM_Base_SetConfig+0x12c>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d108      	bne.n	8003cc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a12      	ldr	r2, [pc, #72]	; (8003d34 <TIM_Base_SetConfig+0x11c>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d013      	beq.n	8003d18 <TIM_Base_SetConfig+0x100>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a13      	ldr	r2, [pc, #76]	; (8003d40 <TIM_Base_SetConfig+0x128>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00f      	beq.n	8003d18 <TIM_Base_SetConfig+0x100>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a13      	ldr	r2, [pc, #76]	; (8003d48 <TIM_Base_SetConfig+0x130>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d00b      	beq.n	8003d18 <TIM_Base_SetConfig+0x100>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a12      	ldr	r2, [pc, #72]	; (8003d4c <TIM_Base_SetConfig+0x134>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d007      	beq.n	8003d18 <TIM_Base_SetConfig+0x100>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a11      	ldr	r2, [pc, #68]	; (8003d50 <TIM_Base_SetConfig+0x138>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d003      	beq.n	8003d18 <TIM_Base_SetConfig+0x100>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a0c      	ldr	r2, [pc, #48]	; (8003d44 <TIM_Base_SetConfig+0x12c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d103      	bne.n	8003d20 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	691a      	ldr	r2, [r3, #16]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	615a      	str	r2, [r3, #20]
}
 8003d26:	bf00      	nop
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	40012c00 	.word	0x40012c00
 8003d38:	40000400 	.word	0x40000400
 8003d3c:	40000800 	.word	0x40000800
 8003d40:	40013400 	.word	0x40013400
 8003d44:	40015000 	.word	0x40015000
 8003d48:	40014000 	.word	0x40014000
 8003d4c:	40014400 	.word	0x40014400
 8003d50:	40014800 	.word	0x40014800

08003d54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b087      	sub	sp, #28
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	f023 0201 	bic.w	r2, r3, #1
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	699b      	ldr	r3, [r3, #24]
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0303 	bic.w	r3, r3, #3
 8003d8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f023 0302 	bic.w	r3, r3, #2
 8003da0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a30      	ldr	r2, [pc, #192]	; (8003e70 <TIM_OC1_SetConfig+0x11c>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d013      	beq.n	8003ddc <TIM_OC1_SetConfig+0x88>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a2f      	ldr	r2, [pc, #188]	; (8003e74 <TIM_OC1_SetConfig+0x120>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d00f      	beq.n	8003ddc <TIM_OC1_SetConfig+0x88>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a2e      	ldr	r2, [pc, #184]	; (8003e78 <TIM_OC1_SetConfig+0x124>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d00b      	beq.n	8003ddc <TIM_OC1_SetConfig+0x88>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4a2d      	ldr	r2, [pc, #180]	; (8003e7c <TIM_OC1_SetConfig+0x128>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d007      	beq.n	8003ddc <TIM_OC1_SetConfig+0x88>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a2c      	ldr	r2, [pc, #176]	; (8003e80 <TIM_OC1_SetConfig+0x12c>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d003      	beq.n	8003ddc <TIM_OC1_SetConfig+0x88>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a2b      	ldr	r2, [pc, #172]	; (8003e84 <TIM_OC1_SetConfig+0x130>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d10c      	bne.n	8003df6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f023 0308 	bic.w	r3, r3, #8
 8003de2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	697a      	ldr	r2, [r7, #20]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f023 0304 	bic.w	r3, r3, #4
 8003df4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a1d      	ldr	r2, [pc, #116]	; (8003e70 <TIM_OC1_SetConfig+0x11c>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d013      	beq.n	8003e26 <TIM_OC1_SetConfig+0xd2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a1c      	ldr	r2, [pc, #112]	; (8003e74 <TIM_OC1_SetConfig+0x120>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00f      	beq.n	8003e26 <TIM_OC1_SetConfig+0xd2>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a1b      	ldr	r2, [pc, #108]	; (8003e78 <TIM_OC1_SetConfig+0x124>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00b      	beq.n	8003e26 <TIM_OC1_SetConfig+0xd2>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a1a      	ldr	r2, [pc, #104]	; (8003e7c <TIM_OC1_SetConfig+0x128>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d007      	beq.n	8003e26 <TIM_OC1_SetConfig+0xd2>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a19      	ldr	r2, [pc, #100]	; (8003e80 <TIM_OC1_SetConfig+0x12c>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d003      	beq.n	8003e26 <TIM_OC1_SetConfig+0xd2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a18      	ldr	r2, [pc, #96]	; (8003e84 <TIM_OC1_SetConfig+0x130>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d111      	bne.n	8003e4a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	699b      	ldr	r3, [r3, #24]
 8003e44:	693a      	ldr	r2, [r7, #16]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	621a      	str	r2, [r3, #32]
}
 8003e64:	bf00      	nop
 8003e66:	371c      	adds	r7, #28
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	40012c00 	.word	0x40012c00
 8003e74:	40013400 	.word	0x40013400
 8003e78:	40014000 	.word	0x40014000
 8003e7c:	40014400 	.word	0x40014400
 8003e80:	40014800 	.word	0x40014800
 8003e84:	40015000 	.word	0x40015000

08003e88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b087      	sub	sp, #28
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	f023 0210 	bic.w	r2, r3, #16
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003eb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	021b      	lsls	r3, r3, #8
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	f023 0320 	bic.w	r3, r3, #32
 8003ed6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	011b      	lsls	r3, r3, #4
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a2c      	ldr	r2, [pc, #176]	; (8003f98 <TIM_OC2_SetConfig+0x110>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d007      	beq.n	8003efc <TIM_OC2_SetConfig+0x74>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a2b      	ldr	r2, [pc, #172]	; (8003f9c <TIM_OC2_SetConfig+0x114>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d003      	beq.n	8003efc <TIM_OC2_SetConfig+0x74>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a2a      	ldr	r2, [pc, #168]	; (8003fa0 <TIM_OC2_SetConfig+0x118>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d10d      	bne.n	8003f18 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	697a      	ldr	r2, [r7, #20]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a1f      	ldr	r2, [pc, #124]	; (8003f98 <TIM_OC2_SetConfig+0x110>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d013      	beq.n	8003f48 <TIM_OC2_SetConfig+0xc0>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a1e      	ldr	r2, [pc, #120]	; (8003f9c <TIM_OC2_SetConfig+0x114>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d00f      	beq.n	8003f48 <TIM_OC2_SetConfig+0xc0>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a1e      	ldr	r2, [pc, #120]	; (8003fa4 <TIM_OC2_SetConfig+0x11c>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d00b      	beq.n	8003f48 <TIM_OC2_SetConfig+0xc0>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a1d      	ldr	r2, [pc, #116]	; (8003fa8 <TIM_OC2_SetConfig+0x120>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d007      	beq.n	8003f48 <TIM_OC2_SetConfig+0xc0>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a1c      	ldr	r2, [pc, #112]	; (8003fac <TIM_OC2_SetConfig+0x124>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d003      	beq.n	8003f48 <TIM_OC2_SetConfig+0xc0>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a17      	ldr	r2, [pc, #92]	; (8003fa0 <TIM_OC2_SetConfig+0x118>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d113      	bne.n	8003f70 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f4e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f56:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	695b      	ldr	r3, [r3, #20]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	621a      	str	r2, [r3, #32]
}
 8003f8a:	bf00      	nop
 8003f8c:	371c      	adds	r7, #28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40012c00 	.word	0x40012c00
 8003f9c:	40013400 	.word	0x40013400
 8003fa0:	40015000 	.word	0x40015000
 8003fa4:	40014000 	.word	0x40014000
 8003fa8:	40014400 	.word	0x40014400
 8003fac:	40014800 	.word	0x40014800

08003fb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b087      	sub	sp, #28
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f023 0303 	bic.w	r3, r3, #3
 8003fea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ffc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	021b      	lsls	r3, r3, #8
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	4313      	orrs	r3, r2
 8004008:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a2b      	ldr	r2, [pc, #172]	; (80040bc <TIM_OC3_SetConfig+0x10c>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d007      	beq.n	8004022 <TIM_OC3_SetConfig+0x72>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a2a      	ldr	r2, [pc, #168]	; (80040c0 <TIM_OC3_SetConfig+0x110>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d003      	beq.n	8004022 <TIM_OC3_SetConfig+0x72>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a29      	ldr	r2, [pc, #164]	; (80040c4 <TIM_OC3_SetConfig+0x114>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d10d      	bne.n	800403e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004028:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	021b      	lsls	r3, r3, #8
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	4313      	orrs	r3, r2
 8004034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800403c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a1e      	ldr	r2, [pc, #120]	; (80040bc <TIM_OC3_SetConfig+0x10c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d013      	beq.n	800406e <TIM_OC3_SetConfig+0xbe>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a1d      	ldr	r2, [pc, #116]	; (80040c0 <TIM_OC3_SetConfig+0x110>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00f      	beq.n	800406e <TIM_OC3_SetConfig+0xbe>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a1d      	ldr	r2, [pc, #116]	; (80040c8 <TIM_OC3_SetConfig+0x118>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d00b      	beq.n	800406e <TIM_OC3_SetConfig+0xbe>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a1c      	ldr	r2, [pc, #112]	; (80040cc <TIM_OC3_SetConfig+0x11c>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d007      	beq.n	800406e <TIM_OC3_SetConfig+0xbe>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a1b      	ldr	r2, [pc, #108]	; (80040d0 <TIM_OC3_SetConfig+0x120>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d003      	beq.n	800406e <TIM_OC3_SetConfig+0xbe>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a16      	ldr	r2, [pc, #88]	; (80040c4 <TIM_OC3_SetConfig+0x114>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d113      	bne.n	8004096 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004074:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800407c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	4313      	orrs	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	4313      	orrs	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	693a      	ldr	r2, [r7, #16]
 800409a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	621a      	str	r2, [r3, #32]
}
 80040b0:	bf00      	nop
 80040b2:	371c      	adds	r7, #28
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr
 80040bc:	40012c00 	.word	0x40012c00
 80040c0:	40013400 	.word	0x40013400
 80040c4:	40015000 	.word	0x40015000
 80040c8:	40014000 	.word	0x40014000
 80040cc:	40014400 	.word	0x40014400
 80040d0:	40014800 	.word	0x40014800

080040d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800410e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	021b      	lsls	r3, r3, #8
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	4313      	orrs	r3, r2
 800411a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004122:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	031b      	lsls	r3, r3, #12
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	4313      	orrs	r3, r2
 800412e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a1a      	ldr	r2, [pc, #104]	; (800419c <TIM_OC4_SetConfig+0xc8>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d013      	beq.n	8004160 <TIM_OC4_SetConfig+0x8c>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a19      	ldr	r2, [pc, #100]	; (80041a0 <TIM_OC4_SetConfig+0xcc>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d00f      	beq.n	8004160 <TIM_OC4_SetConfig+0x8c>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a18      	ldr	r2, [pc, #96]	; (80041a4 <TIM_OC4_SetConfig+0xd0>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d00b      	beq.n	8004160 <TIM_OC4_SetConfig+0x8c>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a17      	ldr	r2, [pc, #92]	; (80041a8 <TIM_OC4_SetConfig+0xd4>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d007      	beq.n	8004160 <TIM_OC4_SetConfig+0x8c>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a16      	ldr	r2, [pc, #88]	; (80041ac <TIM_OC4_SetConfig+0xd8>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d003      	beq.n	8004160 <TIM_OC4_SetConfig+0x8c>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a15      	ldr	r2, [pc, #84]	; (80041b0 <TIM_OC4_SetConfig+0xdc>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d109      	bne.n	8004174 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004166:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	019b      	lsls	r3, r3, #6
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	4313      	orrs	r3, r2
 8004172:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	621a      	str	r2, [r3, #32]
}
 800418e:	bf00      	nop
 8004190:	371c      	adds	r7, #28
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	40012c00 	.word	0x40012c00
 80041a0:	40013400 	.word	0x40013400
 80041a4:	40014000 	.word	0x40014000
 80041a8:	40014400 	.word	0x40014400
 80041ac:	40014800 	.word	0x40014800
 80041b0:	40015000 	.word	0x40015000

080041b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b087      	sub	sp, #28
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80041f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	041b      	lsls	r3, r3, #16
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	4313      	orrs	r3, r2
 8004204:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a19      	ldr	r2, [pc, #100]	; (8004270 <TIM_OC5_SetConfig+0xbc>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d013      	beq.n	8004236 <TIM_OC5_SetConfig+0x82>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a18      	ldr	r2, [pc, #96]	; (8004274 <TIM_OC5_SetConfig+0xc0>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d00f      	beq.n	8004236 <TIM_OC5_SetConfig+0x82>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a17      	ldr	r2, [pc, #92]	; (8004278 <TIM_OC5_SetConfig+0xc4>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d00b      	beq.n	8004236 <TIM_OC5_SetConfig+0x82>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a16      	ldr	r2, [pc, #88]	; (800427c <TIM_OC5_SetConfig+0xc8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d007      	beq.n	8004236 <TIM_OC5_SetConfig+0x82>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a15      	ldr	r2, [pc, #84]	; (8004280 <TIM_OC5_SetConfig+0xcc>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d003      	beq.n	8004236 <TIM_OC5_SetConfig+0x82>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a14      	ldr	r2, [pc, #80]	; (8004284 <TIM_OC5_SetConfig+0xd0>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d109      	bne.n	800424a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800423c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	021b      	lsls	r3, r3, #8
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	621a      	str	r2, [r3, #32]
}
 8004264:	bf00      	nop
 8004266:	371c      	adds	r7, #28
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	40012c00 	.word	0x40012c00
 8004274:	40013400 	.word	0x40013400
 8004278:	40014000 	.word	0x40014000
 800427c:	40014400 	.word	0x40014400
 8004280:	40014800 	.word	0x40014800
 8004284:	40015000 	.word	0x40015000

08004288 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004288:	b480      	push	{r7}
 800428a:	b087      	sub	sp, #28
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	021b      	lsls	r3, r3, #8
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80042ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	051b      	lsls	r3, r3, #20
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	4313      	orrs	r3, r2
 80042da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a1a      	ldr	r2, [pc, #104]	; (8004348 <TIM_OC6_SetConfig+0xc0>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d013      	beq.n	800430c <TIM_OC6_SetConfig+0x84>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a19      	ldr	r2, [pc, #100]	; (800434c <TIM_OC6_SetConfig+0xc4>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d00f      	beq.n	800430c <TIM_OC6_SetConfig+0x84>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a18      	ldr	r2, [pc, #96]	; (8004350 <TIM_OC6_SetConfig+0xc8>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d00b      	beq.n	800430c <TIM_OC6_SetConfig+0x84>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a17      	ldr	r2, [pc, #92]	; (8004354 <TIM_OC6_SetConfig+0xcc>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d007      	beq.n	800430c <TIM_OC6_SetConfig+0x84>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a16      	ldr	r2, [pc, #88]	; (8004358 <TIM_OC6_SetConfig+0xd0>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d003      	beq.n	800430c <TIM_OC6_SetConfig+0x84>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a15      	ldr	r2, [pc, #84]	; (800435c <TIM_OC6_SetConfig+0xd4>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d109      	bne.n	8004320 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004312:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	029b      	lsls	r3, r3, #10
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	4313      	orrs	r3, r2
 800431e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68fa      	ldr	r2, [r7, #12]
 800432a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	621a      	str	r2, [r3, #32]
}
 800433a:	bf00      	nop
 800433c:	371c      	adds	r7, #28
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	40012c00 	.word	0x40012c00
 800434c:	40013400 	.word	0x40013400
 8004350:	40014000 	.word	0x40014000
 8004354:	40014400 	.word	0x40014400
 8004358:	40014800 	.word	0x40014800
 800435c:	40015000 	.word	0x40015000

08004360 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004360:	b480      	push	{r7}
 8004362:	b087      	sub	sp, #28
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6a1b      	ldr	r3, [r3, #32]
 8004370:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	f023 0201 	bic.w	r2, r3, #1
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800438a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	011b      	lsls	r3, r3, #4
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	4313      	orrs	r3, r2
 8004394:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f023 030a 	bic.w	r3, r3, #10
 800439c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	621a      	str	r2, [r3, #32]
}
 80043b2:	bf00      	nop
 80043b4:	371c      	adds	r7, #28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr

080043be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043be:	b480      	push	{r7}
 80043c0:	b087      	sub	sp, #28
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	60f8      	str	r0, [r7, #12]
 80043c6:	60b9      	str	r1, [r7, #8]
 80043c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	f023 0210 	bic.w	r2, r3, #16
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	031b      	lsls	r3, r3, #12
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	4313      	orrs	r3, r2
 8004404:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	621a      	str	r2, [r3, #32]
}
 8004412:	bf00      	nop
 8004414:	371c      	adds	r7, #28
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800441e:	b480      	push	{r7}
 8004420:	b085      	sub	sp, #20
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
 8004426:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004434:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	4313      	orrs	r3, r2
 800443c:	f043 0307 	orr.w	r3, r3, #7
 8004440:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	609a      	str	r2, [r3, #8]
}
 8004448:	bf00      	nop
 800444a:	3714      	adds	r7, #20
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
 8004460:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800446e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	021a      	lsls	r2, r3, #8
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	431a      	orrs	r2, r3
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	4313      	orrs	r3, r2
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	4313      	orrs	r3, r2
 8004480:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	609a      	str	r2, [r3, #8]
}
 8004488:	bf00      	nop
 800448a:	371c      	adds	r7, #28
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004494:	b480      	push	{r7}
 8004496:	b087      	sub	sp, #28
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f003 031f 	and.w	r3, r3, #31
 80044a6:	2201      	movs	r2, #1
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6a1a      	ldr	r2, [r3, #32]
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	43db      	mvns	r3, r3
 80044b6:	401a      	ands	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6a1a      	ldr	r2, [r3, #32]
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	f003 031f 	and.w	r3, r3, #31
 80044c6:	6879      	ldr	r1, [r7, #4]
 80044c8:	fa01 f303 	lsl.w	r3, r1, r3
 80044cc:	431a      	orrs	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	621a      	str	r2, [r3, #32]
}
 80044d2:	bf00      	nop
 80044d4:	371c      	adds	r7, #28
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
	...

080044e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d101      	bne.n	80044f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044f4:	2302      	movs	r3, #2
 80044f6:	e06d      	b.n	80045d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2202      	movs	r2, #2
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a30      	ldr	r2, [pc, #192]	; (80045e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d009      	beq.n	8004536 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a2f      	ldr	r2, [pc, #188]	; (80045e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d004      	beq.n	8004536 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a2d      	ldr	r2, [pc, #180]	; (80045e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d108      	bne.n	8004548 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800453c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800454e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	4313      	orrs	r3, r2
 8004558:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a1e      	ldr	r2, [pc, #120]	; (80045e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d01d      	beq.n	80045a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004574:	d018      	beq.n	80045a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a1c      	ldr	r2, [pc, #112]	; (80045ec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d013      	beq.n	80045a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a1a      	ldr	r2, [pc, #104]	; (80045f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d00e      	beq.n	80045a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a15      	ldr	r2, [pc, #84]	; (80045e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d009      	beq.n	80045a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a16      	ldr	r2, [pc, #88]	; (80045f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d004      	beq.n	80045a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a11      	ldr	r2, [pc, #68]	; (80045e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d10c      	bne.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68ba      	ldr	r2, [r7, #8]
 80045c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3714      	adds	r7, #20
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr
 80045e0:	40012c00 	.word	0x40012c00
 80045e4:	40013400 	.word	0x40013400
 80045e8:	40015000 	.word	0x40015000
 80045ec:	40000400 	.word	0x40000400
 80045f0:	40000800 	.word	0x40000800
 80045f4:	40014000 	.word	0x40014000

080045f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b085      	sub	sp, #20
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004602:	2300      	movs	r3, #0
 8004604:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004610:	2302      	movs	r3, #2
 8004612:	e06a      	b.n	80046ea <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	4313      	orrs	r3, r2
 8004628:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	4313      	orrs	r3, r2
 8004636:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	4313      	orrs	r3, r2
 8004644:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4313      	orrs	r3, r2
 8004652:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	4313      	orrs	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	041b      	lsls	r3, r3, #16
 800468a:	4313      	orrs	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a19      	ldr	r2, [pc, #100]	; (80046f8 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d009      	beq.n	80046ac <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a17      	ldr	r2, [pc, #92]	; (80046fc <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d004      	beq.n	80046ac <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a16      	ldr	r2, [pc, #88]	; (8004700 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d115      	bne.n	80046d8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b6:	051b      	lsls	r3, r3, #20
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	6a1b      	ldr	r3, [r3, #32]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	40012c00 	.word	0x40012c00
 80046fc:	40013400 	.word	0x40013400
 8004700:	40015000 	.word	0x40015000

08004704 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004720:	bf00      	nop
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <__libc_init_array>:
 8004740:	b570      	push	{r4, r5, r6, lr}
 8004742:	4d0d      	ldr	r5, [pc, #52]	; (8004778 <__libc_init_array+0x38>)
 8004744:	4c0d      	ldr	r4, [pc, #52]	; (800477c <__libc_init_array+0x3c>)
 8004746:	1b64      	subs	r4, r4, r5
 8004748:	10a4      	asrs	r4, r4, #2
 800474a:	2600      	movs	r6, #0
 800474c:	42a6      	cmp	r6, r4
 800474e:	d109      	bne.n	8004764 <__libc_init_array+0x24>
 8004750:	4d0b      	ldr	r5, [pc, #44]	; (8004780 <__libc_init_array+0x40>)
 8004752:	4c0c      	ldr	r4, [pc, #48]	; (8004784 <__libc_init_array+0x44>)
 8004754:	f000 f820 	bl	8004798 <_init>
 8004758:	1b64      	subs	r4, r4, r5
 800475a:	10a4      	asrs	r4, r4, #2
 800475c:	2600      	movs	r6, #0
 800475e:	42a6      	cmp	r6, r4
 8004760:	d105      	bne.n	800476e <__libc_init_array+0x2e>
 8004762:	bd70      	pop	{r4, r5, r6, pc}
 8004764:	f855 3b04 	ldr.w	r3, [r5], #4
 8004768:	4798      	blx	r3
 800476a:	3601      	adds	r6, #1
 800476c:	e7ee      	b.n	800474c <__libc_init_array+0xc>
 800476e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004772:	4798      	blx	r3
 8004774:	3601      	adds	r6, #1
 8004776:	e7f2      	b.n	800475e <__libc_init_array+0x1e>
 8004778:	080047e8 	.word	0x080047e8
 800477c:	080047e8 	.word	0x080047e8
 8004780:	080047e8 	.word	0x080047e8
 8004784:	080047ec 	.word	0x080047ec

08004788 <memset>:
 8004788:	4402      	add	r2, r0
 800478a:	4603      	mov	r3, r0
 800478c:	4293      	cmp	r3, r2
 800478e:	d100      	bne.n	8004792 <memset+0xa>
 8004790:	4770      	bx	lr
 8004792:	f803 1b01 	strb.w	r1, [r3], #1
 8004796:	e7f9      	b.n	800478c <memset+0x4>

08004798 <_init>:
 8004798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479a:	bf00      	nop
 800479c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800479e:	bc08      	pop	{r3}
 80047a0:	469e      	mov	lr, r3
 80047a2:	4770      	bx	lr

080047a4 <_fini>:
 80047a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047a6:	bf00      	nop
 80047a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047aa:	bc08      	pop	{r3}
 80047ac:	469e      	mov	lr, r3
 80047ae:	4770      	bx	lr
