* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Dec 15 2023 15:09:54

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP384
    Package:       QN32

Design statistics:
------------------
    FFs:                  24
    LUTs:                 29
    RAMs:                 0
    IOBs:                 14
    GBs:                  3
    PLLs:                 0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 29/384
        Combinational Logic Cells: 5        out of   384       1.30208%
        Sequential Logic Cells:    24       out of   384       6.25%
        Logic Tiles:               14       out of   48        29.1667%
    Registers: 
        Logic Registers:           24       out of   384       6.25%
        IO Registers:              0        out of   280       0
    Block RAMs:                    0        out of   0         -nan%
    Pins:
        Input Pins:                3        out of   21        14.2857%
        Output Pins:               11       out of   21        52.381%
        InOut Pins:                0        out of   21        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 5        out of   6         83.3333%
    Bank 1: 3        out of   5         60%
    Bank 0: 6        out of   6         100%
    Bank 2: 0        out of   4         0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    5           Input      SB_LVCMOS    No       3        Simple Input   BUTTON3  
    7           Input      SB_LVCMOS    No       3        Simple Input   BUTTON1  
    8           Input      SB_LVCMOS    No       3        Simple Input   clk      

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    1           Output     SB_LVCMOS    No       3        Simple Output  LED[1]   
    2           Output     SB_LVCMOS    No       3        Simple Output  LED[0]   
    18          Output     SB_LVCMOS    No       1        Simple Output  BNC      
    22          Output     SB_LVCMOS    No       1        Simple Output  LED[9]   
    23          Output     SB_LVCMOS    No       1        Simple Output  LED[8]   
    26          Output     SB_LVCMOS    No       0        Simple Output  LED[7]   
    27          Output     SB_LVCMOS    No       0        Simple Output  LED[6]   
    29          Output     SB_LVCMOS    No       0        Simple Output  LED[5]   
    30          Output     SB_LVCMOS    No       0        Simple Output  LED[4]   
    31          Output     SB_LVCMOS    No       0        Simple Output  LED[3]   
    32          Output     SB_LVCMOS    No       0        Simple Output  LED[2]   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name    
    -------------  -------  ---------  ------  -----------    
    1              3        IO         24      clk_0_c_g      
    3              3                   19      N_31_g         
    6              3                   19      BUTTON1_c_i_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 1 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      186 out of   7992      2.32733%
                          Span 4        9 out of   2320      0.387931%
                         Span 12        2 out of    528      0.378788%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect        1 out of    336      0.297619%

