[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TS5A23157RSER production of TEXAS INSTRUMENTS from the text:NC1 COM1IN1\nNO1\nNC2 COM2IN2\nNO2\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019\nTS5A23157 Dual10-ΩSPDTAnalog Switch\n11Features\n1•Low ON-State Resistance (15Ωat125℃)\n•125℃Operation\n•Control Inputs are5-VTolerant\n•Specified Break-Before-Make Switching\n•Low Charge Injection\n•Excellent ON-Resistance Matching\n•Low Total Harmonic Distortion\n•1.8-V to5.5-V Single-Supply Operation\n•Latch-Up Performance Exceeds 100mAPer\nJESD 78,Class II\n•ESD Performance Tested PerJESD 22\n–2000-V Human-Body Model\n(A114-B, Class II)\n–1000-V Charged-Device Model (C101)\n2Applications\n•Sample-and-Hold Circuits\n•Battery-Powered Equipment\n•Audio andVideo Signal Routing\n•Communication Circuits3Description\nThe TS5A23157 device isadual single-pole double-\nthrow (SPDT) analog switch designed tooperate from\n1.65 Vto5.5V.This device can handle both digital\nandanalog signals. Signals upto5.5V(peak) canbe\ntransmitted ineither direction.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTS5A23157DGS VSSOP (10) 3.00 mm×3.00 mm\nTS5A23157RSE UQFN (10) 2.00 mm×1.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nBlock Diagram\n2TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics for5-VSupply ................... 5\n6.6 Electrical Characteristics for3.3-V Supply ................ 7\n6.7 Electrical Characteristics for2.5-V Supply ................ 8\n6.8 Electrical Characteristics for1.8-V Supply ................ 9\n6.9 Typical Characteristics ............................................ 10\n7Parameter Measurement Information ................ 12\n8Detailed Description ............................................ 16\n8.1 Overview ................................................................. 168.2 Functional Block Diagram ....................................... 16\n8.3 Feature Description ................................................. 16\n8.4 Device Functional Modes ........................................ 16\n9Application andImplementation ........................ 17\n9.1 Application Information ............................................ 17\n9.2 Typical Application ................................................. 17\n10Power Supply Recommendations ..................... 18\n11Layout ................................................................... 19\n11.1 Layout Guidelines ................................................. 19\n11.2 Layout Example .................................................... 19\n12Device andDocumentation Support ................. 20\n12.1 Device Support .................................................... 20\n12.2 Documentation Support ....................................... 21\n12.3 Community Resources .......................................... 21\n12.4 Trademarks ........................................................... 21\n12.5 Electrostatic Discharge Caution ............................ 21\n12.6 Glossary ................................................................ 21\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 21\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(June 2015) toRevision F Page\n•Changed Feature From: Low ON-State Resistance (10Ω)To:Low ON-State Resistance (15Ωat125℃)........................ 1\n•Added Feature :125℃Operation .......................................................................................................................................... 1\n•Added Junction Temperature TotheAbsolute Maximum Ratings table ................................................................................ 4\n•Changed theOperating temperature MAX value From: 85°CTo:125°CintheRecommended Operating Conditions\ntable ........................................................................................................................................................................................ 4\n•Changed theThermal Information table ................................................................................................................................. 4\n•Changed ronintheElectrical Characteristics for5-VSupply table ......................................................................................... 5\n•Changed VIHintheElectrical Characteristics for5-VSupply table ........................................................................................ 5\n•Changed tONandtOFFintheElectrical Characteristics for5-VSupply table .......................................................................... 5\n•Changed ronintheElectrical Characteristics for3.3-V Supply table ...................................................................................... 7\n•Changed tONandtOFFintheElectrical Characteristics for3.3-V Supply table ....................................................................... 7\n•Changed ronintheElectrical Characteristics for2.5-V Supply table ...................................................................................... 8\n•Changed tONandtOFFintheElectrical Characteristics for2.5-V Supply table ....................................................................... 8\n•Changed ronintheElectrical Characteristics for1.8-V Supply table ...................................................................................... 9\n•Changed tONandtOFFintheElectrical Characteristics for1.8-V Supply table ....................................................................... 9\nChanges from Revision D(October 2013) toRevision E Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nNC1\nV+\nNC2\nCOM2IN1\nNO1\nGND\nNO2COM1\nIN21\n2\n3\n4 5 6789 10\nIN21\n2\n3\n4\n510\n9\n8\n7\n6IN1\nNO1\nGND\nNO2V+NC1COM1\nNC2\nCOM2\n3TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nDGS Package\n10-Pin VSSOP\nTopViewRSE Package\n10-Pin UQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 IN1 I Select pinforswitch 1\n2 NO1 I/O Normally open I/Oforswitch 1\n3 GND — Ground\n4 NO2 I/O Normally open I/Oforswitch 2\n5 IN2 I Select pinforswitch 2\n6 COM2 I/O Common I/Oforswitch 2\n7 NC2 I/O Normally closed I/Oforswitch 2\n8 V+ — Power supply pin\n9 NC1 I/O Normally closed I/Oforswitch 1\n10 COM1 I/O Common I/Oforswitch 1\n4TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages arewith respect toground, unless otherwise specified.\n(3) Theinput andoutput voltage ratings may beexceeded iftheinput andoutput clamp-current ratings areobserved.\n(4) This value islimited to5.5Vmaximum.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nV+ Supply voltage(2)–0.5 6.5 V\nVNC\nVNO\nVCOMAnalog voltage(2)(3)(4)–0.5 V++0.5 V\nII/OK Analog portdiode current VNC,VNO,VCOM<0orVNC,VNO,VCOM >V+ ±50 mA\nINC\nINO\nICOMOn-state switch current VNC,VNO,VCOM =0toV+ ±50 mA\nVIN Digital input voltage(2)(3)–0.5 6.5 V\nIIK Digital input clamp current VIN<0 –50 mA\nContinuous current through V+orGND ±100 mA\nTJ Junction Temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVI/O Switch input/output voltage 0 V+ V\nV+ Supply voltage 1.65 5.5 V\nVI Control input voltage 0 5.5 V\nTA Operating temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TS5A23157\nUNIT DGS (VSSOP) RSE (UQFN)\n10PINS 10PINS\nRθJA Junction-to-ambient thermal resistance 210.5 215.4 °C/W\nRθJCtop Junction-to-case (top) thermal resistance 99.1 140.2 °C/W\nRθJB Junction-to-board thermal resistance 132.4 137.9 °C/W\nψJT Junction-to-top characterization parameter 29.1 13.7 °C/W\nψJB Junction-to-board characterization parameter 130.5 137.6 °C/W\n5TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated(1) TA=25°C.\n(2) Allunused digital inputs ofthedevice must beheld atV+orGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .6.5 Electrical Characteristics for5-VSupply\nV+=4.5Vto5.5V,TA=–40°Cto85°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS TA V+ MIN TYP(1)MAX UNIT\nANALOG SWITCH\nVCOM,VNO,\nVNCAnalog signal range 0 V+ V\nron ON-state resistance0≤VNOorVNC≤V+,\nICOM=–30mA,Switch ON,\nseeFigure 9Full\n4.5V10\nΩ-40to\n125°C15\nΔronON-state resistance\nmatch between\nchannelsVNOorVNC=3.15 V,\nICOM=–30mA,Switch ON,\nseeFigure 925°C 4.5V 0.15 Ω\nron(flat)ON-state resistance\nflatness0≤VNOorVNC≤V+,\nICOM=–30mA,Switch ON,\nseeFigure 925°C 4.5V 4 Ω\nINC(OFF) ,\nINO(OFF)NC,NO\nOFF leakage currentVNCorVNO=0toV+,\nVCOM=0toV+,Switch OFF,\nseeFigure 1025°C\n5.5V–1 0.05 1\nµA\nFull –1 1\nINC(ON) ,\nINO(ON)NC,NO\nONleakage currentVNCorVNO=0toV+,\nVCOM=Open,Switch ON,\nseeFigure 1025°C\n5.5V–0.1 0.1\nµA\nFull –1 1\nICOM(ON)COM\nONleakage currentVNCorVNO=Open,\nVCOM=0toV+,Switch ON,\nseeFigure 1025°C\n5.5V–0.1 0.1\nµA\nFull –1 1\nDIGITAL INPUTS (IN12, IN2)(2)\nVIH Input logic highFull V+×0.7\nV-40to\n125°C4.75\nVto\n5.25\nV3.1\nVIL Input logic low Full V+×0.3 V\nIIH,IIL Input leakage current VIN=5.5Vor025°C\n5.5V–1 0.05 1\nµA\nFull –1 1\nDYNAMIC\ntON Turnon timeVNC=GND andVNO=V+\nor\nVNC=V+andVNO=GND,RL=500Ω,\nCL=50pF,\nseeFigure 12Full4.5V\nto\n5.5V1.7 5.7 ns\n-40to\n125°C4.75\nVto\n5.25\nV1.2 8.7 ns\ntOFF Turnoff timeVNC=GND andVNO=V+\nor\nVNC=V+andVNO=GND,RL=500Ω,\nCL=50pF,\nseeFigure 12Full4.5V\nto\n5.5V0.8 3.8 ns\n-40to\n125°C4.75\nVto\n5.25\nV0.5 6.8 ns\ntBBM Break-before-make timeVNC=VNO=V+/2,\nRL=50Ω,CL=35pF,\nseeFigure 13Full4.5V\nto\n5.5V0.5 ns\nQC Charge injectionVNC=VNO=V+/2,\nRL=50Ω,See Figure 17 25°C 5V 7 pC\nCNC(OFF) ,\nCNO(OFF)NC,NO\nOFF capacitanceVNCorVNO=V+orGND,Switch OFF,\nseeFigure 1125°C 5V 5.5 pF\nCNC(ON) ,\nCNO(ON)NC,NO\nONcapacitanceVNCorVNO=V+orGND,Switch ON,\nseeFigure 1125°C 5V 17.5 pF\nCCOM(ON)COM\nONcapacitanceVCOM=V+orGND,Switch ON,\nseeFigure 1125°C 5V 17.5 pF\nCINDigital input\ncapacitanceVIN=V+orGND, See Figure 11 25°C 5V 2.8 pF\nBW Bandwidth RL=50Ω,Switch ON,\nseeFigure 1425°C 4.5V 220 MHz\n6TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments IncorporatedElectrical Characteristics for5-VSupply (continued)\nV+=4.5Vto5.5V,TA=–40°Cto85°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS TA V+ MIN TYP(1)MAX UNIT\nOISO OFF isolationRL=50Ω,\nf=10MHz,Switch OFF,\nseeFigure 1525°C 4.5V –65 dB\nXTALK CrosstalkRL=50Ω,\nf=10MHz,Switch ON,\nseeFigure 1625°C 4.5V –66 dB\nTHDTotal harmonic\ndistortionRL=600Ω,\nCL=50pF,f=600Hzto\n20kHz,\nseeFigure 1825°C 4.5V 0.01%\nSUPPLY\nI+Positive supply\ncurrentVIN=V+orGND, Switch ONorOFF25°C\n5.5V1\nµA\nFull 10\nΔI+Change in\nsupply currentVIN=V+–0.6V Full 5.5V 500 µA\n7TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated(1) TA=25°C.\n(2) Allunused digital inputs ofthedevice must beheld atV+orGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .6.6 Electrical Characteristics for3.3-V Supply\nV+=3Vto3.6V,TA=–40°Cto85°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS TA V+ MIN TYP(1)MAX UNIT\nANALOG SWITCH\nVCOM,VNO,\nVNCAnalog signal range 0 V+ V\nron ON-state resistance0≤VNOorVNC≤V+,\nICOM=–24mA,Switch ON,\nseeFigure 9Full\n3V18\nΩ-40to\n125°C23\nΔronON-state resistance\nmatch between\nchannelsVNOorVNC=2.1V,\nICOM=–24mA,Switch ON,\nseeFigure 925°C 3V 0.2 Ω\nron(flat)ON-state resistance\nflatness0≤VNOorVNC≤V+,\nICOM=–24mA,Switch ON,\nseeFigure 1125°C 3V 9 Ω\nINC(OFF) ,\nINO(OFF)NC,NO\nOFF leakage currentVNCorVNO=0toV+,\nVCOM=0toV+,Switch OFF,\nseeFigure 1025°C\n3.6V–1 0.05 1\nµA\nFull –1 1\nINC(ON) ,\nINO(ON)NC,NO\nONleakage currentVNCorVNO=0toV+,\nVCOM=Open,Switch ON,\nseeFigure 1025°C\n3.6V–0.1 0.1\nµA\nFull –1 1\nICOM(ON)COM\nONleakage currentVNCorVNO=Open,\nVCOM=0toV+,Switch ON,\nseeFigure 1025°C\n3.6V–0.1 0.1\nµA\nFull –1 1\nDIGITAL INPUTS (IN12, IN2)(2)\nVIH Input logic high Full V+×0.7 V\nVIL Input logic low FullV+×\n0.3V\nIIH,IIL Input leakage current VIN=5.5Vor025°C\n3.6V–1 0.05 1\nµA\nFull –1 1\nDYNAMIC\ntON Turn-on timeVNC=GND andVNO=V+\nor\nVNC=V+andVNO=GND,RL=500Ω,\nCL=50pF,\nseeFigure 12Full\n3Vto\n3.6V2.5 7.6 ns\n-40to\n125°C2.0 10.6 ns\ntOFF Turnoff timeVNC=GND andVNO=V+\nor\nVNC=V+andVNO=GND,RL=500Ω,\nCL=50pF,\nseeFigure 12Full\n3Vto\n3.6V1.5 5.3 ns\n-40to\n125°C1.0 8.3 ns\ntBBM Break-before-make timeVNC=VNO=V+/2,\nRL=50Ω,CL=35pF,\nseeFigure 13Full3Vto\n3.6V0.5 ns\nQC Charge injectionRL=50Ω,\nCL=0.1nF,seeFigure 17 25°C 3.3V 3 pC\nBW BandwidthRL=50Ω,\nSwitch ON,seeFigure 14 25°C 3V 220 MHz\nOISO OFF isolationRL=50Ω,\nf=10MHz,Switch OFF,\nseeFigure 1525°C 3V –65 dB\nXTALK CrosstalkRL=50Ω,\nf=10MHz,Switch ON,\nseeFigure 1625°C 3V –66 dB\nTHDTotal harmonic\ndistortionRL=600Ω,\nCL=50pF,f=600Hzto\n20kHz,\nseeFigure 1825°C 3V 0.015%\nSUPPLY\nI+Positive supply\ncurrentVIN=V+orGND, Switch ONorOFF25°C\n3.6V1\nµA\nFull 10\nΔI+Change in\nsupply currentVIN=V+–0.6V Full 3.6V 500 µA\n8TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated(1) TA=25°C.\n(2) Allunused digital inputs ofthedevice must beheld atV+orGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .6.7 Electrical Characteristics for2.5-V Supply\nV+=2.3Vto2.7V,TA=–40°Cto85°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS TA V+ MIN TYP(1)MAX UNIT\nANALOG SWITCH\nVCOM,VNO,\nVNCAnalog signal range 0 V+ V\nron ON-state resistance0≤VNOorVNC≤V+,\nICOM=–8mA,Switch ON,\nseeFigure 9Full\n2.3V45\nΩ-40to\n125°C50\nΔronON-state resistance\nmatch\nbetween channelsVNOorVNC=1.6V,\nICOM=–8mA,Switch ON,\nseeFigure 925°C 2.3V 0.5 Ω\nron(flat)ON-state resistance\nflatness0≤VNOorVNC≤V+,\nICOM=–8mA,Switch ON,\nseeFigure 925°C 2.3V 27 Ω\nINC(OFF) ,\nINO(OFF)NC,NO\nOFF leakage currentVNCorVNO=0toV+,\nVCOM=0toV+,Switch OFF,\nseeFigure 1025°C\n2.7V–1 0.05 1\nµA\nFull –1 1\nINC(ON) ,\nINO(ON)NC,NO\nONleakage currentVNCorVNO=0toV+,\nVCOM=Open,Switch ON,\nseeFigure 1025°C\n2.7V–0.1 0.1\nµA\nFull –1 1\nICOM(ON)COM\nONleakage currentVNCorVNO=Open,\nVCOM=0toV+,Switch ON,\nseeFigure 1025°C\n2.7V–0.1 0.1\nµA\nFull –1 1\nDIGITAL INPUTS (IN12, IN2)(2)\nVIH Input logic high Full V+×0.7 V\nVIL Input logic low FullV+×\n0.3V\nIIH,IIL Input leakage current VIN=5.5Vor025°C\n2.7V–1 0.05 1\nµA\nFull –1 1\nDYNAMIC\ntON Turnon timeVNC=GND andVNO=V+\nor\nVNC=V+andVNO=GND,RL=500Ω,\nCL=50pF,\nseeFigure 12Full 2.3V\nto\n2.7V3.5 14\nns-40to\n125°C2.5 17\ntOFF Turnoff timeVNC=GND andVNO=V+\nor\nVNC=V+andVNO=GND,RL=500Ω,\nCL=50pF,\nseeFigure 12Full2.3V\nto\n2.7V2 7.5 ns\n-40to\n125°C1.5 10.5 ns\ntBBM Break-before-make timeVNC=VNO=V+/2,\nRL=50Ω,CL=35pF,\nseeFigure 13Full2.3V\nto\n2.7V0.5 ns\nBW Bandwidth RL=50Ω,Switch ON,\nseeFigure 1425°C 2.3V 220 MHz\nOISO OFF isolationRL=50Ω,\nf=10MHz,Switch OFF,\nseeFigure 1525°C 2.3V –65 dB\nXTALK CrosstalkRL=50Ω,\nf=10MHz,Switch ON,\nseeFigure 1625°C 2.3V –66 dB\nTHDTotal harmonic\ndistortionRL=600Ω,\nCL=50pF,f=600Hzto\n20kHz,\nseeFigure 1825°C 2.3V 0.025%\nSUPPLY\nI+Positive supply\ncurrentVIN=V+orGND, Switch ONorOFF25°C\n2.7V1\nµA\nFull 10\nΔI+Change in\nsupply currentVIN=V+–0.6V Full 2.7V 500 µA\n9TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated(1) TA=25°C.\n(2) Allunused digital inputs ofthedevice must beheld atV+orGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .6.8 Electrical Characteristics for1.8-V Supply\nV+=1.65 Vto1.95 V,TA=–40°Cto85°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS TA V+ MIN TYP(1)MAX UNIT\nANALOG SWITCH\nVCOM,\nVNO,VNCAnalog signal range 0 V+ V\nron ON-state resistance0≤VNOorVNC≤V+,\nICOM=–4mA,Switch ON,\nseeFigure 9Full\n1.65 V140\nΩ-40to\n125°C180\nΔronON-state resistance\nmatch between channelsVNOorVNC=1.15 V,\nICOM=–4mA,Switch ON,\nseeFigure 925°C 1.65 V 1 Ω\nron(flat)ON-state resistance\nflatness0≤VNOorVNC≤V+,\nICOM=–4mA,Switch ON,\nseeFigure 925°C 1.65 V 110 Ω\nINC(OFF) ,\nINO(OFF)NC,NO\nOFF leakage currentVNCorVNO=0toV+,\nVCOM=0toV+,Switch OFF,\nseeFigure 1025°C\n1.95 V–1 0.05 1\nµA\nFull –1 1\nINC(ON) ,\nINO(ON)NC,NO\nONleakage currentVNCorVNO=0toV+,\nVCOM=Open,Switch ON,\nseeFigure 1025°C\n1.95 V–0.1 0.1\nµA\nFull –1 1\nICOM(ON)COM\nONleakage currentVNCorVNO=Open,\nVCOM=0toV+,Switch ON,\nseeFigure 1025°C\n1.95 V–0.1 0.1\nµA\nFull –1 1\nDIGITAL INPUTS (IN12, IN2)(2)\nVIH Input logic high Full V+×0.75 V\nVIL Input logic low Full V+×0.25 V\nIIH,IIL Input leakage current VIN=5.5Vor025°C\n1.95 V–1 0.05 1\nµA\nFull –1 1\nDYNAMIC\ntON Turnon timeVNC=GND andVNO=V+\nor\nVNC=V+andVNO=GND,RL=500Ω,\nCL=50pF,\nseeFigure 12Full 1.65 V\nto\n1.95 V7 24 ns\n-40to\n125°C5.5 27 ns\ntOFF Turnoff timeVNC=GND andVNO=V+\nor\nVNC=V+andVNO=GND,RL=500Ω,\nCL=50pF,\nseeFigure 12Full1.65 V\nto\n1.95 V3 13\nns -40to\n125°C2 16\ntBBM Break-before-make timeVNC=VNO=V+/2,\nRL=50Ω,CL=35pF,\nseeFigure 13Full1.65 V\nto\n1.95 V0.5 ns\nBW Bandwidth RL=50Ω,Switch ON,\nseeFigure 1425°C 1.8V 220 MHz\nOISO OFF isolationRL=50Ω,\nf=10MHz,Switch OFF,\nseeFigure 1525°C 1.8V –60 dB\nXTALK CrosstalkRL=50Ω,\nf=10MHz,Switch ON,\nseeFigure 1625°C 1.8V –66 dB\nTHDTotal harmonic\ndistortionRL=600Ω,\nCL=50pF,f=600Hzto\n20kHz,\nseeFigure 1825°C 1.8V 0.015%\nSUPPLY\nI+Positive supply\ncurrentVIN=V+orGND, Switch ONorOFF25°C\n1.95 V1\nµA\nFull 10\nΔI+Change in\nsupply currentVIN=V+–0.6V Full 1.95 V 500 µA\ntON\ntOFF\n024681012\n1.5 2 2.5 3 3.5 4 4.5 5 5.5\nV+− Supply Voltage − VtON/tOFF− nsTA= 25°C\n012345\n−60 −40 −20 0 20 40 60 80 100tON\ntOFF\nTA− Temperature − °CtON/tOFF− ns\n46810\n0 1 2 3 4 5\nVCOM − Vron−ΩTA= +85 °C\nTA= +25 °C\nTA= −40 °C\nTemperature − °CLeakage − nA\n−1012345\n−60 −40 −20 0 20 40 60 80 100INC(OFF) , INO(OFF) ,\nINC(ON) , INO(ON) , and\nICOM(ON)OFF\nON\n020406080100120140\n0 1 2 3 4 5\nVCOM − VV+= 1.65 V\nV+= 2.3 V\nV+= 3 VV+= 4.5 Vron−ΩTA= 25°C\n48121620\n0 0.5 1 1.5 2 2.5 3 3.5TA= +85 C °\nTA= +25°C\nTA= 40 – °C\nVCOM −Vron−Ω\n10TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated6.9 Typical Characteristics\nFigure 1.ronvsVCOMFigure 2.ronvsVCOM(V+=3V)\nFigure 3.ronvsVCOM(V+=5V)Figure 4.Leakage Current vsTemperature\n(V+=5.5V)\nFigure 5.tONandtOFFvsV+Figure 6.tONandtOFFvsTemperature (V+=5V)\n−100−90−80−70−60−50−40−30−20−10010\n0.1 1 10 100 1000\nFrequency − MHzLoss − dBBandwidth\nOff-Isolation\nCrosstalkTA= 25°C\nFrequency −HzTHD + Noise − %\n0.00000.00020.00040.00060.00080.00100.00120.00140.00160.00180.0020\n100 1000 10000TA= 25°C\n11TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Frequency Response (V+=3V)Figure 8.Total Harmonic Distortion\n(THD) vsFrequency (V+=3V)\nV+\nGNDIN VBIAS VINVIN= VIHor V ILVBIAS = V+or GND\nCapacitance is measured at NC,\nNO, COM, and IN inputs during\nON and OFF conditions.Capacitance\nMeter\nVNOVNCVCOM\nV+\nGNDChannel OFF\nNC\nINVNC\nVINNOCOMVCOM\nVCOM = 0 to V +OFF-State Leakage Current\norVIN= VIHor V IL\nVNCor V NO= 0 to V +\nChannel ON\nVNCor V NO= Open, V COM = 0 to V +ON-State Leakage Current\norVIN= VIHor V IL\nVNCor V NO= 0 to V +, VCOM = OpenVNO\nV+\nICOMronVCOMVNO/NC\nICOM\nGNDChannel ONNC\nIN\nVINNOCOMVCOM\nVIN= VIHor V ILVNOVNC\n= Ω\n12TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 9.ON-State Resistance (ron)\nFigure 10.ON-andOFF-State Leakage Current (ICOM(ON) ,INC(OFF) ,INO(OFF) ,INC(ON) ,INO(ON) )\nFigure 11.Capacitance (CIN,CCOM(ON) ,CNC(OFF) ,CNO(OFF) ,CNC(ON) ,CNO(ON) )\nV+\nGNDNC\nIN VINNOCOM50 Ω\n50 ΩVNC\nVCOM\nGain = 20 logVCOM\nVNCdBChannel ON: NC to COM\nNetwork Analyzer Setup\nSource Power = 0 dBM\nDC Bias = 350 mVNetwork Analyzer\nSource\nSignal\nV+\nGNDNC or NO\nINVI\nVINNC or NOCOMVCOM\nRL CLVCOM\ntBBM050%\n90% 90%VINtr<5 ns\ntf<5 ns\nVI= V+/2\nRL= 50 Ω\nCL= 35 pFLogic\nInput\nLogic\nInputSwitch\nOutput\nV+\nGNDNC or NO\nINVNCor V NO\nVINNC or NO COMVCOM\nRL CLGND\nV+VNC\n500ΩRL CL\n50 pFV+\nGNDVNO\ntONTEST\nGND\nV+500Ω 50 pFV+\nGNDtOFF\n50%\ntON tOFFVIN\nVCOM50%\n90%Logic\nInput\n90%Logic\nInput\nSwitch\nOutput\n13TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 12.Turnon (tON)andTurnoff (tOFF)Time\nFigure 13.Break-Before-Make (tBBM)Time\nFigure 14.Frequency Response (BW)\nV+\nGNDNC or NO\nINRGEN\nVINNC or NO COMVOUT\nRL CLOFFVIN\nVOUTON OFF\nDVOUTVGEN+\nVIN= VIHor V ILRL= 1 M Ω\nCL= 35 pFVGEN= 0\nRGEN= 0\nQC= CL×ΔVOUTLogic\nInputVINH\nVINLLogic\nInput\nNC\nNO50 Ω\n50 ΩVNC\nVCOM\nCrosstalk = 20 logVNO\nVNCdBChannel ON: NC to COM\nNetwork Analyzer Setup\nSource Power = 0 dBM\nDC Bias = 350 mV50 ΩV+\nGNDVNOSource\nSignalChannel OFF: NO to COMNetwork Analyzer\nNC\nNOCOMVNC\nVCOMOFF Isolation = 20 logVCOM\nVNCdBChannel OFF: NC to COM\nNetwork Analyzer Setup\nSource Power = 0 dBM\nDC Bias = 350 mV50 ΩV+\nGND50 Ω\n50 ΩNetwork Analyzer\nSource\nSignal\n14TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 15.OFF Isolation (OISO)\nFigure 16.Crosstalk (XTALK)\nFigure 17.Charge Injection (QC)\nV+\nGNDNC\nNOCOM10 µF\nRLCLRL= 600 Ω\nCL= 50 pFVSOURCE = 0.5 V P-P\nfSOURCE = 600 Hz to 20 kHz\nRL\nVSOURCEV+/2\nAnalyzer10 µFChannel ON: COM to NC\nVO\n15TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 18.Total Harmonic Distortion (THD)\nNC1 COM1IN1\nNO1\nNC2 COM2IN2\nNO2\n16TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TS5A23157 isadual single-pole-double-throw (SPDT) solid-state analog switch. The TS5A23157, likeall\nanalog switches, isbidirectional. When powered on,each COM pinisconnected toitsrespective NCpinwhen\ntheINpinislow. Forthisdevice, NCstands fornormally closed and NOstands fornormally open .IfINislow,\nCOM isconnected toNC.IfINishigh, COM isconnected toNO.\nThe TS5A23157 isabreak-before-make switch. This means thatduring switching, aconnection isbroken before\nanew connection isestablished. TheNCandNOpins arenever connected toeach other.\n8.2 Functional Block Diagram\n8.3 Feature Description\nThe lowON-state resistance, ON-state resistance matching, and charge injection intheTS5A23157 make this\nswitch anexcellent choice foranalog signals that require minimal distortion. Inaddition, thelowTHD allows\naudio signals tobepreserved more clearly asthey pass through thedevice.\nThe 1.65-V to5.5-V operation allows compatibility with more logic levels, and thebidirectional I/Os can pass\nanalog signals from 0VtoV+with lowdistortion. The control inputs are5-Vtolerant, allowing control signals to\nbepresent without VCC.\n8.4 Device Functional Modes\nTable 1liststhefunctional modes forTS5A23157.\nTable 1.Function Table\nINNCTOCOM,\nCOM TONCNOTOCOM,\nCOM TONO\nL ON OFF\nH OFF ON\nMCU or \nSystem Logic \n1  COM1NO1\nNC1\nGND5 V\nIN1V+\nTo/From \nSystem 1\n COM2NO2\nNC2IN2\nTo/From \nSystem 2MCU or \nSystem Logic \n2\n17TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TS5A3157 canbeused inavariety ofcustomer systems. The TS5A3157 canbeused anywhere multiple\nanalog ordigital signals must beselected topass across asingle line.\n9.2 Typical Application\nFigure 19.System Schematic forTS5A23157\n9.2.1 Design Requirements\nInthisparticular application, V+was 5V,although V+isallowed tobeanyvoltage specified inRecommended\nOperating Conditions .Adecoupling capacitor isrecommended onthe V+ pin. See Power Supply\nRecommendations formore details.\n9.2.2 Detailed Design Procedure\nInthisapplication, INis,bydefault, pulled lowtoGND. Choose theresistor size based onthecurrent driving\nstrength oftheGPIO, thedesired power consumption, andtheswitching frequency (ifapplicable). IftheGPIO is\nopen-drain, usepullup resistors instead.\n102030405060708090100\n−60 −40 −20 0 20 40 60 80 1000\nTA− Temperature − °CICC+− nA\n18TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments IncorporatedTypical Application (continued)\n9.2.3 Application Curve\nFigure 20.Power-Supply Current vsTemperature (V+=5V)\n10Power Supply Recommendations\nThe power supply canbeanyvoltage between theminimum and maximum supply voltage rating located inthe\nRecommended Operating Conditions .\nEach VCCterminal should have agood bypass capacitor toprevent power disturbance. Fordevices with asingle\nsupply, a0.1-μFbypass capacitor isrecommended. Ifthere aremultiple pins labeled VCC,then a0.01-μFor\n0.022-μFcapacitor isrecommended foreach VCCbecause theVCCpins willbetied together internally. For\ndevices with dual supply pins operating atdifferent voltages, forexample VCCand VDD,a0.1-µFbypass\ncapacitor isrecommended foreach supply pin.Itisacceptable toparallel multiple bypass capacitors toreject\ndifferent frequencies ofnoise. 0.1-μFand 1-μFcapacitors arecommonly used inparallel. The bypass capacitor\nshould beinstalled asclose tothepower terminal aspossible forbest results.\nWORST BETTER BEST\n1W min.\nW2W\n19TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nReflections and matching areclosely related toloop antenna theory, butdifferent enough towarrant their own\ndiscussion. When aPCB trace turns acorner ata90°angle, areflection canoccur. This isprimarily duetothe\nchange ofwidth ofthetrace. Attheapex oftheturn, thetrace width isincreased to1.414 times itswidth. This\nupsets thetransmission linecharacteristics, especially thedistributed capacitance and self–inductance ofthe\ntrace —resulting inthereflection. Itisagiven that notallPCB traces canbestraight, and sothey willhave to\nturn corners. Below figure shows progressively better techniques ofrounding corners. Only thelast example\nmaintains constant trace width andminimizes reflections.\nUnused switch I/Os, such asNO, NC,andCOM, canbeleftfloating ortiedtoGND. However, theINpinmust be\ndriven high orlow. Due topartial transistor turnon when control inputs areatthreshold levels, floating control\ninputs cancause increased ICCorunknown switch selection states.\n11.2 Layout Example\nFigure 21.Trace Example\n20TS5A23157\nSCDS165F –MAY 2004 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Device Nomenclature\nTable 2.Parameter Description\nSYMBOL DESCRIPTION\nVCOM Voltage atCOM\nVNC Voltage atNC\nVNO Voltage atNO\nron Resistance between COM andNCorCOM andNOports when thechannel isON\nΔron Difference ofronbetween channels\nron(flat) Difference between themaximum andminimum value ofroninachannel over thespecified range ofconditions\nINC(OFF)Leakage current measured attheNCport, with thecorresponding channel (NC toCOM) intheOFF state under worst-\ncase input andoutput conditions\nINO(OFF)Leakage current measured attheNOport, with thecorresponding channel (NO toCOM) intheOFF state under worst-\ncase input andoutput conditions\nINC(ON)Leakage current measured attheNCport, with thecorresponding channel (NC toCOM) intheONstate andtheoutput\n(COM) being open\nINO(ON)Leakage current measured attheNOport, with thecorresponding channel (NO toCOM) intheONstate andtheoutput\n(COM) being open\nICOM(ON)Leakage current measured attheCOM port, with thecorresponding channel (NO toCOM orNCtoCOM) intheONstate\nandtheoutput (NC orNO) being open\nVIH Minimum input voltage forlogic high forthecontrol input (IN)\nVIL Minimum input voltage forlogic lowforthecontrol input (IN)\nVIN Voltage atIN\nIIH,IIL Leakage current measured atIN\ntONTurnon time fortheswitch. This parameter ismeasured under thespecified range ofconditions andbythepropagation\ndelay between thedigital control (IN)signal andanalog outputs (COM/NC/NO) signal when theswitch isturning ON.\ntOFFTurnoff time fortheswitch. This parameter ismeasured under thespecified range ofconditions andbythepropagation\ndelay between thedigital control (IN)signal andanalog outputs (COM/NC/NO) signal when theswitch isturning OFF.\ntBBMBreak-before-make time. This parameter ismeasured under thespecified range ofconditions andbythepropagation\ndelay between theoutput oftwoadjacent analog channels (NC andNO) when thecontrol signal changes state.\nQCCharge injection isameasurement ofunwanted signal coupling from thecontrol (IN)input totheanalog (NC, NO, or\nCOM) output. This ismeasured incoulombs (C)andmeasured bythetotal charge induced duetoswitching ofthe\ncontrol input. Charge injection, QC=CL×ΔVO,CListheload capacitance andΔVOisthechange inanalog output\nvoltage.\nCNC(OFF) Capacitance attheNCportwhen thecorresponding channel (NC toCOM) isOFF\nCNO(OFF) Capacitance attheNOportwhen thecorresponding channel (NC toCOM) isOFF\nCNC(ON) Capacitance attheNCportwhen thecorresponding channel (NC toCOM) isON\nCNO(ON) Capacitance attheNOportwhen thecorresponding channel (NC toCOM) isON\nCCOM(ON) Capacitance attheCOM portwhen thecorresponding channel (COM toNCorCOM toNO) isON\nCIN Capacitance ofIN\nOISOOFF isolation oftheswitch isameasurement ofOFF-state switch impedance. This ismeasured indBinaspecific\nfrequency, with thecorresponding channel (NC toCOM orNOtoCOM) intheOFF state. OFF isolation, OISO=20LOG\n(VNC/VCOM)dB,VCOM istheinput andVNCistheoutput.\nXTALKCrosstalk isameasurement ofunwanted signal coupling from anONchannel toanOFF channel (NC toNOorNOto\nNC). This ismeasured ataspecific frequency andindB.Crosstalk, XTALK =20log(VNC1/VNO1),VNO1istheinput and\nVNC1istheoutput.\nBWBandwidth oftheswitch. This isthefrequency where thegain ofanONchannel is–3dBbelow thedcgain. Gain is\nmeasured from theequation, 20log(VNC/VCOM)dB,where VNCistheoutput andVCOM istheinput.\nI+ Static power-supply current with thecontrol (IN)pinatV+orGND\nΔI+ This istheincrease inI+foreach control (IN)input thatisatthespecified voltage, rather than atV+orGND.\n21TS5A23157\nwww.ti.com SCDS165F –MAY 2004 –REVISED JANUARY 2019\nProduct Folder Links: TS5A23157Submit Documentation Feedback Copyright ©2004 –2019, Texas Instruments IncorporatedTable 3.Summary ofCharacteristics\nCONFIGURATION2:1MULTIPLEXER/DEMULTIPLEXER\n(2×SPDT)\nNumber ofchannels 2\nON-state resistance (ron) 10Ω\nON-state resistance match between channels (Δron) 0.15Ω\nON-state resistance flatness (ron(flat) ) 4Ω\nTurnon/turnoff time (tON/tOFF) 5.7ns/3.8 ns\nBreak-before-make time (tBBM) 0.5ns\nCharge injection (QC) 7pC\nBandwidth (BW) 220MHz\nOFF isolation (OSIO) –65dBat10MHz\nCrosstalk 9XTALK) –66dBat10MHz\nTotal harmo nicdistortion (THD) 0.01%\nLeakage current (ICOM(OFF) /INC(OFF) ) ±1µA\nPackage options 10-pin DGS andRSE\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Implications ofSlow orFloating CMOS Inputs ,SCBA004\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 17-Jan-2024\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTS5A23157DGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (3BR, JBR)Samples\nTS5A23157DGSRE4 LIFEBUY VSSOP DGS 102500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 (3BR, JBR)\nTS5A23157DGSRG4 ACTIVE VSSOP DGS 102500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 (3BR, JBR)Samples\nTS5A23157DGST LIFEBUY VSSOP DGS 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 JBR\nTS5A23157RSER ACTIVE UQFN RSE 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 JBOSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 17-Jan-2024\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TS5A23157 :\n•Automotive : TS5A23157-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-May-2024\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTS5A23157DGSR VSSOP DGS 102500 330.0 12.4 5.33.41.48.012.0 Q1\nTS5A23157DGST VSSOP DGS 10250 180.0 12.4 5.33.31.38.012.0 Q1\nTS5A23157RSER UQFN RSE 103000 180.0 9.51.72.20.754.08.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-May-2024\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTS5A23157DGSR VSSOP DGS 102500 366.0 364.0 50.0\nTS5A23157DGST VSSOP DGS 10250 203.0 203.0 35.0\nTS5A23157RSER UQFN RSE 103000 189.0 185.0 36.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nwww.ti.comPACKAGE OUTLINE\nC 0.6\n0.5\n0.050.00\n2X\n1.5\n6X 0.58X 0.40.3\n4X 0.30.22X 0.450.35\n4X 0.250.152X 0.350.25B1.551.45A\n2.051.95\n(0.12)TYPUQFN - 0.6 mm max height RSE0010A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220307/A   03/2020PIN 1 INDEX AREA\nSEATING PLANE\n0.05 C\n145\n10\n0.1 C A B\n0.05 C6\n9SYMM\nSYMM0.1 C A B\n0.05 C0.1 C A B\n0.05 C\nPIN 1 ID\n(45X 0.1)\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.SCALE  7.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n2X (0.6)\n2X (0.3)4X\n(0.2)\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND8X (0.55)\n4X (0.25)\n6X (0.5)\n(1.35)(1.8)(R0.05) TYPUQFN - 0.6 mm max height RSE0010A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220307/A   03/2020SYMM\n1\n4 610\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:30X59\nNOTES: (continued) 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).  METAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILS\nNOT TO SCALENON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETALSOLDER MASKOPENING\nMETALUNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (0.55)\n4X (0.25)2X (0.6)\n2X\n(0.3)\n(1.35)(1.8)\n4X (0.2)6X (0.5)(R0.05) TYPUQFN - 0.6 mm max height RSE0010A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220307/A   03/2020\nNOTES: (continued) 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMM1\n4\n56910SYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICKNESS\nSCALE: 30X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 4, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TS5A23157RSER

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (V+): 1.65 V to 5.5 V
  - Analog Voltage (VNC, VNO, VCOM): 0 V to V+

- **Current Ratings:**
  - On-state switch current (INC, INO): ±50 mA
  - Continuous current through V+ or GND: ±100 mA

- **Power Consumption:**
  - Positive supply current (I+): 1 µA (typical), up to 10 µA (maximum)

- **Operating Temperature Range:**
  - -40 °C to 125 °C

- **Package Type:**
  - UQFN (10 pins), dimensions: 2.00 mm x 1.50 mm

- **Special Features:**
  - Low ON-State Resistance: 15 Ω at 125 °C
  - Control Inputs are 5-V Tolerant
  - Specified Break-Before-Make Switching
  - Low Charge Injection: 7 pC
  - Excellent ON-Resistance Matching: 0.15 Ω
  - Low Total Harmonic Distortion: 0.01%
  - ESD Performance: 2000-V Human-Body Model, 1000-V Charged-Device Model
  - Moisture Sensitive Level: MSL 1 (JEDEC J-STD-020E)

### Description of the Component:

The **TS5A23157** is a dual single-pole double-throw (SPDT) analog switch designed for low distortion and high-speed switching of analog signals. It operates from a supply voltage range of 1.65 V to 5.5 V and can handle both digital and analog signals, making it suitable for various applications. The device features a low ON-state resistance, ensuring minimal signal loss and distortion during operation.

### Typical Applications:

The TS5A23157 is commonly used in applications such as:

- **Sample-and-Hold Circuits:** For capturing and holding analog signals.
- **Battery-Powered Equipment:** Due to its low power consumption, it is ideal for portable devices.
- **Audio and Video Signal Routing:** It can switch audio and video signals with low distortion, making it suitable for multimedia applications.
- **Communication Circuits:** Used in systems requiring signal routing and switching.

This component is particularly beneficial in scenarios where signal integrity is critical, such as in audio processing and communication systems, due to its low total harmonic distortion and excellent ON-resistance matching.