#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 30 02:42:11 2025
# Process ID: 19808
# Current directory: C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms
# Command line: vivado.exe -mode batch -source run_simulation.tcl
# Log file: C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/vivado.log
# Journal file: C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms\vivado.jou
#-----------------------------------------------------------
source run_simulation.tcl
# set tb_file [file normalize {C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sim_1/new/tb.sv}]
# set design_file [file normalize {C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/key_internal.sv}]
# set vcd_file [file normalize {keyinternal_tb_output.vcd}]
# set pkg_file [file normalize {C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Dilithium_pkg.sv}]
# set all [file normalize {C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new}]
# create_project -force keyinternal_project {C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/vivado_sim}
# add_files $all
# add_files $pkg_file
WARNING: [filemgmt 56-12] File 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Dilithium_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
# add_files $tb_file
# add_files $design_file
WARNING: [filemgmt 56-12] File 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/key_internal.sv' cannot be added to the project because it already exists in the project, skipping this file
# set_property top KeyInternal_tb [get_filesets sim_1]
# launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'KeyInternal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj KeyInternal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Bitpack_new.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitPack_new
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/CoefFromHalfByte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromHalfByte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/ExpandS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Power2round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Power2round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/RejBoundedPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejBoundedPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/SKEncode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skEncode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/key_internal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_internal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/pkEncode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PkEncode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyInternal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 454bb11e3eea4bfe94dd8274bd6d3901 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyInternal_tb_behav xil_defaultlib.KeyInternal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SwapNibbles(WIDTH=256)
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1088,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=1024,ca...
Compiling module xil_defaultlib.pad10_1(x=1344,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=6501)
Compiling module xil_defaultlib.CoefFromThreeBytes
Compiling module xil_defaultlib.RejNttPoly
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=4096,ca...
Compiling module xil_defaultlib.CoefFromHalfByte
Compiling module xil_defaultlib.RejBoundedPoly
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_INV
Compiling module xil_defaultlib.Power2round(T_WIDTH=64)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=10)
Compiling module xil_defaultlib.PkEncode
Compiling module xil_defaultlib.pad10_1(x=1088,m=20740)
Compiling module xil_defaultlib.sponge(msg_len=20740,d_len=512,c...
Compiling module xil_defaultlib.BitPack_new_default
Compiling module xil_defaultlib.BitPack_new(a=4095,b=4096,b_len=...
Compiling module xil_defaultlib.skEncode
Compiling module xil_defaultlib.key_internal
Compiling module xil_defaultlib.KeyInternal_tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Compiling package xil_defaultlib.$unit_Bitpack_new_sv
Built simulation snapshot KeyInternal_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim/xsim.dir/KeyInternal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 30 02:42:37 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 311.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "KeyInternal_tb_behav -key {Behavioral:sim_1:Functional:KeyInternal_tb} -tclbatch {KeyInternal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source KeyInternal_tb.tcl
## current_wave_config
sk_t0[0]: -3626 1613 -263 -594 -2352 2722 -2803 3940 -3665 669 -3121 -323 1343 -2920 2332 1783 188 795 3876 -1856 2277 -2280 -903 -3483 1083 -524 1620 3541 -1100 -4006 84 -2207 1509 -157 -2938 -3171 724 -406 -3285 -3652 1277 271 1744 -1231 2522 -1813 3182 2263 -622 -1407 -3090 -1667 3885 1148 2846 794 -1984 2612 -3148 -3251 -3082 3477 3891 2652 2510 2972 -1421 -2368 1690 -1214 2794 -2121 3467 2458 -2904 3835 -176 2574 882 1700 -871 3803 1021 3174 -2287 -1620 718 758 -2364 22 -1995 -82 -3119 1564 -2776 -118 -3148 -2792 -2212 2528 3193 -387 -3202 -3523 3995 2262 3036 2920 1120 1326 3586 -3908 1582 -664 -1844 -2587 1487 -2974 854 -1443 -3112 3317 -2228 -928 -2274 -1607 -29 -822 4035 2986 1169 2184 1902 4061 2232 -2870 -2293 -819 2401 -400 2963 -1061 -2705 1925 3417 3170 -14 3144 1215 3998 1791 3469 1125 2276 1150 1161 -3015 130 -3441 -3095 -1140 3248 -3513 1320 -3933 -485 -2107 -2112 2109 199 16 -521 2697 -1109 3950 -2476 1199 1941 -3502 266 -871 -1740 -1752 2809 -1836 90 2080 -1689 1023 -3365 1306 -3316 1523 3362 1193 -916 -688 -3527 3762 -2581 -255 -2067 438 -2803 1539 3671 -2591 2552 3763 -744 -917 3661 1671 3511 937 -3866 -3633 -3824 1404 1137 1937 745 -2272 1185 -48 3778 196 3277 1299 -869 1988 -3596 1371 3413 -121 -3390 1169 929 3071 -614 2131 -4080 -488 682 4030 3044 3557 -2902 -37 -3990 -2132 3905 1263 -2858 -2699 -2419 
sk_t0[1]: -3494 -1969 3862 -590 4056 -862 -1472 1726 1065 -631 -2104 1977 3717 2837 1343 2760 2489 3357 2981 -69 1836 3106 516 -1526 -3213 -546 3289 -135 415 403 -4000 -2078 -287 3631 -3944 -3593 3452 -1929 -3731 1100 -1983 3849 -3762 650 -1942 982 369 -3251 -1109 782 -3449 139 -2431 3312 -2858 1001 -3880 2417 3205 2310 2837 2904 -1877 -1355 1804 2785 -1045 3260 3747 142 3243 2220 -1781 650 -2190 -2585 3180 -2928 1584 104 3902 3982 -96 -3271 -3083 1068 2906 1318 -2979 922 -1364 4091 -3075 -3940 -3199 2368 -1439 2533 -2165 -3543 3195 1122 -3790 -1592 -1831 2356 -1009 3610 -3762 409 -2942 -1506 3685 -828 -2584 1575 -3019 1668 -3085 -2616 1373 -2470 -10 -1522 1425 -392 2669 3368 -2872 -470 2168 -1913 164 -2016 58 -4056 -3707 1840 3304 -1726 -3448 99 3645 -823 1945 -3898 -3169 3335 -1611 2805 -2533 2923 -1955 -404 1221 -595 1285 -3012 -2016 3953 -2055 2780 697 -1577 -1406 -728 -200 -1202 -1868 2464 2629 -1724 3793 3045 2819 -2468 -3119 331 -2067 -2794 -2352 138 1924 -276 2159 670 2083 -1105 -3310 -913 370 -1212 2706 -1718 3764 -210 -146 2027 60 -789 3088 1557 1092 -485 -2723 -3740 3335 175 2919 -1201 -2551 1721 3683 -3643 1597 -1457 -3297 4014 2107 2777 518 248 2441 -4096 3425 3535 -2864 1753 3326 -54 -1633 -2267 377 284 1472 -1944 -43 -4014 -906 2890 1213 2213 -2470 2627 -2851 -3743 2575 -3240 -1481 -146 -734 1728 3399 2762 778 -1937 
sk_t0[2]: -1381 -502 3431 1565 -808 631 796 -1365 -677 -1265 541 3857 -706 459 -50 3420 -2413 -2069 3503 846 -1718 -150 1491 -811 -1390 -3067 -2066 -1952 2774 -2012 -2660 -558 -2951 58 -2587 -1850 -1631 -799 3323 -3011 1399 4080 -649 -2511 -374 -2092 -3388 4088 -3527 2387 3190 -1104 -645 1338 1645 -316 -1399 -499 -4039 2479 1386 -1269 -2231 -1443 2072 -2241 3121 -2161 1827 -1633 2809 -745 -3321 614 2363 -3298 3233 -759 -2371 776 2584 1327 -1320 -3755 126 -291 2989 109 -1223 3870 -1673 215 437 421 -3209 -1670 3132 -1695 -2484 1179 -2939 -711 -979 -2690 45 1526 -3027 1258 1678 2753 -167 -3676 2956 -1991 -1237 458 2951 -1678 2254 -159 -3739 195 4061 572 2518 -3296 1821 1741 -3661 66 -3929 -1790 -2124 -3830 -2268 2241 -2372 2847 1021 2371 -3226 -1157 1751 1519 -2564 3609 3992 -3394 -1105 -31 -2777 -202 -385 -3559 3111 3148 2005 3584 3592 -230 368 173 2387 -490 -2282 2772 -4022 1022 -293 3933 -1514 -2034 305 1200 2549 -2526 2948 2670 -2593 -1578 -536 -3854 3283 -980 -1578 1833 3463 -1988 -711 -1160 -3951 -1561 325 -2291 -248 59 2265 853 -1703 341 -2373 1345 -605 -1639 -3094 -1537 106 1237 1099 1480 3336 3328 227 641 2455 2892 -275 3272 1385 -3143 2250 -3745 41 -1114 1780 3817 -1149 -1396 2309 830 3307 1051 -1928 -3665 -3302 -1191 570 3897 948 -1208 1207 2373 -644 3054 -3378 -3087 1678 -2880 -1648 3920 -180 -2774 2404 3362 -2133 -358 
sk_t0[3]: -1313 589 2709 -1845 -1915 2613 2980 1184 2936 1237 3230 -2967 -2879 3737 3552 -3769 852 2044 1163 597 -3942 2424 2734 2591 1632 -1285 -2869 180 -2275 -3320 -3294 1890 -1992 -1824 -3660 1972 -2960 -2341 -1060 2907 -1748 -423 3901 1285 2549 2361 3335 -3089 -1426 2010 301 4087 2703 3724 3144 4059 711 -1669 -1142 2513 1153 -491 -2565 -2548 -2590 2641 1646 -3310 -3597 -3012 -12 3678 3357 -1703 3470 -3485 2461 724 3609 1250 -2859 1192 2539 1977 2200 -1986 1011 -439 -51 -2543 -1689 -2007 -1024 1038 -929 -1813 -850 -724 2237 2982 2489 3213 -2282 427 -2057 -1898 3302 167 1989 -1817 3848 3321 1069 2874 890 -831 -1690 93 -2517 3757 2919 609 3837 -3751 3845 -2150 -430 -2742 -1109 -1911 -1796 -181 -3825 -2088 -1066 -1150 2676 -756 -4067 2554 2373 -2867 2385 -3431 2073 -3441 2819 634 -3408 -1999 3581 -1794 825 3799 -126 2138 809 2498 -3374 2548 -4015 -3785 -724 -3309 -499 3626 638 -3467 1185 -3865 -1649 -1196 -1516 974 -1572 -2524 -3017 3101 -2792 308 -3984 1874 2345 -2193 -1269 -1263 -3202 -2594 1626 -1475 -2566 -1297 -2350 -271 2361 3759 1480 -867 -3971 419 4018 -1340 -3570 1670 -962 4028 -1444 -3880 3819 2164 2394 2757 3914 3701 3342 -3122 -1976 -2279 3764 906 -2060 -2512 -1795 -182 4086 -2928 -2435 2529 -4029 -664 3869 -721 -1665 3683 -664 -1362 -3671 3956 2507 2859 -2710 -137 3971 -1761 465 2055 -1782 -385 -2638 3631 2244 -3801 2131 4025 11 2069 
sk_t0[4]: 998 -2083 3833 -3619 1537 3920 862 3904 2850 -1774 -1832 541 1501 -2440 1302 -3422 -4013 -2705 -847 -2082 -4090 -369 3366 1828 2628 -3572 264 1119 1821 -1186 -3616 -1903 -1395 2396 2889 1120 606 -664 3060 -280 -1514 -3871 2371 383 16 -1990 -1272 -3762 -1062 1973 -3258 2520 -4091 1041 -3657 -963 -2596 -3945 497 3473 -2220 -2170 159 -2023 -78 302 -1456 -3404 -1315 853 -1726 -117 3316 3118 823 3685 3883 -2837 -3790 -172 -3214 192 -1312 1993 -2214 -423 -454 1107 899 -3032 226 -3477 3138 -3947 3505 -1073 -2323 3695 861 -3652 -957 3511 -3862 3833 -977 3132 -872 4005 -304 298 3159 767 183 1213 2166 3563 2675 3784 -2406 2291 -1896 -984 2575 1079 -2975 -3940 1131 3785 1744 -692 -1087 -3179 -1981 -1217 -790 -2612 -907 -3114 -1066 4001 2967 -874 1175 996 -1835 -2968 1415 3186 -3205 -3350 -962 -1891 2455 2262 558 -2993 3569 -3380 -2523 372 -3427 3440 -3741 -3136 -1886 3981 -603 -928 269 -2855 1708 1610 -2446 -2345 -874 444 -141 1392 -1361 3667 -2693 204 -2777 2721 1409 -1953 -2842 -62 -1096 -1631 1367 -2530 -3639 1515 -3308 -217 980 -1037 1144 1160 1700 -967 -674 -763 3627 14 963 -133 -2602 -3202 1620 2834 -404 -3230 -1387 1281 1013 2540 -68 -3271 1511 3550 3265 -3053 -2020 2538 2183 3043 -1799 -295 -481 3818 -2670 -3133 1597 -2393 267 -3329 -2511 3436 591 3865 -1314 2218 -2009 -515 -499 3201 -3114 1892 -3465 2759 -1029 -2544 3324 -867 
sk_t0[5]: -1700 1976 -220 3648 3985 -2773 583 2269 3632 2986 248 -3853 -1102 -1611 1616 3495 -187 -3604 -2540 1270 -1980 1246 2390 3306 1763 1356 2026 -2108 1962 922 2307 718 -1597 2645 -2905 -3660 -1874 2487 2715 1932 -2480 -841 -748 2674 -3631 -3167 -3537 -2579 47 1985 1372 -1213 2065 3628 960 -2979 3454 2 2603 357 -983 3329 -1094 2992 -2742 491 -144 1908 2453 3822 -2577 -1423 -98 3820 -3000 1225 1878 -3083 -3175 1205 3488 278 -2035 1529 3347 -3962 3177 822 -507 3 2172 -3224 -2765 -3574 2302 -3605 -3216 -3797 -893 1031 799 -3834 -3340 920 -1149 143 -2982 1808 1216 2523 -761 3954 -1058 1556 67 -2953 3311 -4090 1023 -1058 241 943 50 2323 -1337 -2204 1789 3184 254 -1961 -3414 -2077 2358 -1613 448 -447 3147 3939 -2488 1944 3543 276 -3378 2243 915 2764 156 1666 3227 3446 -2208 2861 -3408 -2770 -3327 1751 -2912 215 1508 1941 1945 3057 -3637 1602 1743 1650 -1700 718 -3425 1854 -3943 2983 1858 2077 3006 -862 2159 -1742 33 -3054 -1122 4015 2583 -1045 -3145 -90 -3976 1916 -3768 -2742 1005 -3377 3586 3941 2146 -4067 -3175 1406 -779 3368 3136 -2022 3818 -2711 1817 3519 3351 2109 -726 -1456 3699 334 -2038 -546 3767 2700 -2589 -2414 -2184 -3214 3314 655 -1346 1331 -1816 1334 2583 530 -209 -1674 -3025 -2593 430 -308 -2236 -1731 -3280 -3175 -400 -1254 526 1640 -1465 3029 -1919 -3023 2127 -3898 -1108 -3396 -1833 -1018 -2938 669 -2819 -3991 
sk_t0[6]: -3610 -2663 1025 2232 -3766 3556 2211 1658 3250 -2649 3305 -4031 -490 -964 -3663 1141 2460 -185 1458 1012 1883 -2465 3501 3418 3934 -3273 -2432 996 1867 2982 2342 -306 -2527 -3179 582 2997 -616 766 -1621 -2640 -3569 884 3741 -2975 2808 3570 -1761 -2611 -3507 2598 3753 2206 2137 586 -3808 -2904 -2069 686 2268 2604 -1846 -3000 1229 3749 1721 3914 2124 3875 1069 -976 908 3990 1796 -1107 648 3060 738 1309 1097 -1180 -756 -1644 -682 3447 1935 -90 -1009 -1330 1523 -2466 811 3752 -1781 -3183 -987 -2210 -620 -688 1156 1172 3912 -642 -612 -2555 2801 -1443 -2046 1930 -628 2039 -1453 975 -3573 130 443 -2474 3586 -1219 -3906 -831 731 1762 3062 119 1609 -3814 -3275 -3088 2256 4031 -3735 1950 340 -1718 -2446 165 1296 -3434 1164 2158 3006 -1277 -2082 -1906 -3280 -2324 3101 -176 1486 -143 -2439 -3852 3485 648 3311 2939 3085 3279 -1934 2355 -1549 -533 587 2624 -2916 -553 3894 422 2784 -387 -1562 2783 1455 2956 1937 -631 -2514 -2240 4000 -3458 -2007 -3490 -1544 -451 1835 926 -595 -1286 -3592 -3786 -2395 -439 -1609 3133 -1271 -170 436 3348 -1693 -1657 -1546 320 3329 -2987 -2940 2947 -396 697 3436 -3213 644 -3647 3934 101 3500 3101 -2558 3555 -1595 -763 2867 -3894 -2384 73 2555 -3429 -1872 380 -2759 3634 -167 -1329 -2167 991 -1557 736 -3057 892 381 -3337 3211 -850 2321 -3016 1096 -867 398 2397 -1853 -1346 3063 4045 23 3386 1000 3058 
sk_t0[7]: -3826 1299 1491 -1106 2953 2645 2497 1622 3778 -3928 1546 3397 -1773 -3210 -3708 -588 -72 3289 1462 -348 -3666 2099 -732 -50 77 203 3443 1657 -42 -3231 3448 3831 1152 3412 -59 599 -1692 -1450 -340 3716 343 -2254 -3212 -1660 831 260 1960 -2135 1516 -150 -1132 874 -2101 63 -2154 -223 1695 2900 3728 3667 179 4014 2347 1734 -1231 1674 -230 -2441 3272 -1871 -3502 2047 -232 3707 1186 -2652 -2368 1582 810 -2896 1260 -3872 2439 -1773 843 -3067 -1095 -94 4090 -2037 -2857 2400 -2460 -1818 1069 -3550 690 3197 3471 2575 677 933 -2269 4017 2274 2483 -1517 1089 -3380 1583 3921 3286 -2052 -3678 -516 3575 -1344 15 63 -2574 2905 1671 94 -2907 2249 3671 2619 2739 2805 -147 372 -549 -117 -426 3074 -2258 -680 1087 -2237 2995 4076 -175 -733 -2005 2054 413 642 3816 637 -3456 -2996 1438 3913 3642 1556 1807 274 1341 3816 851 3156 -81 -3980 1605 6 -2901 -2819 -3868 1689 3778 2091 -2687 1715 977 -3270 -101 3927 533 -1261 1502 3179 1799 -306 -3899 3428 649 -3757 778 -148 1736 683 -77 3308 -3411 2325 -2076 -3537 3452 -1933 452 -1026 654 -1340 -604 -2793 -1231 -248 -3425 2861 1753 3319 -308 -2428 1485 160 -2624 2210 -280 -2536 904 -1436 1068 -2704 -2300 2608 83 2926 -1109 -2799 -3536 -1352 2265 -1116 233 2830 3512 1102 -2958 2418 -2811 2358 -3851 1326 2362 1054 -1434 -1376 1918 848 -2787 -3226 370 -2231 -1226 -2347 -1549 
run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:01 . Memory (MB): peak = 317.852 ; gain = 0.043
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:03:04 . Memory (MB): peak = 317.852 ; gain = 6.168
INFO: [USF-XSim-96] XSim completed. Design snapshot 'KeyInternal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:03:19 . Memory (MB): peak = 317.852 ; gain = 15.832
# add_wave /KeyInternal_tb/*
# open_vcd $vcd_file
# log_vcd /KeyInternal_tb/*
# run all
$finish called at time : 1000005 ps : File "C:/Users/Asfiyan/Desktop/hafsa_Athestia/Dilithium_Algorithms/key_internal_new/key_internal_new.srcs/sim_1/new/tb.sv" Line 28
# close_vcd
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Fri May 30 02:45:43 2025...
