
MJSGadget.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aeb0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  0800af70  0800af70  0000bf70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4e8  0800b4e8  0000d1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b4e8  0800b4e8  0000c4e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4f0  0800b4f0  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4f0  0800b4f0  0000c4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b4f4  0800b4f4  0000c4f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800b4f8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000042c  200001d8  0800b6d0  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000504  20000604  0800b6d0  0000d604  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011fe7  00000000  00000000  0000d200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000353c  00000000  00000000  0001f1e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed8  00000000  00000000  00022728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b3f  00000000  00000000  00023600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001792c  00000000  00000000  0002413f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017203  00000000  00000000  0003ba6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081431  00000000  00000000  00052c6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d409f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043b8  00000000  00000000  000d40e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d849c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800af58 	.word	0x0800af58

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800af58 	.word	0x0800af58

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f883 	bl	8001548 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ffc3 	bl	80013d8 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f875 	bl	8001548 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f86b 	bl	8001548 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ffed 	bl	8001460 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ffe3 	bl	8001460 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f834 	bl	8000544 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1824      	adds	r4, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	42a3      	cmp	r3, r4
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c23      	lsrs	r3, r4, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0424      	lsls	r4, r4, #16
 8000536:	1960      	adds	r0, r4, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			@ (mov r8, r8)

08000544 <__udivmoddi4>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	4645      	mov	r5, r8
 800054c:	46de      	mov	lr, fp
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0004      	movs	r4, r0
 8000552:	000d      	movs	r5, r1
 8000554:	4692      	mov	sl, r2
 8000556:	4699      	mov	r9, r3
 8000558:	b083      	sub	sp, #12
 800055a:	428b      	cmp	r3, r1
 800055c:	d830      	bhi.n	80005c0 <__udivmoddi4+0x7c>
 800055e:	d02d      	beq.n	80005bc <__udivmoddi4+0x78>
 8000560:	4649      	mov	r1, r9
 8000562:	4650      	mov	r0, sl
 8000564:	f001 ff94 	bl	8002490 <__clzdi2>
 8000568:	0029      	movs	r1, r5
 800056a:	0006      	movs	r6, r0
 800056c:	0020      	movs	r0, r4
 800056e:	f001 ff8f 	bl	8002490 <__clzdi2>
 8000572:	1a33      	subs	r3, r6, r0
 8000574:	4698      	mov	r8, r3
 8000576:	3b20      	subs	r3, #32
 8000578:	d434      	bmi.n	80005e4 <__udivmoddi4+0xa0>
 800057a:	469b      	mov	fp, r3
 800057c:	4653      	mov	r3, sl
 800057e:	465a      	mov	r2, fp
 8000580:	4093      	lsls	r3, r2
 8000582:	4642      	mov	r2, r8
 8000584:	001f      	movs	r7, r3
 8000586:	4653      	mov	r3, sl
 8000588:	4093      	lsls	r3, r2
 800058a:	001e      	movs	r6, r3
 800058c:	42af      	cmp	r7, r5
 800058e:	d83b      	bhi.n	8000608 <__udivmoddi4+0xc4>
 8000590:	42af      	cmp	r7, r5
 8000592:	d100      	bne.n	8000596 <__udivmoddi4+0x52>
 8000594:	e079      	b.n	800068a <__udivmoddi4+0x146>
 8000596:	465b      	mov	r3, fp
 8000598:	1ba4      	subs	r4, r4, r6
 800059a:	41bd      	sbcs	r5, r7
 800059c:	2b00      	cmp	r3, #0
 800059e:	da00      	bge.n	80005a2 <__udivmoddi4+0x5e>
 80005a0:	e076      	b.n	8000690 <__udivmoddi4+0x14c>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	465a      	mov	r2, fp
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	4642      	mov	r2, r8
 80005b6:	4093      	lsls	r3, r2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	e029      	b.n	8000610 <__udivmoddi4+0xcc>
 80005bc:	4282      	cmp	r2, r0
 80005be:	d9cf      	bls.n	8000560 <__udivmoddi4+0x1c>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2300      	movs	r3, #0
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <__udivmoddi4+0x8e>
 80005ce:	601c      	str	r4, [r3, #0]
 80005d0:	605d      	str	r5, [r3, #4]
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	b003      	add	sp, #12
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	46bb      	mov	fp, r7
 80005dc:	46b2      	mov	sl, r6
 80005de:	46a9      	mov	r9, r5
 80005e0:	46a0      	mov	r8, r4
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	4642      	mov	r2, r8
 80005e6:	469b      	mov	fp, r3
 80005e8:	2320      	movs	r3, #32
 80005ea:	1a9b      	subs	r3, r3, r2
 80005ec:	4652      	mov	r2, sl
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	4641      	mov	r1, r8
 80005f2:	0013      	movs	r3, r2
 80005f4:	464a      	mov	r2, r9
 80005f6:	408a      	lsls	r2, r1
 80005f8:	0017      	movs	r7, r2
 80005fa:	4642      	mov	r2, r8
 80005fc:	431f      	orrs	r7, r3
 80005fe:	4653      	mov	r3, sl
 8000600:	4093      	lsls	r3, r2
 8000602:	001e      	movs	r6, r3
 8000604:	42af      	cmp	r7, r5
 8000606:	d9c3      	bls.n	8000590 <__udivmoddi4+0x4c>
 8000608:	2200      	movs	r2, #0
 800060a:	2300      	movs	r3, #0
 800060c:	9200      	str	r2, [sp, #0]
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	4643      	mov	r3, r8
 8000612:	2b00      	cmp	r3, #0
 8000614:	d0d8      	beq.n	80005c8 <__udivmoddi4+0x84>
 8000616:	07fb      	lsls	r3, r7, #31
 8000618:	0872      	lsrs	r2, r6, #1
 800061a:	431a      	orrs	r2, r3
 800061c:	4646      	mov	r6, r8
 800061e:	087b      	lsrs	r3, r7, #1
 8000620:	e00e      	b.n	8000640 <__udivmoddi4+0xfc>
 8000622:	42ab      	cmp	r3, r5
 8000624:	d101      	bne.n	800062a <__udivmoddi4+0xe6>
 8000626:	42a2      	cmp	r2, r4
 8000628:	d80c      	bhi.n	8000644 <__udivmoddi4+0x100>
 800062a:	1aa4      	subs	r4, r4, r2
 800062c:	419d      	sbcs	r5, r3
 800062e:	2001      	movs	r0, #1
 8000630:	1924      	adds	r4, r4, r4
 8000632:	416d      	adcs	r5, r5
 8000634:	2100      	movs	r1, #0
 8000636:	3e01      	subs	r6, #1
 8000638:	1824      	adds	r4, r4, r0
 800063a:	414d      	adcs	r5, r1
 800063c:	2e00      	cmp	r6, #0
 800063e:	d006      	beq.n	800064e <__udivmoddi4+0x10a>
 8000640:	42ab      	cmp	r3, r5
 8000642:	d9ee      	bls.n	8000622 <__udivmoddi4+0xde>
 8000644:	3e01      	subs	r6, #1
 8000646:	1924      	adds	r4, r4, r4
 8000648:	416d      	adcs	r5, r5
 800064a:	2e00      	cmp	r6, #0
 800064c:	d1f8      	bne.n	8000640 <__udivmoddi4+0xfc>
 800064e:	9800      	ldr	r0, [sp, #0]
 8000650:	9901      	ldr	r1, [sp, #4]
 8000652:	465b      	mov	r3, fp
 8000654:	1900      	adds	r0, r0, r4
 8000656:	4169      	adcs	r1, r5
 8000658:	2b00      	cmp	r3, #0
 800065a:	db24      	blt.n	80006a6 <__udivmoddi4+0x162>
 800065c:	002b      	movs	r3, r5
 800065e:	465a      	mov	r2, fp
 8000660:	4644      	mov	r4, r8
 8000662:	40d3      	lsrs	r3, r2
 8000664:	002a      	movs	r2, r5
 8000666:	40e2      	lsrs	r2, r4
 8000668:	001c      	movs	r4, r3
 800066a:	465b      	mov	r3, fp
 800066c:	0015      	movs	r5, r2
 800066e:	2b00      	cmp	r3, #0
 8000670:	db2a      	blt.n	80006c8 <__udivmoddi4+0x184>
 8000672:	0026      	movs	r6, r4
 8000674:	409e      	lsls	r6, r3
 8000676:	0033      	movs	r3, r6
 8000678:	0026      	movs	r6, r4
 800067a:	4647      	mov	r7, r8
 800067c:	40be      	lsls	r6, r7
 800067e:	0032      	movs	r2, r6
 8000680:	1a80      	subs	r0, r0, r2
 8000682:	4199      	sbcs	r1, r3
 8000684:	9000      	str	r0, [sp, #0]
 8000686:	9101      	str	r1, [sp, #4]
 8000688:	e79e      	b.n	80005c8 <__udivmoddi4+0x84>
 800068a:	42a3      	cmp	r3, r4
 800068c:	d8bc      	bhi.n	8000608 <__udivmoddi4+0xc4>
 800068e:	e782      	b.n	8000596 <__udivmoddi4+0x52>
 8000690:	4642      	mov	r2, r8
 8000692:	2320      	movs	r3, #32
 8000694:	2100      	movs	r1, #0
 8000696:	1a9b      	subs	r3, r3, r2
 8000698:	2200      	movs	r2, #0
 800069a:	9100      	str	r1, [sp, #0]
 800069c:	9201      	str	r2, [sp, #4]
 800069e:	2201      	movs	r2, #1
 80006a0:	40da      	lsrs	r2, r3
 80006a2:	9201      	str	r2, [sp, #4]
 80006a4:	e785      	b.n	80005b2 <__udivmoddi4+0x6e>
 80006a6:	4642      	mov	r2, r8
 80006a8:	2320      	movs	r3, #32
 80006aa:	1a9b      	subs	r3, r3, r2
 80006ac:	002a      	movs	r2, r5
 80006ae:	4646      	mov	r6, r8
 80006b0:	409a      	lsls	r2, r3
 80006b2:	0023      	movs	r3, r4
 80006b4:	40f3      	lsrs	r3, r6
 80006b6:	4644      	mov	r4, r8
 80006b8:	4313      	orrs	r3, r2
 80006ba:	002a      	movs	r2, r5
 80006bc:	40e2      	lsrs	r2, r4
 80006be:	001c      	movs	r4, r3
 80006c0:	465b      	mov	r3, fp
 80006c2:	0015      	movs	r5, r2
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	dad4      	bge.n	8000672 <__udivmoddi4+0x12e>
 80006c8:	4642      	mov	r2, r8
 80006ca:	002f      	movs	r7, r5
 80006cc:	2320      	movs	r3, #32
 80006ce:	0026      	movs	r6, r4
 80006d0:	4097      	lsls	r7, r2
 80006d2:	1a9b      	subs	r3, r3, r2
 80006d4:	40de      	lsrs	r6, r3
 80006d6:	003b      	movs	r3, r7
 80006d8:	4333      	orrs	r3, r6
 80006da:	e7cd      	b.n	8000678 <__udivmoddi4+0x134>

080006dc <__aeabi_dadd>:
 80006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006de:	4657      	mov	r7, sl
 80006e0:	464e      	mov	r6, r9
 80006e2:	4645      	mov	r5, r8
 80006e4:	46de      	mov	lr, fp
 80006e6:	b5e0      	push	{r5, r6, r7, lr}
 80006e8:	b083      	sub	sp, #12
 80006ea:	9000      	str	r0, [sp, #0]
 80006ec:	9101      	str	r1, [sp, #4]
 80006ee:	030c      	lsls	r4, r1, #12
 80006f0:	004f      	lsls	r7, r1, #1
 80006f2:	0fce      	lsrs	r6, r1, #31
 80006f4:	0a61      	lsrs	r1, r4, #9
 80006f6:	9c00      	ldr	r4, [sp, #0]
 80006f8:	031d      	lsls	r5, r3, #12
 80006fa:	0f64      	lsrs	r4, r4, #29
 80006fc:	430c      	orrs	r4, r1
 80006fe:	9900      	ldr	r1, [sp, #0]
 8000700:	9200      	str	r2, [sp, #0]
 8000702:	9301      	str	r3, [sp, #4]
 8000704:	00c8      	lsls	r0, r1, #3
 8000706:	0059      	lsls	r1, r3, #1
 8000708:	0d4b      	lsrs	r3, r1, #21
 800070a:	4699      	mov	r9, r3
 800070c:	9a00      	ldr	r2, [sp, #0]
 800070e:	9b01      	ldr	r3, [sp, #4]
 8000710:	0a6d      	lsrs	r5, r5, #9
 8000712:	0fd9      	lsrs	r1, r3, #31
 8000714:	0f53      	lsrs	r3, r2, #29
 8000716:	432b      	orrs	r3, r5
 8000718:	469a      	mov	sl, r3
 800071a:	9b00      	ldr	r3, [sp, #0]
 800071c:	0d7f      	lsrs	r7, r7, #21
 800071e:	00da      	lsls	r2, r3, #3
 8000720:	4694      	mov	ip, r2
 8000722:	464a      	mov	r2, r9
 8000724:	46b0      	mov	r8, r6
 8000726:	1aba      	subs	r2, r7, r2
 8000728:	428e      	cmp	r6, r1
 800072a:	d100      	bne.n	800072e <__aeabi_dadd+0x52>
 800072c:	e0b0      	b.n	8000890 <__aeabi_dadd+0x1b4>
 800072e:	2a00      	cmp	r2, #0
 8000730:	dc00      	bgt.n	8000734 <__aeabi_dadd+0x58>
 8000732:	e078      	b.n	8000826 <__aeabi_dadd+0x14a>
 8000734:	4649      	mov	r1, r9
 8000736:	2900      	cmp	r1, #0
 8000738:	d100      	bne.n	800073c <__aeabi_dadd+0x60>
 800073a:	e0e9      	b.n	8000910 <__aeabi_dadd+0x234>
 800073c:	49c9      	ldr	r1, [pc, #804]	@ (8000a64 <__aeabi_dadd+0x388>)
 800073e:	428f      	cmp	r7, r1
 8000740:	d100      	bne.n	8000744 <__aeabi_dadd+0x68>
 8000742:	e195      	b.n	8000a70 <__aeabi_dadd+0x394>
 8000744:	2501      	movs	r5, #1
 8000746:	2a38      	cmp	r2, #56	@ 0x38
 8000748:	dc16      	bgt.n	8000778 <__aeabi_dadd+0x9c>
 800074a:	2180      	movs	r1, #128	@ 0x80
 800074c:	4653      	mov	r3, sl
 800074e:	0409      	lsls	r1, r1, #16
 8000750:	430b      	orrs	r3, r1
 8000752:	469a      	mov	sl, r3
 8000754:	2a1f      	cmp	r2, #31
 8000756:	dd00      	ble.n	800075a <__aeabi_dadd+0x7e>
 8000758:	e1e7      	b.n	8000b2a <__aeabi_dadd+0x44e>
 800075a:	2120      	movs	r1, #32
 800075c:	4655      	mov	r5, sl
 800075e:	1a8b      	subs	r3, r1, r2
 8000760:	4661      	mov	r1, ip
 8000762:	409d      	lsls	r5, r3
 8000764:	40d1      	lsrs	r1, r2
 8000766:	430d      	orrs	r5, r1
 8000768:	4661      	mov	r1, ip
 800076a:	4099      	lsls	r1, r3
 800076c:	1e4b      	subs	r3, r1, #1
 800076e:	4199      	sbcs	r1, r3
 8000770:	4653      	mov	r3, sl
 8000772:	40d3      	lsrs	r3, r2
 8000774:	430d      	orrs	r5, r1
 8000776:	1ae4      	subs	r4, r4, r3
 8000778:	1b45      	subs	r5, r0, r5
 800077a:	42a8      	cmp	r0, r5
 800077c:	4180      	sbcs	r0, r0
 800077e:	4240      	negs	r0, r0
 8000780:	1a24      	subs	r4, r4, r0
 8000782:	0223      	lsls	r3, r4, #8
 8000784:	d400      	bmi.n	8000788 <__aeabi_dadd+0xac>
 8000786:	e10f      	b.n	80009a8 <__aeabi_dadd+0x2cc>
 8000788:	0264      	lsls	r4, r4, #9
 800078a:	0a64      	lsrs	r4, r4, #9
 800078c:	2c00      	cmp	r4, #0
 800078e:	d100      	bne.n	8000792 <__aeabi_dadd+0xb6>
 8000790:	e139      	b.n	8000a06 <__aeabi_dadd+0x32a>
 8000792:	0020      	movs	r0, r4
 8000794:	f001 fe5e 	bl	8002454 <__clzsi2>
 8000798:	0003      	movs	r3, r0
 800079a:	3b08      	subs	r3, #8
 800079c:	2120      	movs	r1, #32
 800079e:	0028      	movs	r0, r5
 80007a0:	1aca      	subs	r2, r1, r3
 80007a2:	40d0      	lsrs	r0, r2
 80007a4:	409c      	lsls	r4, r3
 80007a6:	0002      	movs	r2, r0
 80007a8:	409d      	lsls	r5, r3
 80007aa:	4322      	orrs	r2, r4
 80007ac:	429f      	cmp	r7, r3
 80007ae:	dd00      	ble.n	80007b2 <__aeabi_dadd+0xd6>
 80007b0:	e173      	b.n	8000a9a <__aeabi_dadd+0x3be>
 80007b2:	1bd8      	subs	r0, r3, r7
 80007b4:	3001      	adds	r0, #1
 80007b6:	1a09      	subs	r1, r1, r0
 80007b8:	002c      	movs	r4, r5
 80007ba:	408d      	lsls	r5, r1
 80007bc:	40c4      	lsrs	r4, r0
 80007be:	1e6b      	subs	r3, r5, #1
 80007c0:	419d      	sbcs	r5, r3
 80007c2:	0013      	movs	r3, r2
 80007c4:	40c2      	lsrs	r2, r0
 80007c6:	408b      	lsls	r3, r1
 80007c8:	4325      	orrs	r5, r4
 80007ca:	2700      	movs	r7, #0
 80007cc:	0014      	movs	r4, r2
 80007ce:	431d      	orrs	r5, r3
 80007d0:	076b      	lsls	r3, r5, #29
 80007d2:	d009      	beq.n	80007e8 <__aeabi_dadd+0x10c>
 80007d4:	230f      	movs	r3, #15
 80007d6:	402b      	ands	r3, r5
 80007d8:	2b04      	cmp	r3, #4
 80007da:	d005      	beq.n	80007e8 <__aeabi_dadd+0x10c>
 80007dc:	1d2b      	adds	r3, r5, #4
 80007de:	42ab      	cmp	r3, r5
 80007e0:	41ad      	sbcs	r5, r5
 80007e2:	426d      	negs	r5, r5
 80007e4:	1964      	adds	r4, r4, r5
 80007e6:	001d      	movs	r5, r3
 80007e8:	0223      	lsls	r3, r4, #8
 80007ea:	d400      	bmi.n	80007ee <__aeabi_dadd+0x112>
 80007ec:	e12d      	b.n	8000a4a <__aeabi_dadd+0x36e>
 80007ee:	4a9d      	ldr	r2, [pc, #628]	@ (8000a64 <__aeabi_dadd+0x388>)
 80007f0:	3701      	adds	r7, #1
 80007f2:	4297      	cmp	r7, r2
 80007f4:	d100      	bne.n	80007f8 <__aeabi_dadd+0x11c>
 80007f6:	e0d3      	b.n	80009a0 <__aeabi_dadd+0x2c4>
 80007f8:	4646      	mov	r6, r8
 80007fa:	499b      	ldr	r1, [pc, #620]	@ (8000a68 <__aeabi_dadd+0x38c>)
 80007fc:	08ed      	lsrs	r5, r5, #3
 80007fe:	4021      	ands	r1, r4
 8000800:	074a      	lsls	r2, r1, #29
 8000802:	432a      	orrs	r2, r5
 8000804:	057c      	lsls	r4, r7, #21
 8000806:	024d      	lsls	r5, r1, #9
 8000808:	0b2d      	lsrs	r5, r5, #12
 800080a:	0d64      	lsrs	r4, r4, #21
 800080c:	0524      	lsls	r4, r4, #20
 800080e:	432c      	orrs	r4, r5
 8000810:	07f6      	lsls	r6, r6, #31
 8000812:	4334      	orrs	r4, r6
 8000814:	0010      	movs	r0, r2
 8000816:	0021      	movs	r1, r4
 8000818:	b003      	add	sp, #12
 800081a:	bcf0      	pop	{r4, r5, r6, r7}
 800081c:	46bb      	mov	fp, r7
 800081e:	46b2      	mov	sl, r6
 8000820:	46a9      	mov	r9, r5
 8000822:	46a0      	mov	r8, r4
 8000824:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000826:	2a00      	cmp	r2, #0
 8000828:	d100      	bne.n	800082c <__aeabi_dadd+0x150>
 800082a:	e084      	b.n	8000936 <__aeabi_dadd+0x25a>
 800082c:	464a      	mov	r2, r9
 800082e:	1bd2      	subs	r2, r2, r7
 8000830:	2f00      	cmp	r7, #0
 8000832:	d000      	beq.n	8000836 <__aeabi_dadd+0x15a>
 8000834:	e16d      	b.n	8000b12 <__aeabi_dadd+0x436>
 8000836:	0025      	movs	r5, r4
 8000838:	4305      	orrs	r5, r0
 800083a:	d100      	bne.n	800083e <__aeabi_dadd+0x162>
 800083c:	e127      	b.n	8000a8e <__aeabi_dadd+0x3b2>
 800083e:	1e56      	subs	r6, r2, #1
 8000840:	2a01      	cmp	r2, #1
 8000842:	d100      	bne.n	8000846 <__aeabi_dadd+0x16a>
 8000844:	e23b      	b.n	8000cbe <__aeabi_dadd+0x5e2>
 8000846:	4d87      	ldr	r5, [pc, #540]	@ (8000a64 <__aeabi_dadd+0x388>)
 8000848:	42aa      	cmp	r2, r5
 800084a:	d100      	bne.n	800084e <__aeabi_dadd+0x172>
 800084c:	e26a      	b.n	8000d24 <__aeabi_dadd+0x648>
 800084e:	2501      	movs	r5, #1
 8000850:	2e38      	cmp	r6, #56	@ 0x38
 8000852:	dc12      	bgt.n	800087a <__aeabi_dadd+0x19e>
 8000854:	0032      	movs	r2, r6
 8000856:	2a1f      	cmp	r2, #31
 8000858:	dd00      	ble.n	800085c <__aeabi_dadd+0x180>
 800085a:	e1f8      	b.n	8000c4e <__aeabi_dadd+0x572>
 800085c:	2620      	movs	r6, #32
 800085e:	0025      	movs	r5, r4
 8000860:	1ab6      	subs	r6, r6, r2
 8000862:	0007      	movs	r7, r0
 8000864:	4653      	mov	r3, sl
 8000866:	40b0      	lsls	r0, r6
 8000868:	40d4      	lsrs	r4, r2
 800086a:	40b5      	lsls	r5, r6
 800086c:	40d7      	lsrs	r7, r2
 800086e:	1e46      	subs	r6, r0, #1
 8000870:	41b0      	sbcs	r0, r6
 8000872:	1b1b      	subs	r3, r3, r4
 8000874:	469a      	mov	sl, r3
 8000876:	433d      	orrs	r5, r7
 8000878:	4305      	orrs	r5, r0
 800087a:	4662      	mov	r2, ip
 800087c:	1b55      	subs	r5, r2, r5
 800087e:	45ac      	cmp	ip, r5
 8000880:	4192      	sbcs	r2, r2
 8000882:	4653      	mov	r3, sl
 8000884:	4252      	negs	r2, r2
 8000886:	000e      	movs	r6, r1
 8000888:	464f      	mov	r7, r9
 800088a:	4688      	mov	r8, r1
 800088c:	1a9c      	subs	r4, r3, r2
 800088e:	e778      	b.n	8000782 <__aeabi_dadd+0xa6>
 8000890:	2a00      	cmp	r2, #0
 8000892:	dc00      	bgt.n	8000896 <__aeabi_dadd+0x1ba>
 8000894:	e08e      	b.n	80009b4 <__aeabi_dadd+0x2d8>
 8000896:	4649      	mov	r1, r9
 8000898:	2900      	cmp	r1, #0
 800089a:	d175      	bne.n	8000988 <__aeabi_dadd+0x2ac>
 800089c:	4661      	mov	r1, ip
 800089e:	4653      	mov	r3, sl
 80008a0:	4319      	orrs	r1, r3
 80008a2:	d100      	bne.n	80008a6 <__aeabi_dadd+0x1ca>
 80008a4:	e0f6      	b.n	8000a94 <__aeabi_dadd+0x3b8>
 80008a6:	1e51      	subs	r1, r2, #1
 80008a8:	2a01      	cmp	r2, #1
 80008aa:	d100      	bne.n	80008ae <__aeabi_dadd+0x1d2>
 80008ac:	e191      	b.n	8000bd2 <__aeabi_dadd+0x4f6>
 80008ae:	4d6d      	ldr	r5, [pc, #436]	@ (8000a64 <__aeabi_dadd+0x388>)
 80008b0:	42aa      	cmp	r2, r5
 80008b2:	d100      	bne.n	80008b6 <__aeabi_dadd+0x1da>
 80008b4:	e0dc      	b.n	8000a70 <__aeabi_dadd+0x394>
 80008b6:	2501      	movs	r5, #1
 80008b8:	2938      	cmp	r1, #56	@ 0x38
 80008ba:	dc14      	bgt.n	80008e6 <__aeabi_dadd+0x20a>
 80008bc:	000a      	movs	r2, r1
 80008be:	2a1f      	cmp	r2, #31
 80008c0:	dd00      	ble.n	80008c4 <__aeabi_dadd+0x1e8>
 80008c2:	e1a2      	b.n	8000c0a <__aeabi_dadd+0x52e>
 80008c4:	2120      	movs	r1, #32
 80008c6:	4653      	mov	r3, sl
 80008c8:	1a89      	subs	r1, r1, r2
 80008ca:	408b      	lsls	r3, r1
 80008cc:	001d      	movs	r5, r3
 80008ce:	4663      	mov	r3, ip
 80008d0:	40d3      	lsrs	r3, r2
 80008d2:	431d      	orrs	r5, r3
 80008d4:	4663      	mov	r3, ip
 80008d6:	408b      	lsls	r3, r1
 80008d8:	0019      	movs	r1, r3
 80008da:	1e4b      	subs	r3, r1, #1
 80008dc:	4199      	sbcs	r1, r3
 80008de:	4653      	mov	r3, sl
 80008e0:	40d3      	lsrs	r3, r2
 80008e2:	430d      	orrs	r5, r1
 80008e4:	18e4      	adds	r4, r4, r3
 80008e6:	182d      	adds	r5, r5, r0
 80008e8:	4285      	cmp	r5, r0
 80008ea:	4180      	sbcs	r0, r0
 80008ec:	4240      	negs	r0, r0
 80008ee:	1824      	adds	r4, r4, r0
 80008f0:	0223      	lsls	r3, r4, #8
 80008f2:	d559      	bpl.n	80009a8 <__aeabi_dadd+0x2cc>
 80008f4:	4b5b      	ldr	r3, [pc, #364]	@ (8000a64 <__aeabi_dadd+0x388>)
 80008f6:	3701      	adds	r7, #1
 80008f8:	429f      	cmp	r7, r3
 80008fa:	d051      	beq.n	80009a0 <__aeabi_dadd+0x2c4>
 80008fc:	2101      	movs	r1, #1
 80008fe:	4b5a      	ldr	r3, [pc, #360]	@ (8000a68 <__aeabi_dadd+0x38c>)
 8000900:	086a      	lsrs	r2, r5, #1
 8000902:	401c      	ands	r4, r3
 8000904:	4029      	ands	r1, r5
 8000906:	430a      	orrs	r2, r1
 8000908:	07e5      	lsls	r5, r4, #31
 800090a:	4315      	orrs	r5, r2
 800090c:	0864      	lsrs	r4, r4, #1
 800090e:	e75f      	b.n	80007d0 <__aeabi_dadd+0xf4>
 8000910:	4661      	mov	r1, ip
 8000912:	4653      	mov	r3, sl
 8000914:	4319      	orrs	r1, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x23e>
 8000918:	e0bc      	b.n	8000a94 <__aeabi_dadd+0x3b8>
 800091a:	1e51      	subs	r1, r2, #1
 800091c:	2a01      	cmp	r2, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x246>
 8000920:	e164      	b.n	8000bec <__aeabi_dadd+0x510>
 8000922:	4d50      	ldr	r5, [pc, #320]	@ (8000a64 <__aeabi_dadd+0x388>)
 8000924:	42aa      	cmp	r2, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x24e>
 8000928:	e16a      	b.n	8000c00 <__aeabi_dadd+0x524>
 800092a:	2501      	movs	r5, #1
 800092c:	2938      	cmp	r1, #56	@ 0x38
 800092e:	dd00      	ble.n	8000932 <__aeabi_dadd+0x256>
 8000930:	e722      	b.n	8000778 <__aeabi_dadd+0x9c>
 8000932:	000a      	movs	r2, r1
 8000934:	e70e      	b.n	8000754 <__aeabi_dadd+0x78>
 8000936:	4a4d      	ldr	r2, [pc, #308]	@ (8000a6c <__aeabi_dadd+0x390>)
 8000938:	1c7d      	adds	r5, r7, #1
 800093a:	4215      	tst	r5, r2
 800093c:	d000      	beq.n	8000940 <__aeabi_dadd+0x264>
 800093e:	e0d0      	b.n	8000ae2 <__aeabi_dadd+0x406>
 8000940:	0025      	movs	r5, r4
 8000942:	4662      	mov	r2, ip
 8000944:	4653      	mov	r3, sl
 8000946:	4305      	orrs	r5, r0
 8000948:	431a      	orrs	r2, r3
 800094a:	2f00      	cmp	r7, #0
 800094c:	d000      	beq.n	8000950 <__aeabi_dadd+0x274>
 800094e:	e137      	b.n	8000bc0 <__aeabi_dadd+0x4e4>
 8000950:	2d00      	cmp	r5, #0
 8000952:	d100      	bne.n	8000956 <__aeabi_dadd+0x27a>
 8000954:	e1a8      	b.n	8000ca8 <__aeabi_dadd+0x5cc>
 8000956:	2a00      	cmp	r2, #0
 8000958:	d100      	bne.n	800095c <__aeabi_dadd+0x280>
 800095a:	e16a      	b.n	8000c32 <__aeabi_dadd+0x556>
 800095c:	4663      	mov	r3, ip
 800095e:	1ac5      	subs	r5, r0, r3
 8000960:	4653      	mov	r3, sl
 8000962:	1ae2      	subs	r2, r4, r3
 8000964:	42a8      	cmp	r0, r5
 8000966:	419b      	sbcs	r3, r3
 8000968:	425b      	negs	r3, r3
 800096a:	1ad3      	subs	r3, r2, r3
 800096c:	021a      	lsls	r2, r3, #8
 800096e:	d400      	bmi.n	8000972 <__aeabi_dadd+0x296>
 8000970:	e203      	b.n	8000d7a <__aeabi_dadd+0x69e>
 8000972:	4663      	mov	r3, ip
 8000974:	1a1d      	subs	r5, r3, r0
 8000976:	45ac      	cmp	ip, r5
 8000978:	4192      	sbcs	r2, r2
 800097a:	4653      	mov	r3, sl
 800097c:	4252      	negs	r2, r2
 800097e:	1b1c      	subs	r4, r3, r4
 8000980:	000e      	movs	r6, r1
 8000982:	4688      	mov	r8, r1
 8000984:	1aa4      	subs	r4, r4, r2
 8000986:	e723      	b.n	80007d0 <__aeabi_dadd+0xf4>
 8000988:	4936      	ldr	r1, [pc, #216]	@ (8000a64 <__aeabi_dadd+0x388>)
 800098a:	428f      	cmp	r7, r1
 800098c:	d070      	beq.n	8000a70 <__aeabi_dadd+0x394>
 800098e:	2501      	movs	r5, #1
 8000990:	2a38      	cmp	r2, #56	@ 0x38
 8000992:	dca8      	bgt.n	80008e6 <__aeabi_dadd+0x20a>
 8000994:	2180      	movs	r1, #128	@ 0x80
 8000996:	4653      	mov	r3, sl
 8000998:	0409      	lsls	r1, r1, #16
 800099a:	430b      	orrs	r3, r1
 800099c:	469a      	mov	sl, r3
 800099e:	e78e      	b.n	80008be <__aeabi_dadd+0x1e2>
 80009a0:	003c      	movs	r4, r7
 80009a2:	2500      	movs	r5, #0
 80009a4:	2200      	movs	r2, #0
 80009a6:	e731      	b.n	800080c <__aeabi_dadd+0x130>
 80009a8:	2307      	movs	r3, #7
 80009aa:	402b      	ands	r3, r5
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d000      	beq.n	80009b2 <__aeabi_dadd+0x2d6>
 80009b0:	e710      	b.n	80007d4 <__aeabi_dadd+0xf8>
 80009b2:	e093      	b.n	8000adc <__aeabi_dadd+0x400>
 80009b4:	2a00      	cmp	r2, #0
 80009b6:	d074      	beq.n	8000aa2 <__aeabi_dadd+0x3c6>
 80009b8:	464a      	mov	r2, r9
 80009ba:	1bd2      	subs	r2, r2, r7
 80009bc:	2f00      	cmp	r7, #0
 80009be:	d100      	bne.n	80009c2 <__aeabi_dadd+0x2e6>
 80009c0:	e0c7      	b.n	8000b52 <__aeabi_dadd+0x476>
 80009c2:	4928      	ldr	r1, [pc, #160]	@ (8000a64 <__aeabi_dadd+0x388>)
 80009c4:	4589      	cmp	r9, r1
 80009c6:	d100      	bne.n	80009ca <__aeabi_dadd+0x2ee>
 80009c8:	e185      	b.n	8000cd6 <__aeabi_dadd+0x5fa>
 80009ca:	2501      	movs	r5, #1
 80009cc:	2a38      	cmp	r2, #56	@ 0x38
 80009ce:	dc12      	bgt.n	80009f6 <__aeabi_dadd+0x31a>
 80009d0:	2180      	movs	r1, #128	@ 0x80
 80009d2:	0409      	lsls	r1, r1, #16
 80009d4:	430c      	orrs	r4, r1
 80009d6:	2a1f      	cmp	r2, #31
 80009d8:	dd00      	ble.n	80009dc <__aeabi_dadd+0x300>
 80009da:	e1ab      	b.n	8000d34 <__aeabi_dadd+0x658>
 80009dc:	2120      	movs	r1, #32
 80009de:	0025      	movs	r5, r4
 80009e0:	1a89      	subs	r1, r1, r2
 80009e2:	0007      	movs	r7, r0
 80009e4:	4088      	lsls	r0, r1
 80009e6:	408d      	lsls	r5, r1
 80009e8:	40d7      	lsrs	r7, r2
 80009ea:	1e41      	subs	r1, r0, #1
 80009ec:	4188      	sbcs	r0, r1
 80009ee:	40d4      	lsrs	r4, r2
 80009f0:	433d      	orrs	r5, r7
 80009f2:	4305      	orrs	r5, r0
 80009f4:	44a2      	add	sl, r4
 80009f6:	4465      	add	r5, ip
 80009f8:	4565      	cmp	r5, ip
 80009fa:	4192      	sbcs	r2, r2
 80009fc:	4252      	negs	r2, r2
 80009fe:	4452      	add	r2, sl
 8000a00:	0014      	movs	r4, r2
 8000a02:	464f      	mov	r7, r9
 8000a04:	e774      	b.n	80008f0 <__aeabi_dadd+0x214>
 8000a06:	0028      	movs	r0, r5
 8000a08:	f001 fd24 	bl	8002454 <__clzsi2>
 8000a0c:	0003      	movs	r3, r0
 8000a0e:	3318      	adds	r3, #24
 8000a10:	2b1f      	cmp	r3, #31
 8000a12:	dc00      	bgt.n	8000a16 <__aeabi_dadd+0x33a>
 8000a14:	e6c2      	b.n	800079c <__aeabi_dadd+0xc0>
 8000a16:	002a      	movs	r2, r5
 8000a18:	3808      	subs	r0, #8
 8000a1a:	4082      	lsls	r2, r0
 8000a1c:	429f      	cmp	r7, r3
 8000a1e:	dd00      	ble.n	8000a22 <__aeabi_dadd+0x346>
 8000a20:	e0a9      	b.n	8000b76 <__aeabi_dadd+0x49a>
 8000a22:	1bdb      	subs	r3, r3, r7
 8000a24:	1c58      	adds	r0, r3, #1
 8000a26:	281f      	cmp	r0, #31
 8000a28:	dc00      	bgt.n	8000a2c <__aeabi_dadd+0x350>
 8000a2a:	e1ac      	b.n	8000d86 <__aeabi_dadd+0x6aa>
 8000a2c:	0015      	movs	r5, r2
 8000a2e:	3b1f      	subs	r3, #31
 8000a30:	40dd      	lsrs	r5, r3
 8000a32:	2820      	cmp	r0, #32
 8000a34:	d005      	beq.n	8000a42 <__aeabi_dadd+0x366>
 8000a36:	2340      	movs	r3, #64	@ 0x40
 8000a38:	1a1b      	subs	r3, r3, r0
 8000a3a:	409a      	lsls	r2, r3
 8000a3c:	1e53      	subs	r3, r2, #1
 8000a3e:	419a      	sbcs	r2, r3
 8000a40:	4315      	orrs	r5, r2
 8000a42:	2307      	movs	r3, #7
 8000a44:	2700      	movs	r7, #0
 8000a46:	402b      	ands	r3, r5
 8000a48:	e7b0      	b.n	80009ac <__aeabi_dadd+0x2d0>
 8000a4a:	08ed      	lsrs	r5, r5, #3
 8000a4c:	4b05      	ldr	r3, [pc, #20]	@ (8000a64 <__aeabi_dadd+0x388>)
 8000a4e:	0762      	lsls	r2, r4, #29
 8000a50:	432a      	orrs	r2, r5
 8000a52:	08e4      	lsrs	r4, r4, #3
 8000a54:	429f      	cmp	r7, r3
 8000a56:	d00f      	beq.n	8000a78 <__aeabi_dadd+0x39c>
 8000a58:	0324      	lsls	r4, r4, #12
 8000a5a:	0b25      	lsrs	r5, r4, #12
 8000a5c:	057c      	lsls	r4, r7, #21
 8000a5e:	0d64      	lsrs	r4, r4, #21
 8000a60:	e6d4      	b.n	800080c <__aeabi_dadd+0x130>
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	000007ff 	.word	0x000007ff
 8000a68:	ff7fffff 	.word	0xff7fffff
 8000a6c:	000007fe 	.word	0x000007fe
 8000a70:	08c0      	lsrs	r0, r0, #3
 8000a72:	0762      	lsls	r2, r4, #29
 8000a74:	4302      	orrs	r2, r0
 8000a76:	08e4      	lsrs	r4, r4, #3
 8000a78:	0013      	movs	r3, r2
 8000a7a:	4323      	orrs	r3, r4
 8000a7c:	d100      	bne.n	8000a80 <__aeabi_dadd+0x3a4>
 8000a7e:	e186      	b.n	8000d8e <__aeabi_dadd+0x6b2>
 8000a80:	2580      	movs	r5, #128	@ 0x80
 8000a82:	032d      	lsls	r5, r5, #12
 8000a84:	4325      	orrs	r5, r4
 8000a86:	032d      	lsls	r5, r5, #12
 8000a88:	4cc3      	ldr	r4, [pc, #780]	@ (8000d98 <__aeabi_dadd+0x6bc>)
 8000a8a:	0b2d      	lsrs	r5, r5, #12
 8000a8c:	e6be      	b.n	800080c <__aeabi_dadd+0x130>
 8000a8e:	4660      	mov	r0, ip
 8000a90:	4654      	mov	r4, sl
 8000a92:	000e      	movs	r6, r1
 8000a94:	0017      	movs	r7, r2
 8000a96:	08c5      	lsrs	r5, r0, #3
 8000a98:	e7d8      	b.n	8000a4c <__aeabi_dadd+0x370>
 8000a9a:	4cc0      	ldr	r4, [pc, #768]	@ (8000d9c <__aeabi_dadd+0x6c0>)
 8000a9c:	1aff      	subs	r7, r7, r3
 8000a9e:	4014      	ands	r4, r2
 8000aa0:	e696      	b.n	80007d0 <__aeabi_dadd+0xf4>
 8000aa2:	4abf      	ldr	r2, [pc, #764]	@ (8000da0 <__aeabi_dadd+0x6c4>)
 8000aa4:	1c79      	adds	r1, r7, #1
 8000aa6:	4211      	tst	r1, r2
 8000aa8:	d16b      	bne.n	8000b82 <__aeabi_dadd+0x4a6>
 8000aaa:	0022      	movs	r2, r4
 8000aac:	4302      	orrs	r2, r0
 8000aae:	2f00      	cmp	r7, #0
 8000ab0:	d000      	beq.n	8000ab4 <__aeabi_dadd+0x3d8>
 8000ab2:	e0db      	b.n	8000c6c <__aeabi_dadd+0x590>
 8000ab4:	2a00      	cmp	r2, #0
 8000ab6:	d100      	bne.n	8000aba <__aeabi_dadd+0x3de>
 8000ab8:	e12d      	b.n	8000d16 <__aeabi_dadd+0x63a>
 8000aba:	4662      	mov	r2, ip
 8000abc:	4653      	mov	r3, sl
 8000abe:	431a      	orrs	r2, r3
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_dadd+0x3e8>
 8000ac2:	e0b6      	b.n	8000c32 <__aeabi_dadd+0x556>
 8000ac4:	4663      	mov	r3, ip
 8000ac6:	18c5      	adds	r5, r0, r3
 8000ac8:	4285      	cmp	r5, r0
 8000aca:	4180      	sbcs	r0, r0
 8000acc:	4454      	add	r4, sl
 8000ace:	4240      	negs	r0, r0
 8000ad0:	1824      	adds	r4, r4, r0
 8000ad2:	0223      	lsls	r3, r4, #8
 8000ad4:	d502      	bpl.n	8000adc <__aeabi_dadd+0x400>
 8000ad6:	000f      	movs	r7, r1
 8000ad8:	4bb0      	ldr	r3, [pc, #704]	@ (8000d9c <__aeabi_dadd+0x6c0>)
 8000ada:	401c      	ands	r4, r3
 8000adc:	003a      	movs	r2, r7
 8000ade:	0028      	movs	r0, r5
 8000ae0:	e7d8      	b.n	8000a94 <__aeabi_dadd+0x3b8>
 8000ae2:	4662      	mov	r2, ip
 8000ae4:	1a85      	subs	r5, r0, r2
 8000ae6:	42a8      	cmp	r0, r5
 8000ae8:	4192      	sbcs	r2, r2
 8000aea:	4653      	mov	r3, sl
 8000aec:	4252      	negs	r2, r2
 8000aee:	4691      	mov	r9, r2
 8000af0:	1ae3      	subs	r3, r4, r3
 8000af2:	001a      	movs	r2, r3
 8000af4:	464b      	mov	r3, r9
 8000af6:	1ad2      	subs	r2, r2, r3
 8000af8:	0013      	movs	r3, r2
 8000afa:	4691      	mov	r9, r2
 8000afc:	021a      	lsls	r2, r3, #8
 8000afe:	d454      	bmi.n	8000baa <__aeabi_dadd+0x4ce>
 8000b00:	464a      	mov	r2, r9
 8000b02:	464c      	mov	r4, r9
 8000b04:	432a      	orrs	r2, r5
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x42e>
 8000b08:	e640      	b.n	800078c <__aeabi_dadd+0xb0>
 8000b0a:	2600      	movs	r6, #0
 8000b0c:	2400      	movs	r4, #0
 8000b0e:	2500      	movs	r5, #0
 8000b10:	e67c      	b.n	800080c <__aeabi_dadd+0x130>
 8000b12:	4da1      	ldr	r5, [pc, #644]	@ (8000d98 <__aeabi_dadd+0x6bc>)
 8000b14:	45a9      	cmp	r9, r5
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x43e>
 8000b18:	e090      	b.n	8000c3c <__aeabi_dadd+0x560>
 8000b1a:	2501      	movs	r5, #1
 8000b1c:	2a38      	cmp	r2, #56	@ 0x38
 8000b1e:	dd00      	ble.n	8000b22 <__aeabi_dadd+0x446>
 8000b20:	e6ab      	b.n	800087a <__aeabi_dadd+0x19e>
 8000b22:	2580      	movs	r5, #128	@ 0x80
 8000b24:	042d      	lsls	r5, r5, #16
 8000b26:	432c      	orrs	r4, r5
 8000b28:	e695      	b.n	8000856 <__aeabi_dadd+0x17a>
 8000b2a:	0011      	movs	r1, r2
 8000b2c:	4655      	mov	r5, sl
 8000b2e:	3920      	subs	r1, #32
 8000b30:	40cd      	lsrs	r5, r1
 8000b32:	46a9      	mov	r9, r5
 8000b34:	2a20      	cmp	r2, #32
 8000b36:	d006      	beq.n	8000b46 <__aeabi_dadd+0x46a>
 8000b38:	2140      	movs	r1, #64	@ 0x40
 8000b3a:	4653      	mov	r3, sl
 8000b3c:	1a8a      	subs	r2, r1, r2
 8000b3e:	4093      	lsls	r3, r2
 8000b40:	4662      	mov	r2, ip
 8000b42:	431a      	orrs	r2, r3
 8000b44:	4694      	mov	ip, r2
 8000b46:	4665      	mov	r5, ip
 8000b48:	1e6b      	subs	r3, r5, #1
 8000b4a:	419d      	sbcs	r5, r3
 8000b4c:	464b      	mov	r3, r9
 8000b4e:	431d      	orrs	r5, r3
 8000b50:	e612      	b.n	8000778 <__aeabi_dadd+0x9c>
 8000b52:	0021      	movs	r1, r4
 8000b54:	4301      	orrs	r1, r0
 8000b56:	d100      	bne.n	8000b5a <__aeabi_dadd+0x47e>
 8000b58:	e0c4      	b.n	8000ce4 <__aeabi_dadd+0x608>
 8000b5a:	1e51      	subs	r1, r2, #1
 8000b5c:	2a01      	cmp	r2, #1
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_dadd+0x486>
 8000b60:	e0fb      	b.n	8000d5a <__aeabi_dadd+0x67e>
 8000b62:	4d8d      	ldr	r5, [pc, #564]	@ (8000d98 <__aeabi_dadd+0x6bc>)
 8000b64:	42aa      	cmp	r2, r5
 8000b66:	d100      	bne.n	8000b6a <__aeabi_dadd+0x48e>
 8000b68:	e0b5      	b.n	8000cd6 <__aeabi_dadd+0x5fa>
 8000b6a:	2501      	movs	r5, #1
 8000b6c:	2938      	cmp	r1, #56	@ 0x38
 8000b6e:	dd00      	ble.n	8000b72 <__aeabi_dadd+0x496>
 8000b70:	e741      	b.n	80009f6 <__aeabi_dadd+0x31a>
 8000b72:	000a      	movs	r2, r1
 8000b74:	e72f      	b.n	80009d6 <__aeabi_dadd+0x2fa>
 8000b76:	4c89      	ldr	r4, [pc, #548]	@ (8000d9c <__aeabi_dadd+0x6c0>)
 8000b78:	1aff      	subs	r7, r7, r3
 8000b7a:	4014      	ands	r4, r2
 8000b7c:	0762      	lsls	r2, r4, #29
 8000b7e:	08e4      	lsrs	r4, r4, #3
 8000b80:	e76a      	b.n	8000a58 <__aeabi_dadd+0x37c>
 8000b82:	4a85      	ldr	r2, [pc, #532]	@ (8000d98 <__aeabi_dadd+0x6bc>)
 8000b84:	4291      	cmp	r1, r2
 8000b86:	d100      	bne.n	8000b8a <__aeabi_dadd+0x4ae>
 8000b88:	e0e3      	b.n	8000d52 <__aeabi_dadd+0x676>
 8000b8a:	4663      	mov	r3, ip
 8000b8c:	18c2      	adds	r2, r0, r3
 8000b8e:	4282      	cmp	r2, r0
 8000b90:	4180      	sbcs	r0, r0
 8000b92:	0023      	movs	r3, r4
 8000b94:	4240      	negs	r0, r0
 8000b96:	4453      	add	r3, sl
 8000b98:	181b      	adds	r3, r3, r0
 8000b9a:	07dd      	lsls	r5, r3, #31
 8000b9c:	085c      	lsrs	r4, r3, #1
 8000b9e:	2307      	movs	r3, #7
 8000ba0:	0852      	lsrs	r2, r2, #1
 8000ba2:	4315      	orrs	r5, r2
 8000ba4:	000f      	movs	r7, r1
 8000ba6:	402b      	ands	r3, r5
 8000ba8:	e700      	b.n	80009ac <__aeabi_dadd+0x2d0>
 8000baa:	4663      	mov	r3, ip
 8000bac:	1a1d      	subs	r5, r3, r0
 8000bae:	45ac      	cmp	ip, r5
 8000bb0:	4192      	sbcs	r2, r2
 8000bb2:	4653      	mov	r3, sl
 8000bb4:	4252      	negs	r2, r2
 8000bb6:	1b1c      	subs	r4, r3, r4
 8000bb8:	000e      	movs	r6, r1
 8000bba:	4688      	mov	r8, r1
 8000bbc:	1aa4      	subs	r4, r4, r2
 8000bbe:	e5e5      	b.n	800078c <__aeabi_dadd+0xb0>
 8000bc0:	2d00      	cmp	r5, #0
 8000bc2:	d000      	beq.n	8000bc6 <__aeabi_dadd+0x4ea>
 8000bc4:	e091      	b.n	8000cea <__aeabi_dadd+0x60e>
 8000bc6:	2a00      	cmp	r2, #0
 8000bc8:	d138      	bne.n	8000c3c <__aeabi_dadd+0x560>
 8000bca:	2480      	movs	r4, #128	@ 0x80
 8000bcc:	2600      	movs	r6, #0
 8000bce:	0324      	lsls	r4, r4, #12
 8000bd0:	e756      	b.n	8000a80 <__aeabi_dadd+0x3a4>
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	18c5      	adds	r5, r0, r3
 8000bd6:	4285      	cmp	r5, r0
 8000bd8:	4180      	sbcs	r0, r0
 8000bda:	4454      	add	r4, sl
 8000bdc:	4240      	negs	r0, r0
 8000bde:	1824      	adds	r4, r4, r0
 8000be0:	2701      	movs	r7, #1
 8000be2:	0223      	lsls	r3, r4, #8
 8000be4:	d400      	bmi.n	8000be8 <__aeabi_dadd+0x50c>
 8000be6:	e6df      	b.n	80009a8 <__aeabi_dadd+0x2cc>
 8000be8:	2702      	movs	r7, #2
 8000bea:	e687      	b.n	80008fc <__aeabi_dadd+0x220>
 8000bec:	4663      	mov	r3, ip
 8000bee:	1ac5      	subs	r5, r0, r3
 8000bf0:	42a8      	cmp	r0, r5
 8000bf2:	4180      	sbcs	r0, r0
 8000bf4:	4653      	mov	r3, sl
 8000bf6:	4240      	negs	r0, r0
 8000bf8:	1ae4      	subs	r4, r4, r3
 8000bfa:	2701      	movs	r7, #1
 8000bfc:	1a24      	subs	r4, r4, r0
 8000bfe:	e5c0      	b.n	8000782 <__aeabi_dadd+0xa6>
 8000c00:	0762      	lsls	r2, r4, #29
 8000c02:	08c0      	lsrs	r0, r0, #3
 8000c04:	4302      	orrs	r2, r0
 8000c06:	08e4      	lsrs	r4, r4, #3
 8000c08:	e736      	b.n	8000a78 <__aeabi_dadd+0x39c>
 8000c0a:	0011      	movs	r1, r2
 8000c0c:	4653      	mov	r3, sl
 8000c0e:	3920      	subs	r1, #32
 8000c10:	40cb      	lsrs	r3, r1
 8000c12:	4699      	mov	r9, r3
 8000c14:	2a20      	cmp	r2, #32
 8000c16:	d006      	beq.n	8000c26 <__aeabi_dadd+0x54a>
 8000c18:	2140      	movs	r1, #64	@ 0x40
 8000c1a:	4653      	mov	r3, sl
 8000c1c:	1a8a      	subs	r2, r1, r2
 8000c1e:	4093      	lsls	r3, r2
 8000c20:	4662      	mov	r2, ip
 8000c22:	431a      	orrs	r2, r3
 8000c24:	4694      	mov	ip, r2
 8000c26:	4665      	mov	r5, ip
 8000c28:	1e6b      	subs	r3, r5, #1
 8000c2a:	419d      	sbcs	r5, r3
 8000c2c:	464b      	mov	r3, r9
 8000c2e:	431d      	orrs	r5, r3
 8000c30:	e659      	b.n	80008e6 <__aeabi_dadd+0x20a>
 8000c32:	0762      	lsls	r2, r4, #29
 8000c34:	08c0      	lsrs	r0, r0, #3
 8000c36:	4302      	orrs	r2, r0
 8000c38:	08e4      	lsrs	r4, r4, #3
 8000c3a:	e70d      	b.n	8000a58 <__aeabi_dadd+0x37c>
 8000c3c:	4653      	mov	r3, sl
 8000c3e:	075a      	lsls	r2, r3, #29
 8000c40:	4663      	mov	r3, ip
 8000c42:	08d8      	lsrs	r0, r3, #3
 8000c44:	4653      	mov	r3, sl
 8000c46:	000e      	movs	r6, r1
 8000c48:	4302      	orrs	r2, r0
 8000c4a:	08dc      	lsrs	r4, r3, #3
 8000c4c:	e714      	b.n	8000a78 <__aeabi_dadd+0x39c>
 8000c4e:	0015      	movs	r5, r2
 8000c50:	0026      	movs	r6, r4
 8000c52:	3d20      	subs	r5, #32
 8000c54:	40ee      	lsrs	r6, r5
 8000c56:	2a20      	cmp	r2, #32
 8000c58:	d003      	beq.n	8000c62 <__aeabi_dadd+0x586>
 8000c5a:	2540      	movs	r5, #64	@ 0x40
 8000c5c:	1aaa      	subs	r2, r5, r2
 8000c5e:	4094      	lsls	r4, r2
 8000c60:	4320      	orrs	r0, r4
 8000c62:	1e42      	subs	r2, r0, #1
 8000c64:	4190      	sbcs	r0, r2
 8000c66:	0005      	movs	r5, r0
 8000c68:	4335      	orrs	r5, r6
 8000c6a:	e606      	b.n	800087a <__aeabi_dadd+0x19e>
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	d07c      	beq.n	8000d6a <__aeabi_dadd+0x68e>
 8000c70:	4662      	mov	r2, ip
 8000c72:	4653      	mov	r3, sl
 8000c74:	08c0      	lsrs	r0, r0, #3
 8000c76:	431a      	orrs	r2, r3
 8000c78:	d100      	bne.n	8000c7c <__aeabi_dadd+0x5a0>
 8000c7a:	e6fa      	b.n	8000a72 <__aeabi_dadd+0x396>
 8000c7c:	0762      	lsls	r2, r4, #29
 8000c7e:	4310      	orrs	r0, r2
 8000c80:	2280      	movs	r2, #128	@ 0x80
 8000c82:	08e4      	lsrs	r4, r4, #3
 8000c84:	0312      	lsls	r2, r2, #12
 8000c86:	4214      	tst	r4, r2
 8000c88:	d008      	beq.n	8000c9c <__aeabi_dadd+0x5c0>
 8000c8a:	08d9      	lsrs	r1, r3, #3
 8000c8c:	4211      	tst	r1, r2
 8000c8e:	d105      	bne.n	8000c9c <__aeabi_dadd+0x5c0>
 8000c90:	4663      	mov	r3, ip
 8000c92:	08d8      	lsrs	r0, r3, #3
 8000c94:	4653      	mov	r3, sl
 8000c96:	000c      	movs	r4, r1
 8000c98:	075b      	lsls	r3, r3, #29
 8000c9a:	4318      	orrs	r0, r3
 8000c9c:	0f42      	lsrs	r2, r0, #29
 8000c9e:	00c0      	lsls	r0, r0, #3
 8000ca0:	08c0      	lsrs	r0, r0, #3
 8000ca2:	0752      	lsls	r2, r2, #29
 8000ca4:	4302      	orrs	r2, r0
 8000ca6:	e6e7      	b.n	8000a78 <__aeabi_dadd+0x39c>
 8000ca8:	2a00      	cmp	r2, #0
 8000caa:	d100      	bne.n	8000cae <__aeabi_dadd+0x5d2>
 8000cac:	e72d      	b.n	8000b0a <__aeabi_dadd+0x42e>
 8000cae:	4663      	mov	r3, ip
 8000cb0:	08d8      	lsrs	r0, r3, #3
 8000cb2:	4653      	mov	r3, sl
 8000cb4:	075a      	lsls	r2, r3, #29
 8000cb6:	000e      	movs	r6, r1
 8000cb8:	4302      	orrs	r2, r0
 8000cba:	08dc      	lsrs	r4, r3, #3
 8000cbc:	e6cc      	b.n	8000a58 <__aeabi_dadd+0x37c>
 8000cbe:	4663      	mov	r3, ip
 8000cc0:	1a1d      	subs	r5, r3, r0
 8000cc2:	45ac      	cmp	ip, r5
 8000cc4:	4192      	sbcs	r2, r2
 8000cc6:	4653      	mov	r3, sl
 8000cc8:	4252      	negs	r2, r2
 8000cca:	1b1c      	subs	r4, r3, r4
 8000ccc:	000e      	movs	r6, r1
 8000cce:	4688      	mov	r8, r1
 8000cd0:	1aa4      	subs	r4, r4, r2
 8000cd2:	3701      	adds	r7, #1
 8000cd4:	e555      	b.n	8000782 <__aeabi_dadd+0xa6>
 8000cd6:	4663      	mov	r3, ip
 8000cd8:	08d9      	lsrs	r1, r3, #3
 8000cda:	4653      	mov	r3, sl
 8000cdc:	075a      	lsls	r2, r3, #29
 8000cde:	430a      	orrs	r2, r1
 8000ce0:	08dc      	lsrs	r4, r3, #3
 8000ce2:	e6c9      	b.n	8000a78 <__aeabi_dadd+0x39c>
 8000ce4:	4660      	mov	r0, ip
 8000ce6:	4654      	mov	r4, sl
 8000ce8:	e6d4      	b.n	8000a94 <__aeabi_dadd+0x3b8>
 8000cea:	08c0      	lsrs	r0, r0, #3
 8000cec:	2a00      	cmp	r2, #0
 8000cee:	d100      	bne.n	8000cf2 <__aeabi_dadd+0x616>
 8000cf0:	e6bf      	b.n	8000a72 <__aeabi_dadd+0x396>
 8000cf2:	0762      	lsls	r2, r4, #29
 8000cf4:	4310      	orrs	r0, r2
 8000cf6:	2280      	movs	r2, #128	@ 0x80
 8000cf8:	08e4      	lsrs	r4, r4, #3
 8000cfa:	0312      	lsls	r2, r2, #12
 8000cfc:	4214      	tst	r4, r2
 8000cfe:	d0cd      	beq.n	8000c9c <__aeabi_dadd+0x5c0>
 8000d00:	08dd      	lsrs	r5, r3, #3
 8000d02:	4215      	tst	r5, r2
 8000d04:	d1ca      	bne.n	8000c9c <__aeabi_dadd+0x5c0>
 8000d06:	4663      	mov	r3, ip
 8000d08:	08d8      	lsrs	r0, r3, #3
 8000d0a:	4653      	mov	r3, sl
 8000d0c:	075b      	lsls	r3, r3, #29
 8000d0e:	000e      	movs	r6, r1
 8000d10:	002c      	movs	r4, r5
 8000d12:	4318      	orrs	r0, r3
 8000d14:	e7c2      	b.n	8000c9c <__aeabi_dadd+0x5c0>
 8000d16:	4663      	mov	r3, ip
 8000d18:	08d9      	lsrs	r1, r3, #3
 8000d1a:	4653      	mov	r3, sl
 8000d1c:	075a      	lsls	r2, r3, #29
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	08dc      	lsrs	r4, r3, #3
 8000d22:	e699      	b.n	8000a58 <__aeabi_dadd+0x37c>
 8000d24:	4663      	mov	r3, ip
 8000d26:	08d8      	lsrs	r0, r3, #3
 8000d28:	4653      	mov	r3, sl
 8000d2a:	075a      	lsls	r2, r3, #29
 8000d2c:	000e      	movs	r6, r1
 8000d2e:	4302      	orrs	r2, r0
 8000d30:	08dc      	lsrs	r4, r3, #3
 8000d32:	e6a1      	b.n	8000a78 <__aeabi_dadd+0x39c>
 8000d34:	0011      	movs	r1, r2
 8000d36:	0027      	movs	r7, r4
 8000d38:	3920      	subs	r1, #32
 8000d3a:	40cf      	lsrs	r7, r1
 8000d3c:	2a20      	cmp	r2, #32
 8000d3e:	d003      	beq.n	8000d48 <__aeabi_dadd+0x66c>
 8000d40:	2140      	movs	r1, #64	@ 0x40
 8000d42:	1a8a      	subs	r2, r1, r2
 8000d44:	4094      	lsls	r4, r2
 8000d46:	4320      	orrs	r0, r4
 8000d48:	1e42      	subs	r2, r0, #1
 8000d4a:	4190      	sbcs	r0, r2
 8000d4c:	0005      	movs	r5, r0
 8000d4e:	433d      	orrs	r5, r7
 8000d50:	e651      	b.n	80009f6 <__aeabi_dadd+0x31a>
 8000d52:	000c      	movs	r4, r1
 8000d54:	2500      	movs	r5, #0
 8000d56:	2200      	movs	r2, #0
 8000d58:	e558      	b.n	800080c <__aeabi_dadd+0x130>
 8000d5a:	4460      	add	r0, ip
 8000d5c:	4560      	cmp	r0, ip
 8000d5e:	4192      	sbcs	r2, r2
 8000d60:	4454      	add	r4, sl
 8000d62:	4252      	negs	r2, r2
 8000d64:	0005      	movs	r5, r0
 8000d66:	18a4      	adds	r4, r4, r2
 8000d68:	e73a      	b.n	8000be0 <__aeabi_dadd+0x504>
 8000d6a:	4653      	mov	r3, sl
 8000d6c:	075a      	lsls	r2, r3, #29
 8000d6e:	4663      	mov	r3, ip
 8000d70:	08d9      	lsrs	r1, r3, #3
 8000d72:	4653      	mov	r3, sl
 8000d74:	430a      	orrs	r2, r1
 8000d76:	08dc      	lsrs	r4, r3, #3
 8000d78:	e67e      	b.n	8000a78 <__aeabi_dadd+0x39c>
 8000d7a:	001a      	movs	r2, r3
 8000d7c:	001c      	movs	r4, r3
 8000d7e:	432a      	orrs	r2, r5
 8000d80:	d000      	beq.n	8000d84 <__aeabi_dadd+0x6a8>
 8000d82:	e6ab      	b.n	8000adc <__aeabi_dadd+0x400>
 8000d84:	e6c1      	b.n	8000b0a <__aeabi_dadd+0x42e>
 8000d86:	2120      	movs	r1, #32
 8000d88:	2500      	movs	r5, #0
 8000d8a:	1a09      	subs	r1, r1, r0
 8000d8c:	e519      	b.n	80007c2 <__aeabi_dadd+0xe6>
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2500      	movs	r5, #0
 8000d92:	4c01      	ldr	r4, [pc, #4]	@ (8000d98 <__aeabi_dadd+0x6bc>)
 8000d94:	e53a      	b.n	800080c <__aeabi_dadd+0x130>
 8000d96:	46c0      	nop			@ (mov r8, r8)
 8000d98:	000007ff 	.word	0x000007ff
 8000d9c:	ff7fffff 	.word	0xff7fffff
 8000da0:	000007fe 	.word	0x000007fe

08000da4 <__aeabi_ddiv>:
 8000da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000da6:	46de      	mov	lr, fp
 8000da8:	4645      	mov	r5, r8
 8000daa:	4657      	mov	r7, sl
 8000dac:	464e      	mov	r6, r9
 8000dae:	b5e0      	push	{r5, r6, r7, lr}
 8000db0:	b087      	sub	sp, #28
 8000db2:	9200      	str	r2, [sp, #0]
 8000db4:	9301      	str	r3, [sp, #4]
 8000db6:	030b      	lsls	r3, r1, #12
 8000db8:	0b1b      	lsrs	r3, r3, #12
 8000dba:	469b      	mov	fp, r3
 8000dbc:	0fca      	lsrs	r2, r1, #31
 8000dbe:	004b      	lsls	r3, r1, #1
 8000dc0:	0004      	movs	r4, r0
 8000dc2:	4680      	mov	r8, r0
 8000dc4:	0d5b      	lsrs	r3, r3, #21
 8000dc6:	9202      	str	r2, [sp, #8]
 8000dc8:	d100      	bne.n	8000dcc <__aeabi_ddiv+0x28>
 8000dca:	e16a      	b.n	80010a2 <__aeabi_ddiv+0x2fe>
 8000dcc:	4ad4      	ldr	r2, [pc, #848]	@ (8001120 <__aeabi_ddiv+0x37c>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d100      	bne.n	8000dd4 <__aeabi_ddiv+0x30>
 8000dd2:	e18c      	b.n	80010ee <__aeabi_ddiv+0x34a>
 8000dd4:	4659      	mov	r1, fp
 8000dd6:	0f42      	lsrs	r2, r0, #29
 8000dd8:	00c9      	lsls	r1, r1, #3
 8000dda:	430a      	orrs	r2, r1
 8000ddc:	2180      	movs	r1, #128	@ 0x80
 8000dde:	0409      	lsls	r1, r1, #16
 8000de0:	4311      	orrs	r1, r2
 8000de2:	00c2      	lsls	r2, r0, #3
 8000de4:	4690      	mov	r8, r2
 8000de6:	4acf      	ldr	r2, [pc, #828]	@ (8001124 <__aeabi_ddiv+0x380>)
 8000de8:	4689      	mov	r9, r1
 8000dea:	4692      	mov	sl, r2
 8000dec:	449a      	add	sl, r3
 8000dee:	2300      	movs	r3, #0
 8000df0:	2400      	movs	r4, #0
 8000df2:	9303      	str	r3, [sp, #12]
 8000df4:	9e00      	ldr	r6, [sp, #0]
 8000df6:	9f01      	ldr	r7, [sp, #4]
 8000df8:	033b      	lsls	r3, r7, #12
 8000dfa:	0b1b      	lsrs	r3, r3, #12
 8000dfc:	469b      	mov	fp, r3
 8000dfe:	007b      	lsls	r3, r7, #1
 8000e00:	0030      	movs	r0, r6
 8000e02:	0d5b      	lsrs	r3, r3, #21
 8000e04:	0ffd      	lsrs	r5, r7, #31
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d100      	bne.n	8000e0c <__aeabi_ddiv+0x68>
 8000e0a:	e128      	b.n	800105e <__aeabi_ddiv+0x2ba>
 8000e0c:	4ac4      	ldr	r2, [pc, #784]	@ (8001120 <__aeabi_ddiv+0x37c>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d100      	bne.n	8000e14 <__aeabi_ddiv+0x70>
 8000e12:	e177      	b.n	8001104 <__aeabi_ddiv+0x360>
 8000e14:	4659      	mov	r1, fp
 8000e16:	0f72      	lsrs	r2, r6, #29
 8000e18:	00c9      	lsls	r1, r1, #3
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	2180      	movs	r1, #128	@ 0x80
 8000e1e:	0409      	lsls	r1, r1, #16
 8000e20:	4311      	orrs	r1, r2
 8000e22:	468b      	mov	fp, r1
 8000e24:	49bf      	ldr	r1, [pc, #764]	@ (8001124 <__aeabi_ddiv+0x380>)
 8000e26:	00f2      	lsls	r2, r6, #3
 8000e28:	468c      	mov	ip, r1
 8000e2a:	4651      	mov	r1, sl
 8000e2c:	4463      	add	r3, ip
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	469a      	mov	sl, r3
 8000e32:	2300      	movs	r3, #0
 8000e34:	9e02      	ldr	r6, [sp, #8]
 8000e36:	406e      	eors	r6, r5
 8000e38:	2c0f      	cmp	r4, #15
 8000e3a:	d827      	bhi.n	8000e8c <__aeabi_ddiv+0xe8>
 8000e3c:	49ba      	ldr	r1, [pc, #744]	@ (8001128 <__aeabi_ddiv+0x384>)
 8000e3e:	00a4      	lsls	r4, r4, #2
 8000e40:	5909      	ldr	r1, [r1, r4]
 8000e42:	468f      	mov	pc, r1
 8000e44:	46cb      	mov	fp, r9
 8000e46:	4642      	mov	r2, r8
 8000e48:	9e02      	ldr	r6, [sp, #8]
 8000e4a:	9b03      	ldr	r3, [sp, #12]
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d016      	beq.n	8000e7e <__aeabi_ddiv+0xda>
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d100      	bne.n	8000e56 <__aeabi_ddiv+0xb2>
 8000e54:	e2a6      	b.n	80013a4 <__aeabi_ddiv+0x600>
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d000      	beq.n	8000e5c <__aeabi_ddiv+0xb8>
 8000e5a:	e0df      	b.n	800101c <__aeabi_ddiv+0x278>
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2400      	movs	r4, #0
 8000e62:	4690      	mov	r8, r2
 8000e64:	051b      	lsls	r3, r3, #20
 8000e66:	4323      	orrs	r3, r4
 8000e68:	07f6      	lsls	r6, r6, #31
 8000e6a:	4333      	orrs	r3, r6
 8000e6c:	4640      	mov	r0, r8
 8000e6e:	0019      	movs	r1, r3
 8000e70:	b007      	add	sp, #28
 8000e72:	bcf0      	pop	{r4, r5, r6, r7}
 8000e74:	46bb      	mov	fp, r7
 8000e76:	46b2      	mov	sl, r6
 8000e78:	46a9      	mov	r9, r5
 8000e7a:	46a0      	mov	r8, r4
 8000e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2400      	movs	r4, #0
 8000e82:	4690      	mov	r8, r2
 8000e84:	4ba6      	ldr	r3, [pc, #664]	@ (8001120 <__aeabi_ddiv+0x37c>)
 8000e86:	e7ed      	b.n	8000e64 <__aeabi_ddiv+0xc0>
 8000e88:	002e      	movs	r6, r5
 8000e8a:	e7df      	b.n	8000e4c <__aeabi_ddiv+0xa8>
 8000e8c:	45cb      	cmp	fp, r9
 8000e8e:	d200      	bcs.n	8000e92 <__aeabi_ddiv+0xee>
 8000e90:	e1d4      	b.n	800123c <__aeabi_ddiv+0x498>
 8000e92:	d100      	bne.n	8000e96 <__aeabi_ddiv+0xf2>
 8000e94:	e1cf      	b.n	8001236 <__aeabi_ddiv+0x492>
 8000e96:	2301      	movs	r3, #1
 8000e98:	425b      	negs	r3, r3
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	4644      	mov	r4, r8
 8000e9e:	4648      	mov	r0, r9
 8000ea0:	2700      	movs	r7, #0
 8000ea2:	44e2      	add	sl, ip
 8000ea4:	465b      	mov	r3, fp
 8000ea6:	0e15      	lsrs	r5, r2, #24
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	431d      	orrs	r5, r3
 8000eac:	0c19      	lsrs	r1, r3, #16
 8000eae:	042b      	lsls	r3, r5, #16
 8000eb0:	0212      	lsls	r2, r2, #8
 8000eb2:	9500      	str	r5, [sp, #0]
 8000eb4:	0c1d      	lsrs	r5, r3, #16
 8000eb6:	4691      	mov	r9, r2
 8000eb8:	9102      	str	r1, [sp, #8]
 8000eba:	9503      	str	r5, [sp, #12]
 8000ebc:	f7ff f9c6 	bl	800024c <__aeabi_uidivmod>
 8000ec0:	0002      	movs	r2, r0
 8000ec2:	436a      	muls	r2, r5
 8000ec4:	040b      	lsls	r3, r1, #16
 8000ec6:	0c21      	lsrs	r1, r4, #16
 8000ec8:	4680      	mov	r8, r0
 8000eca:	4319      	orrs	r1, r3
 8000ecc:	428a      	cmp	r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__aeabi_ddiv+0x140>
 8000ed0:	9d00      	ldr	r5, [sp, #0]
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	46ac      	mov	ip, r5
 8000ed6:	425b      	negs	r3, r3
 8000ed8:	4461      	add	r1, ip
 8000eda:	469c      	mov	ip, r3
 8000edc:	44e0      	add	r8, ip
 8000ede:	428d      	cmp	r5, r1
 8000ee0:	d800      	bhi.n	8000ee4 <__aeabi_ddiv+0x140>
 8000ee2:	e1fb      	b.n	80012dc <__aeabi_ddiv+0x538>
 8000ee4:	1a88      	subs	r0, r1, r2
 8000ee6:	9902      	ldr	r1, [sp, #8]
 8000ee8:	f7ff f9b0 	bl	800024c <__aeabi_uidivmod>
 8000eec:	9a03      	ldr	r2, [sp, #12]
 8000eee:	0424      	lsls	r4, r4, #16
 8000ef0:	4342      	muls	r2, r0
 8000ef2:	0409      	lsls	r1, r1, #16
 8000ef4:	0c24      	lsrs	r4, r4, #16
 8000ef6:	0003      	movs	r3, r0
 8000ef8:	430c      	orrs	r4, r1
 8000efa:	42a2      	cmp	r2, r4
 8000efc:	d906      	bls.n	8000f0c <__aeabi_ddiv+0x168>
 8000efe:	9900      	ldr	r1, [sp, #0]
 8000f00:	3b01      	subs	r3, #1
 8000f02:	468c      	mov	ip, r1
 8000f04:	4464      	add	r4, ip
 8000f06:	42a1      	cmp	r1, r4
 8000f08:	d800      	bhi.n	8000f0c <__aeabi_ddiv+0x168>
 8000f0a:	e1e1      	b.n	80012d0 <__aeabi_ddiv+0x52c>
 8000f0c:	1aa0      	subs	r0, r4, r2
 8000f0e:	4642      	mov	r2, r8
 8000f10:	0412      	lsls	r2, r2, #16
 8000f12:	431a      	orrs	r2, r3
 8000f14:	4693      	mov	fp, r2
 8000f16:	464b      	mov	r3, r9
 8000f18:	4659      	mov	r1, fp
 8000f1a:	0c1b      	lsrs	r3, r3, #16
 8000f1c:	001d      	movs	r5, r3
 8000f1e:	9304      	str	r3, [sp, #16]
 8000f20:	040b      	lsls	r3, r1, #16
 8000f22:	4649      	mov	r1, r9
 8000f24:	0409      	lsls	r1, r1, #16
 8000f26:	0c09      	lsrs	r1, r1, #16
 8000f28:	000c      	movs	r4, r1
 8000f2a:	0c1b      	lsrs	r3, r3, #16
 8000f2c:	435c      	muls	r4, r3
 8000f2e:	0c12      	lsrs	r2, r2, #16
 8000f30:	436b      	muls	r3, r5
 8000f32:	4688      	mov	r8, r1
 8000f34:	4351      	muls	r1, r2
 8000f36:	436a      	muls	r2, r5
 8000f38:	0c25      	lsrs	r5, r4, #16
 8000f3a:	46ac      	mov	ip, r5
 8000f3c:	185b      	adds	r3, r3, r1
 8000f3e:	4463      	add	r3, ip
 8000f40:	4299      	cmp	r1, r3
 8000f42:	d903      	bls.n	8000f4c <__aeabi_ddiv+0x1a8>
 8000f44:	2180      	movs	r1, #128	@ 0x80
 8000f46:	0249      	lsls	r1, r1, #9
 8000f48:	468c      	mov	ip, r1
 8000f4a:	4462      	add	r2, ip
 8000f4c:	0c19      	lsrs	r1, r3, #16
 8000f4e:	0424      	lsls	r4, r4, #16
 8000f50:	041b      	lsls	r3, r3, #16
 8000f52:	0c24      	lsrs	r4, r4, #16
 8000f54:	188a      	adds	r2, r1, r2
 8000f56:	191c      	adds	r4, r3, r4
 8000f58:	4290      	cmp	r0, r2
 8000f5a:	d302      	bcc.n	8000f62 <__aeabi_ddiv+0x1be>
 8000f5c:	d116      	bne.n	8000f8c <__aeabi_ddiv+0x1e8>
 8000f5e:	42a7      	cmp	r7, r4
 8000f60:	d214      	bcs.n	8000f8c <__aeabi_ddiv+0x1e8>
 8000f62:	465b      	mov	r3, fp
 8000f64:	9d00      	ldr	r5, [sp, #0]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	444f      	add	r7, r9
 8000f6a:	9305      	str	r3, [sp, #20]
 8000f6c:	454f      	cmp	r7, r9
 8000f6e:	419b      	sbcs	r3, r3
 8000f70:	46ac      	mov	ip, r5
 8000f72:	425b      	negs	r3, r3
 8000f74:	4463      	add	r3, ip
 8000f76:	18c0      	adds	r0, r0, r3
 8000f78:	4285      	cmp	r5, r0
 8000f7a:	d300      	bcc.n	8000f7e <__aeabi_ddiv+0x1da>
 8000f7c:	e1a1      	b.n	80012c2 <__aeabi_ddiv+0x51e>
 8000f7e:	4282      	cmp	r2, r0
 8000f80:	d900      	bls.n	8000f84 <__aeabi_ddiv+0x1e0>
 8000f82:	e1f6      	b.n	8001372 <__aeabi_ddiv+0x5ce>
 8000f84:	d100      	bne.n	8000f88 <__aeabi_ddiv+0x1e4>
 8000f86:	e1f1      	b.n	800136c <__aeabi_ddiv+0x5c8>
 8000f88:	9b05      	ldr	r3, [sp, #20]
 8000f8a:	469b      	mov	fp, r3
 8000f8c:	1b3c      	subs	r4, r7, r4
 8000f8e:	42a7      	cmp	r7, r4
 8000f90:	41bf      	sbcs	r7, r7
 8000f92:	9d00      	ldr	r5, [sp, #0]
 8000f94:	1a80      	subs	r0, r0, r2
 8000f96:	427f      	negs	r7, r7
 8000f98:	1bc0      	subs	r0, r0, r7
 8000f9a:	4285      	cmp	r5, r0
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_ddiv+0x1fc>
 8000f9e:	e1d0      	b.n	8001342 <__aeabi_ddiv+0x59e>
 8000fa0:	9902      	ldr	r1, [sp, #8]
 8000fa2:	f7ff f953 	bl	800024c <__aeabi_uidivmod>
 8000fa6:	9a03      	ldr	r2, [sp, #12]
 8000fa8:	040b      	lsls	r3, r1, #16
 8000faa:	4342      	muls	r2, r0
 8000fac:	0c21      	lsrs	r1, r4, #16
 8000fae:	0007      	movs	r7, r0
 8000fb0:	4319      	orrs	r1, r3
 8000fb2:	428a      	cmp	r2, r1
 8000fb4:	d900      	bls.n	8000fb8 <__aeabi_ddiv+0x214>
 8000fb6:	e178      	b.n	80012aa <__aeabi_ddiv+0x506>
 8000fb8:	1a88      	subs	r0, r1, r2
 8000fba:	9902      	ldr	r1, [sp, #8]
 8000fbc:	f7ff f946 	bl	800024c <__aeabi_uidivmod>
 8000fc0:	9a03      	ldr	r2, [sp, #12]
 8000fc2:	0424      	lsls	r4, r4, #16
 8000fc4:	4342      	muls	r2, r0
 8000fc6:	0409      	lsls	r1, r1, #16
 8000fc8:	0c24      	lsrs	r4, r4, #16
 8000fca:	0003      	movs	r3, r0
 8000fcc:	430c      	orrs	r4, r1
 8000fce:	42a2      	cmp	r2, r4
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x230>
 8000fd2:	e15d      	b.n	8001290 <__aeabi_ddiv+0x4ec>
 8000fd4:	4641      	mov	r1, r8
 8000fd6:	1aa4      	subs	r4, r4, r2
 8000fd8:	043a      	lsls	r2, r7, #16
 8000fda:	431a      	orrs	r2, r3
 8000fdc:	9d04      	ldr	r5, [sp, #16]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0c1b      	lsrs	r3, r3, #16
 8000fe2:	4359      	muls	r1, r3
 8000fe4:	4647      	mov	r7, r8
 8000fe6:	436b      	muls	r3, r5
 8000fe8:	469c      	mov	ip, r3
 8000fea:	0c10      	lsrs	r0, r2, #16
 8000fec:	4347      	muls	r7, r0
 8000fee:	0c0b      	lsrs	r3, r1, #16
 8000ff0:	44bc      	add	ip, r7
 8000ff2:	4463      	add	r3, ip
 8000ff4:	4368      	muls	r0, r5
 8000ff6:	429f      	cmp	r7, r3
 8000ff8:	d903      	bls.n	8001002 <__aeabi_ddiv+0x25e>
 8000ffa:	2580      	movs	r5, #128	@ 0x80
 8000ffc:	026d      	lsls	r5, r5, #9
 8000ffe:	46ac      	mov	ip, r5
 8001000:	4460      	add	r0, ip
 8001002:	0c1f      	lsrs	r7, r3, #16
 8001004:	0409      	lsls	r1, r1, #16
 8001006:	041b      	lsls	r3, r3, #16
 8001008:	0c09      	lsrs	r1, r1, #16
 800100a:	183f      	adds	r7, r7, r0
 800100c:	185b      	adds	r3, r3, r1
 800100e:	42bc      	cmp	r4, r7
 8001010:	d200      	bcs.n	8001014 <__aeabi_ddiv+0x270>
 8001012:	e102      	b.n	800121a <__aeabi_ddiv+0x476>
 8001014:	d100      	bne.n	8001018 <__aeabi_ddiv+0x274>
 8001016:	e0fd      	b.n	8001214 <__aeabi_ddiv+0x470>
 8001018:	2301      	movs	r3, #1
 800101a:	431a      	orrs	r2, r3
 800101c:	4b43      	ldr	r3, [pc, #268]	@ (800112c <__aeabi_ddiv+0x388>)
 800101e:	4453      	add	r3, sl
 8001020:	2b00      	cmp	r3, #0
 8001022:	dc00      	bgt.n	8001026 <__aeabi_ddiv+0x282>
 8001024:	e0ae      	b.n	8001184 <__aeabi_ddiv+0x3e0>
 8001026:	0751      	lsls	r1, r2, #29
 8001028:	d000      	beq.n	800102c <__aeabi_ddiv+0x288>
 800102a:	e198      	b.n	800135e <__aeabi_ddiv+0x5ba>
 800102c:	4659      	mov	r1, fp
 800102e:	01c9      	lsls	r1, r1, #7
 8001030:	d506      	bpl.n	8001040 <__aeabi_ddiv+0x29c>
 8001032:	4659      	mov	r1, fp
 8001034:	4b3e      	ldr	r3, [pc, #248]	@ (8001130 <__aeabi_ddiv+0x38c>)
 8001036:	4019      	ands	r1, r3
 8001038:	2380      	movs	r3, #128	@ 0x80
 800103a:	468b      	mov	fp, r1
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	4453      	add	r3, sl
 8001040:	493c      	ldr	r1, [pc, #240]	@ (8001134 <__aeabi_ddiv+0x390>)
 8001042:	428b      	cmp	r3, r1
 8001044:	dd00      	ble.n	8001048 <__aeabi_ddiv+0x2a4>
 8001046:	e71a      	b.n	8000e7e <__aeabi_ddiv+0xda>
 8001048:	4659      	mov	r1, fp
 800104a:	08d2      	lsrs	r2, r2, #3
 800104c:	0749      	lsls	r1, r1, #29
 800104e:	4311      	orrs	r1, r2
 8001050:	465a      	mov	r2, fp
 8001052:	055b      	lsls	r3, r3, #21
 8001054:	0254      	lsls	r4, r2, #9
 8001056:	4688      	mov	r8, r1
 8001058:	0b24      	lsrs	r4, r4, #12
 800105a:	0d5b      	lsrs	r3, r3, #21
 800105c:	e702      	b.n	8000e64 <__aeabi_ddiv+0xc0>
 800105e:	465a      	mov	r2, fp
 8001060:	9b00      	ldr	r3, [sp, #0]
 8001062:	431a      	orrs	r2, r3
 8001064:	d100      	bne.n	8001068 <__aeabi_ddiv+0x2c4>
 8001066:	e07e      	b.n	8001166 <__aeabi_ddiv+0x3c2>
 8001068:	465b      	mov	r3, fp
 800106a:	2b00      	cmp	r3, #0
 800106c:	d100      	bne.n	8001070 <__aeabi_ddiv+0x2cc>
 800106e:	e100      	b.n	8001272 <__aeabi_ddiv+0x4ce>
 8001070:	4658      	mov	r0, fp
 8001072:	f001 f9ef 	bl	8002454 <__clzsi2>
 8001076:	0002      	movs	r2, r0
 8001078:	0003      	movs	r3, r0
 800107a:	3a0b      	subs	r2, #11
 800107c:	271d      	movs	r7, #29
 800107e:	9e00      	ldr	r6, [sp, #0]
 8001080:	1aba      	subs	r2, r7, r2
 8001082:	0019      	movs	r1, r3
 8001084:	4658      	mov	r0, fp
 8001086:	40d6      	lsrs	r6, r2
 8001088:	3908      	subs	r1, #8
 800108a:	4088      	lsls	r0, r1
 800108c:	0032      	movs	r2, r6
 800108e:	4302      	orrs	r2, r0
 8001090:	4693      	mov	fp, r2
 8001092:	9a00      	ldr	r2, [sp, #0]
 8001094:	408a      	lsls	r2, r1
 8001096:	4928      	ldr	r1, [pc, #160]	@ (8001138 <__aeabi_ddiv+0x394>)
 8001098:	4453      	add	r3, sl
 800109a:	468a      	mov	sl, r1
 800109c:	449a      	add	sl, r3
 800109e:	2300      	movs	r3, #0
 80010a0:	e6c8      	b.n	8000e34 <__aeabi_ddiv+0x90>
 80010a2:	465b      	mov	r3, fp
 80010a4:	4303      	orrs	r3, r0
 80010a6:	4699      	mov	r9, r3
 80010a8:	d056      	beq.n	8001158 <__aeabi_ddiv+0x3b4>
 80010aa:	465b      	mov	r3, fp
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d100      	bne.n	80010b2 <__aeabi_ddiv+0x30e>
 80010b0:	e0cd      	b.n	800124e <__aeabi_ddiv+0x4aa>
 80010b2:	4658      	mov	r0, fp
 80010b4:	f001 f9ce 	bl	8002454 <__clzsi2>
 80010b8:	230b      	movs	r3, #11
 80010ba:	425b      	negs	r3, r3
 80010bc:	469c      	mov	ip, r3
 80010be:	0002      	movs	r2, r0
 80010c0:	4484      	add	ip, r0
 80010c2:	4666      	mov	r6, ip
 80010c4:	231d      	movs	r3, #29
 80010c6:	1b9b      	subs	r3, r3, r6
 80010c8:	0026      	movs	r6, r4
 80010ca:	0011      	movs	r1, r2
 80010cc:	4658      	mov	r0, fp
 80010ce:	40de      	lsrs	r6, r3
 80010d0:	3908      	subs	r1, #8
 80010d2:	4088      	lsls	r0, r1
 80010d4:	0033      	movs	r3, r6
 80010d6:	4303      	orrs	r3, r0
 80010d8:	4699      	mov	r9, r3
 80010da:	0023      	movs	r3, r4
 80010dc:	408b      	lsls	r3, r1
 80010de:	4698      	mov	r8, r3
 80010e0:	4b16      	ldr	r3, [pc, #88]	@ (800113c <__aeabi_ddiv+0x398>)
 80010e2:	2400      	movs	r4, #0
 80010e4:	1a9b      	subs	r3, r3, r2
 80010e6:	469a      	mov	sl, r3
 80010e8:	2300      	movs	r3, #0
 80010ea:	9303      	str	r3, [sp, #12]
 80010ec:	e682      	b.n	8000df4 <__aeabi_ddiv+0x50>
 80010ee:	465a      	mov	r2, fp
 80010f0:	4302      	orrs	r2, r0
 80010f2:	4691      	mov	r9, r2
 80010f4:	d12a      	bne.n	800114c <__aeabi_ddiv+0x3a8>
 80010f6:	2200      	movs	r2, #0
 80010f8:	469a      	mov	sl, r3
 80010fa:	2302      	movs	r3, #2
 80010fc:	4690      	mov	r8, r2
 80010fe:	2408      	movs	r4, #8
 8001100:	9303      	str	r3, [sp, #12]
 8001102:	e677      	b.n	8000df4 <__aeabi_ddiv+0x50>
 8001104:	465a      	mov	r2, fp
 8001106:	9b00      	ldr	r3, [sp, #0]
 8001108:	431a      	orrs	r2, r3
 800110a:	4b0d      	ldr	r3, [pc, #52]	@ (8001140 <__aeabi_ddiv+0x39c>)
 800110c:	469c      	mov	ip, r3
 800110e:	44e2      	add	sl, ip
 8001110:	2a00      	cmp	r2, #0
 8001112:	d117      	bne.n	8001144 <__aeabi_ddiv+0x3a0>
 8001114:	2302      	movs	r3, #2
 8001116:	431c      	orrs	r4, r3
 8001118:	2300      	movs	r3, #0
 800111a:	469b      	mov	fp, r3
 800111c:	3302      	adds	r3, #2
 800111e:	e689      	b.n	8000e34 <__aeabi_ddiv+0x90>
 8001120:	000007ff 	.word	0x000007ff
 8001124:	fffffc01 	.word	0xfffffc01
 8001128:	0800b0c8 	.word	0x0800b0c8
 800112c:	000003ff 	.word	0x000003ff
 8001130:	feffffff 	.word	0xfeffffff
 8001134:	000007fe 	.word	0x000007fe
 8001138:	000003f3 	.word	0x000003f3
 800113c:	fffffc0d 	.word	0xfffffc0d
 8001140:	fffff801 	.word	0xfffff801
 8001144:	2303      	movs	r3, #3
 8001146:	0032      	movs	r2, r6
 8001148:	431c      	orrs	r4, r3
 800114a:	e673      	b.n	8000e34 <__aeabi_ddiv+0x90>
 800114c:	469a      	mov	sl, r3
 800114e:	2303      	movs	r3, #3
 8001150:	46d9      	mov	r9, fp
 8001152:	240c      	movs	r4, #12
 8001154:	9303      	str	r3, [sp, #12]
 8001156:	e64d      	b.n	8000df4 <__aeabi_ddiv+0x50>
 8001158:	2300      	movs	r3, #0
 800115a:	4698      	mov	r8, r3
 800115c:	469a      	mov	sl, r3
 800115e:	3301      	adds	r3, #1
 8001160:	2404      	movs	r4, #4
 8001162:	9303      	str	r3, [sp, #12]
 8001164:	e646      	b.n	8000df4 <__aeabi_ddiv+0x50>
 8001166:	2301      	movs	r3, #1
 8001168:	431c      	orrs	r4, r3
 800116a:	2300      	movs	r3, #0
 800116c:	469b      	mov	fp, r3
 800116e:	3301      	adds	r3, #1
 8001170:	e660      	b.n	8000e34 <__aeabi_ddiv+0x90>
 8001172:	2300      	movs	r3, #0
 8001174:	2480      	movs	r4, #128	@ 0x80
 8001176:	4698      	mov	r8, r3
 8001178:	2600      	movs	r6, #0
 800117a:	4b92      	ldr	r3, [pc, #584]	@ (80013c4 <__aeabi_ddiv+0x620>)
 800117c:	0324      	lsls	r4, r4, #12
 800117e:	e671      	b.n	8000e64 <__aeabi_ddiv+0xc0>
 8001180:	2201      	movs	r2, #1
 8001182:	4252      	negs	r2, r2
 8001184:	2101      	movs	r1, #1
 8001186:	1ac9      	subs	r1, r1, r3
 8001188:	2938      	cmp	r1, #56	@ 0x38
 800118a:	dd00      	ble.n	800118e <__aeabi_ddiv+0x3ea>
 800118c:	e666      	b.n	8000e5c <__aeabi_ddiv+0xb8>
 800118e:	291f      	cmp	r1, #31
 8001190:	dc00      	bgt.n	8001194 <__aeabi_ddiv+0x3f0>
 8001192:	e0ab      	b.n	80012ec <__aeabi_ddiv+0x548>
 8001194:	201f      	movs	r0, #31
 8001196:	4240      	negs	r0, r0
 8001198:	1ac3      	subs	r3, r0, r3
 800119a:	4658      	mov	r0, fp
 800119c:	40d8      	lsrs	r0, r3
 800119e:	0003      	movs	r3, r0
 80011a0:	2920      	cmp	r1, #32
 80011a2:	d004      	beq.n	80011ae <__aeabi_ddiv+0x40a>
 80011a4:	4658      	mov	r0, fp
 80011a6:	4988      	ldr	r1, [pc, #544]	@ (80013c8 <__aeabi_ddiv+0x624>)
 80011a8:	4451      	add	r1, sl
 80011aa:	4088      	lsls	r0, r1
 80011ac:	4302      	orrs	r2, r0
 80011ae:	1e51      	subs	r1, r2, #1
 80011b0:	418a      	sbcs	r2, r1
 80011b2:	431a      	orrs	r2, r3
 80011b4:	2307      	movs	r3, #7
 80011b6:	0019      	movs	r1, r3
 80011b8:	2400      	movs	r4, #0
 80011ba:	4011      	ands	r1, r2
 80011bc:	4213      	tst	r3, r2
 80011be:	d00c      	beq.n	80011da <__aeabi_ddiv+0x436>
 80011c0:	230f      	movs	r3, #15
 80011c2:	4013      	ands	r3, r2
 80011c4:	2b04      	cmp	r3, #4
 80011c6:	d100      	bne.n	80011ca <__aeabi_ddiv+0x426>
 80011c8:	e0f9      	b.n	80013be <__aeabi_ddiv+0x61a>
 80011ca:	1d11      	adds	r1, r2, #4
 80011cc:	4291      	cmp	r1, r2
 80011ce:	419b      	sbcs	r3, r3
 80011d0:	000a      	movs	r2, r1
 80011d2:	425b      	negs	r3, r3
 80011d4:	0759      	lsls	r1, r3, #29
 80011d6:	025b      	lsls	r3, r3, #9
 80011d8:	0b1c      	lsrs	r4, r3, #12
 80011da:	08d2      	lsrs	r2, r2, #3
 80011dc:	430a      	orrs	r2, r1
 80011de:	4690      	mov	r8, r2
 80011e0:	2300      	movs	r3, #0
 80011e2:	e63f      	b.n	8000e64 <__aeabi_ddiv+0xc0>
 80011e4:	2480      	movs	r4, #128	@ 0x80
 80011e6:	464b      	mov	r3, r9
 80011e8:	0324      	lsls	r4, r4, #12
 80011ea:	4223      	tst	r3, r4
 80011ec:	d009      	beq.n	8001202 <__aeabi_ddiv+0x45e>
 80011ee:	465b      	mov	r3, fp
 80011f0:	4223      	tst	r3, r4
 80011f2:	d106      	bne.n	8001202 <__aeabi_ddiv+0x45e>
 80011f4:	431c      	orrs	r4, r3
 80011f6:	0324      	lsls	r4, r4, #12
 80011f8:	002e      	movs	r6, r5
 80011fa:	4690      	mov	r8, r2
 80011fc:	4b71      	ldr	r3, [pc, #452]	@ (80013c4 <__aeabi_ddiv+0x620>)
 80011fe:	0b24      	lsrs	r4, r4, #12
 8001200:	e630      	b.n	8000e64 <__aeabi_ddiv+0xc0>
 8001202:	2480      	movs	r4, #128	@ 0x80
 8001204:	464b      	mov	r3, r9
 8001206:	0324      	lsls	r4, r4, #12
 8001208:	431c      	orrs	r4, r3
 800120a:	0324      	lsls	r4, r4, #12
 800120c:	9e02      	ldr	r6, [sp, #8]
 800120e:	4b6d      	ldr	r3, [pc, #436]	@ (80013c4 <__aeabi_ddiv+0x620>)
 8001210:	0b24      	lsrs	r4, r4, #12
 8001212:	e627      	b.n	8000e64 <__aeabi_ddiv+0xc0>
 8001214:	2b00      	cmp	r3, #0
 8001216:	d100      	bne.n	800121a <__aeabi_ddiv+0x476>
 8001218:	e700      	b.n	800101c <__aeabi_ddiv+0x278>
 800121a:	9800      	ldr	r0, [sp, #0]
 800121c:	1e51      	subs	r1, r2, #1
 800121e:	4684      	mov	ip, r0
 8001220:	4464      	add	r4, ip
 8001222:	4284      	cmp	r4, r0
 8001224:	d200      	bcs.n	8001228 <__aeabi_ddiv+0x484>
 8001226:	e084      	b.n	8001332 <__aeabi_ddiv+0x58e>
 8001228:	42bc      	cmp	r4, r7
 800122a:	d200      	bcs.n	800122e <__aeabi_ddiv+0x48a>
 800122c:	e0ae      	b.n	800138c <__aeabi_ddiv+0x5e8>
 800122e:	d100      	bne.n	8001232 <__aeabi_ddiv+0x48e>
 8001230:	e0c1      	b.n	80013b6 <__aeabi_ddiv+0x612>
 8001232:	000a      	movs	r2, r1
 8001234:	e6f0      	b.n	8001018 <__aeabi_ddiv+0x274>
 8001236:	4542      	cmp	r2, r8
 8001238:	d900      	bls.n	800123c <__aeabi_ddiv+0x498>
 800123a:	e62c      	b.n	8000e96 <__aeabi_ddiv+0xf2>
 800123c:	464b      	mov	r3, r9
 800123e:	07dc      	lsls	r4, r3, #31
 8001240:	0858      	lsrs	r0, r3, #1
 8001242:	4643      	mov	r3, r8
 8001244:	085b      	lsrs	r3, r3, #1
 8001246:	431c      	orrs	r4, r3
 8001248:	4643      	mov	r3, r8
 800124a:	07df      	lsls	r7, r3, #31
 800124c:	e62a      	b.n	8000ea4 <__aeabi_ddiv+0x100>
 800124e:	f001 f901 	bl	8002454 <__clzsi2>
 8001252:	2315      	movs	r3, #21
 8001254:	469c      	mov	ip, r3
 8001256:	4484      	add	ip, r0
 8001258:	0002      	movs	r2, r0
 800125a:	4663      	mov	r3, ip
 800125c:	3220      	adds	r2, #32
 800125e:	2b1c      	cmp	r3, #28
 8001260:	dc00      	bgt.n	8001264 <__aeabi_ddiv+0x4c0>
 8001262:	e72e      	b.n	80010c2 <__aeabi_ddiv+0x31e>
 8001264:	0023      	movs	r3, r4
 8001266:	3808      	subs	r0, #8
 8001268:	4083      	lsls	r3, r0
 800126a:	4699      	mov	r9, r3
 800126c:	2300      	movs	r3, #0
 800126e:	4698      	mov	r8, r3
 8001270:	e736      	b.n	80010e0 <__aeabi_ddiv+0x33c>
 8001272:	f001 f8ef 	bl	8002454 <__clzsi2>
 8001276:	0002      	movs	r2, r0
 8001278:	0003      	movs	r3, r0
 800127a:	3215      	adds	r2, #21
 800127c:	3320      	adds	r3, #32
 800127e:	2a1c      	cmp	r2, #28
 8001280:	dc00      	bgt.n	8001284 <__aeabi_ddiv+0x4e0>
 8001282:	e6fb      	b.n	800107c <__aeabi_ddiv+0x2d8>
 8001284:	9900      	ldr	r1, [sp, #0]
 8001286:	3808      	subs	r0, #8
 8001288:	4081      	lsls	r1, r0
 800128a:	2200      	movs	r2, #0
 800128c:	468b      	mov	fp, r1
 800128e:	e702      	b.n	8001096 <__aeabi_ddiv+0x2f2>
 8001290:	9900      	ldr	r1, [sp, #0]
 8001292:	3b01      	subs	r3, #1
 8001294:	468c      	mov	ip, r1
 8001296:	4464      	add	r4, ip
 8001298:	42a1      	cmp	r1, r4
 800129a:	d900      	bls.n	800129e <__aeabi_ddiv+0x4fa>
 800129c:	e69a      	b.n	8000fd4 <__aeabi_ddiv+0x230>
 800129e:	42a2      	cmp	r2, r4
 80012a0:	d800      	bhi.n	80012a4 <__aeabi_ddiv+0x500>
 80012a2:	e697      	b.n	8000fd4 <__aeabi_ddiv+0x230>
 80012a4:	1e83      	subs	r3, r0, #2
 80012a6:	4464      	add	r4, ip
 80012a8:	e694      	b.n	8000fd4 <__aeabi_ddiv+0x230>
 80012aa:	46ac      	mov	ip, r5
 80012ac:	4461      	add	r1, ip
 80012ae:	3f01      	subs	r7, #1
 80012b0:	428d      	cmp	r5, r1
 80012b2:	d900      	bls.n	80012b6 <__aeabi_ddiv+0x512>
 80012b4:	e680      	b.n	8000fb8 <__aeabi_ddiv+0x214>
 80012b6:	428a      	cmp	r2, r1
 80012b8:	d800      	bhi.n	80012bc <__aeabi_ddiv+0x518>
 80012ba:	e67d      	b.n	8000fb8 <__aeabi_ddiv+0x214>
 80012bc:	1e87      	subs	r7, r0, #2
 80012be:	4461      	add	r1, ip
 80012c0:	e67a      	b.n	8000fb8 <__aeabi_ddiv+0x214>
 80012c2:	4285      	cmp	r5, r0
 80012c4:	d000      	beq.n	80012c8 <__aeabi_ddiv+0x524>
 80012c6:	e65f      	b.n	8000f88 <__aeabi_ddiv+0x1e4>
 80012c8:	45b9      	cmp	r9, r7
 80012ca:	d900      	bls.n	80012ce <__aeabi_ddiv+0x52a>
 80012cc:	e65c      	b.n	8000f88 <__aeabi_ddiv+0x1e4>
 80012ce:	e656      	b.n	8000f7e <__aeabi_ddiv+0x1da>
 80012d0:	42a2      	cmp	r2, r4
 80012d2:	d800      	bhi.n	80012d6 <__aeabi_ddiv+0x532>
 80012d4:	e61a      	b.n	8000f0c <__aeabi_ddiv+0x168>
 80012d6:	1e83      	subs	r3, r0, #2
 80012d8:	4464      	add	r4, ip
 80012da:	e617      	b.n	8000f0c <__aeabi_ddiv+0x168>
 80012dc:	428a      	cmp	r2, r1
 80012de:	d800      	bhi.n	80012e2 <__aeabi_ddiv+0x53e>
 80012e0:	e600      	b.n	8000ee4 <__aeabi_ddiv+0x140>
 80012e2:	46ac      	mov	ip, r5
 80012e4:	1e83      	subs	r3, r0, #2
 80012e6:	4698      	mov	r8, r3
 80012e8:	4461      	add	r1, ip
 80012ea:	e5fb      	b.n	8000ee4 <__aeabi_ddiv+0x140>
 80012ec:	4837      	ldr	r0, [pc, #220]	@ (80013cc <__aeabi_ddiv+0x628>)
 80012ee:	0014      	movs	r4, r2
 80012f0:	4450      	add	r0, sl
 80012f2:	4082      	lsls	r2, r0
 80012f4:	465b      	mov	r3, fp
 80012f6:	0017      	movs	r7, r2
 80012f8:	4083      	lsls	r3, r0
 80012fa:	40cc      	lsrs	r4, r1
 80012fc:	1e7a      	subs	r2, r7, #1
 80012fe:	4197      	sbcs	r7, r2
 8001300:	4323      	orrs	r3, r4
 8001302:	433b      	orrs	r3, r7
 8001304:	001a      	movs	r2, r3
 8001306:	465b      	mov	r3, fp
 8001308:	40cb      	lsrs	r3, r1
 800130a:	0751      	lsls	r1, r2, #29
 800130c:	d009      	beq.n	8001322 <__aeabi_ddiv+0x57e>
 800130e:	210f      	movs	r1, #15
 8001310:	4011      	ands	r1, r2
 8001312:	2904      	cmp	r1, #4
 8001314:	d005      	beq.n	8001322 <__aeabi_ddiv+0x57e>
 8001316:	1d11      	adds	r1, r2, #4
 8001318:	4291      	cmp	r1, r2
 800131a:	4192      	sbcs	r2, r2
 800131c:	4252      	negs	r2, r2
 800131e:	189b      	adds	r3, r3, r2
 8001320:	000a      	movs	r2, r1
 8001322:	0219      	lsls	r1, r3, #8
 8001324:	d400      	bmi.n	8001328 <__aeabi_ddiv+0x584>
 8001326:	e755      	b.n	80011d4 <__aeabi_ddiv+0x430>
 8001328:	2200      	movs	r2, #0
 800132a:	2301      	movs	r3, #1
 800132c:	2400      	movs	r4, #0
 800132e:	4690      	mov	r8, r2
 8001330:	e598      	b.n	8000e64 <__aeabi_ddiv+0xc0>
 8001332:	000a      	movs	r2, r1
 8001334:	42bc      	cmp	r4, r7
 8001336:	d000      	beq.n	800133a <__aeabi_ddiv+0x596>
 8001338:	e66e      	b.n	8001018 <__aeabi_ddiv+0x274>
 800133a:	454b      	cmp	r3, r9
 800133c:	d000      	beq.n	8001340 <__aeabi_ddiv+0x59c>
 800133e:	e66b      	b.n	8001018 <__aeabi_ddiv+0x274>
 8001340:	e66c      	b.n	800101c <__aeabi_ddiv+0x278>
 8001342:	4b23      	ldr	r3, [pc, #140]	@ (80013d0 <__aeabi_ddiv+0x62c>)
 8001344:	4a23      	ldr	r2, [pc, #140]	@ (80013d4 <__aeabi_ddiv+0x630>)
 8001346:	4453      	add	r3, sl
 8001348:	4592      	cmp	sl, r2
 800134a:	da00      	bge.n	800134e <__aeabi_ddiv+0x5aa>
 800134c:	e718      	b.n	8001180 <__aeabi_ddiv+0x3dc>
 800134e:	2101      	movs	r1, #1
 8001350:	4249      	negs	r1, r1
 8001352:	1d0a      	adds	r2, r1, #4
 8001354:	428a      	cmp	r2, r1
 8001356:	4189      	sbcs	r1, r1
 8001358:	4249      	negs	r1, r1
 800135a:	448b      	add	fp, r1
 800135c:	e666      	b.n	800102c <__aeabi_ddiv+0x288>
 800135e:	210f      	movs	r1, #15
 8001360:	4011      	ands	r1, r2
 8001362:	2904      	cmp	r1, #4
 8001364:	d100      	bne.n	8001368 <__aeabi_ddiv+0x5c4>
 8001366:	e661      	b.n	800102c <__aeabi_ddiv+0x288>
 8001368:	0011      	movs	r1, r2
 800136a:	e7f2      	b.n	8001352 <__aeabi_ddiv+0x5ae>
 800136c:	42bc      	cmp	r4, r7
 800136e:	d800      	bhi.n	8001372 <__aeabi_ddiv+0x5ce>
 8001370:	e60a      	b.n	8000f88 <__aeabi_ddiv+0x1e4>
 8001372:	2302      	movs	r3, #2
 8001374:	425b      	negs	r3, r3
 8001376:	469c      	mov	ip, r3
 8001378:	9900      	ldr	r1, [sp, #0]
 800137a:	444f      	add	r7, r9
 800137c:	454f      	cmp	r7, r9
 800137e:	419b      	sbcs	r3, r3
 8001380:	44e3      	add	fp, ip
 8001382:	468c      	mov	ip, r1
 8001384:	425b      	negs	r3, r3
 8001386:	4463      	add	r3, ip
 8001388:	18c0      	adds	r0, r0, r3
 800138a:	e5ff      	b.n	8000f8c <__aeabi_ddiv+0x1e8>
 800138c:	4649      	mov	r1, r9
 800138e:	9d00      	ldr	r5, [sp, #0]
 8001390:	0048      	lsls	r0, r1, #1
 8001392:	4548      	cmp	r0, r9
 8001394:	4189      	sbcs	r1, r1
 8001396:	46ac      	mov	ip, r5
 8001398:	4249      	negs	r1, r1
 800139a:	4461      	add	r1, ip
 800139c:	4681      	mov	r9, r0
 800139e:	3a02      	subs	r2, #2
 80013a0:	1864      	adds	r4, r4, r1
 80013a2:	e7c7      	b.n	8001334 <__aeabi_ddiv+0x590>
 80013a4:	2480      	movs	r4, #128	@ 0x80
 80013a6:	465b      	mov	r3, fp
 80013a8:	0324      	lsls	r4, r4, #12
 80013aa:	431c      	orrs	r4, r3
 80013ac:	0324      	lsls	r4, r4, #12
 80013ae:	4690      	mov	r8, r2
 80013b0:	4b04      	ldr	r3, [pc, #16]	@ (80013c4 <__aeabi_ddiv+0x620>)
 80013b2:	0b24      	lsrs	r4, r4, #12
 80013b4:	e556      	b.n	8000e64 <__aeabi_ddiv+0xc0>
 80013b6:	4599      	cmp	r9, r3
 80013b8:	d3e8      	bcc.n	800138c <__aeabi_ddiv+0x5e8>
 80013ba:	000a      	movs	r2, r1
 80013bc:	e7bd      	b.n	800133a <__aeabi_ddiv+0x596>
 80013be:	2300      	movs	r3, #0
 80013c0:	e708      	b.n	80011d4 <__aeabi_ddiv+0x430>
 80013c2:	46c0      	nop			@ (mov r8, r8)
 80013c4:	000007ff 	.word	0x000007ff
 80013c8:	0000043e 	.word	0x0000043e
 80013cc:	0000041e 	.word	0x0000041e
 80013d0:	000003ff 	.word	0x000003ff
 80013d4:	fffffc02 	.word	0xfffffc02

080013d8 <__eqdf2>:
 80013d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013da:	4657      	mov	r7, sl
 80013dc:	46de      	mov	lr, fp
 80013de:	464e      	mov	r6, r9
 80013e0:	4645      	mov	r5, r8
 80013e2:	b5e0      	push	{r5, r6, r7, lr}
 80013e4:	000d      	movs	r5, r1
 80013e6:	0004      	movs	r4, r0
 80013e8:	0fe8      	lsrs	r0, r5, #31
 80013ea:	4683      	mov	fp, r0
 80013ec:	0309      	lsls	r1, r1, #12
 80013ee:	0fd8      	lsrs	r0, r3, #31
 80013f0:	0b09      	lsrs	r1, r1, #12
 80013f2:	4682      	mov	sl, r0
 80013f4:	4819      	ldr	r0, [pc, #100]	@ (800145c <__eqdf2+0x84>)
 80013f6:	468c      	mov	ip, r1
 80013f8:	031f      	lsls	r7, r3, #12
 80013fa:	0069      	lsls	r1, r5, #1
 80013fc:	005e      	lsls	r6, r3, #1
 80013fe:	0d49      	lsrs	r1, r1, #21
 8001400:	0b3f      	lsrs	r7, r7, #12
 8001402:	0d76      	lsrs	r6, r6, #21
 8001404:	4281      	cmp	r1, r0
 8001406:	d018      	beq.n	800143a <__eqdf2+0x62>
 8001408:	4286      	cmp	r6, r0
 800140a:	d00f      	beq.n	800142c <__eqdf2+0x54>
 800140c:	2001      	movs	r0, #1
 800140e:	42b1      	cmp	r1, r6
 8001410:	d10d      	bne.n	800142e <__eqdf2+0x56>
 8001412:	45bc      	cmp	ip, r7
 8001414:	d10b      	bne.n	800142e <__eqdf2+0x56>
 8001416:	4294      	cmp	r4, r2
 8001418:	d109      	bne.n	800142e <__eqdf2+0x56>
 800141a:	45d3      	cmp	fp, sl
 800141c:	d01c      	beq.n	8001458 <__eqdf2+0x80>
 800141e:	2900      	cmp	r1, #0
 8001420:	d105      	bne.n	800142e <__eqdf2+0x56>
 8001422:	4660      	mov	r0, ip
 8001424:	4320      	orrs	r0, r4
 8001426:	1e43      	subs	r3, r0, #1
 8001428:	4198      	sbcs	r0, r3
 800142a:	e000      	b.n	800142e <__eqdf2+0x56>
 800142c:	2001      	movs	r0, #1
 800142e:	bcf0      	pop	{r4, r5, r6, r7}
 8001430:	46bb      	mov	fp, r7
 8001432:	46b2      	mov	sl, r6
 8001434:	46a9      	mov	r9, r5
 8001436:	46a0      	mov	r8, r4
 8001438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800143a:	2001      	movs	r0, #1
 800143c:	428e      	cmp	r6, r1
 800143e:	d1f6      	bne.n	800142e <__eqdf2+0x56>
 8001440:	4661      	mov	r1, ip
 8001442:	4339      	orrs	r1, r7
 8001444:	000f      	movs	r7, r1
 8001446:	4317      	orrs	r7, r2
 8001448:	4327      	orrs	r7, r4
 800144a:	d1f0      	bne.n	800142e <__eqdf2+0x56>
 800144c:	465b      	mov	r3, fp
 800144e:	4652      	mov	r2, sl
 8001450:	1a98      	subs	r0, r3, r2
 8001452:	1e43      	subs	r3, r0, #1
 8001454:	4198      	sbcs	r0, r3
 8001456:	e7ea      	b.n	800142e <__eqdf2+0x56>
 8001458:	2000      	movs	r0, #0
 800145a:	e7e8      	b.n	800142e <__eqdf2+0x56>
 800145c:	000007ff 	.word	0x000007ff

08001460 <__gedf2>:
 8001460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001462:	4657      	mov	r7, sl
 8001464:	464e      	mov	r6, r9
 8001466:	4645      	mov	r5, r8
 8001468:	46de      	mov	lr, fp
 800146a:	b5e0      	push	{r5, r6, r7, lr}
 800146c:	000d      	movs	r5, r1
 800146e:	030f      	lsls	r7, r1, #12
 8001470:	0b39      	lsrs	r1, r7, #12
 8001472:	b083      	sub	sp, #12
 8001474:	0004      	movs	r4, r0
 8001476:	4680      	mov	r8, r0
 8001478:	9101      	str	r1, [sp, #4]
 800147a:	0058      	lsls	r0, r3, #1
 800147c:	0fe9      	lsrs	r1, r5, #31
 800147e:	4f31      	ldr	r7, [pc, #196]	@ (8001544 <__gedf2+0xe4>)
 8001480:	0d40      	lsrs	r0, r0, #21
 8001482:	468c      	mov	ip, r1
 8001484:	006e      	lsls	r6, r5, #1
 8001486:	0319      	lsls	r1, r3, #12
 8001488:	4682      	mov	sl, r0
 800148a:	4691      	mov	r9, r2
 800148c:	0d76      	lsrs	r6, r6, #21
 800148e:	0b09      	lsrs	r1, r1, #12
 8001490:	0fd8      	lsrs	r0, r3, #31
 8001492:	42be      	cmp	r6, r7
 8001494:	d01f      	beq.n	80014d6 <__gedf2+0x76>
 8001496:	45ba      	cmp	sl, r7
 8001498:	d00f      	beq.n	80014ba <__gedf2+0x5a>
 800149a:	2e00      	cmp	r6, #0
 800149c:	d12f      	bne.n	80014fe <__gedf2+0x9e>
 800149e:	4655      	mov	r5, sl
 80014a0:	9e01      	ldr	r6, [sp, #4]
 80014a2:	4334      	orrs	r4, r6
 80014a4:	2d00      	cmp	r5, #0
 80014a6:	d127      	bne.n	80014f8 <__gedf2+0x98>
 80014a8:	430a      	orrs	r2, r1
 80014aa:	d03a      	beq.n	8001522 <__gedf2+0xc2>
 80014ac:	2c00      	cmp	r4, #0
 80014ae:	d145      	bne.n	800153c <__gedf2+0xdc>
 80014b0:	2800      	cmp	r0, #0
 80014b2:	d11a      	bne.n	80014ea <__gedf2+0x8a>
 80014b4:	2001      	movs	r0, #1
 80014b6:	4240      	negs	r0, r0
 80014b8:	e017      	b.n	80014ea <__gedf2+0x8a>
 80014ba:	4311      	orrs	r1, r2
 80014bc:	d13b      	bne.n	8001536 <__gedf2+0xd6>
 80014be:	2e00      	cmp	r6, #0
 80014c0:	d102      	bne.n	80014c8 <__gedf2+0x68>
 80014c2:	9f01      	ldr	r7, [sp, #4]
 80014c4:	4327      	orrs	r7, r4
 80014c6:	d0f3      	beq.n	80014b0 <__gedf2+0x50>
 80014c8:	4584      	cmp	ip, r0
 80014ca:	d109      	bne.n	80014e0 <__gedf2+0x80>
 80014cc:	4663      	mov	r3, ip
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d0f0      	beq.n	80014b4 <__gedf2+0x54>
 80014d2:	4660      	mov	r0, ip
 80014d4:	e009      	b.n	80014ea <__gedf2+0x8a>
 80014d6:	9f01      	ldr	r7, [sp, #4]
 80014d8:	4327      	orrs	r7, r4
 80014da:	d12c      	bne.n	8001536 <__gedf2+0xd6>
 80014dc:	45b2      	cmp	sl, r6
 80014de:	d024      	beq.n	800152a <__gedf2+0xca>
 80014e0:	4663      	mov	r3, ip
 80014e2:	2002      	movs	r0, #2
 80014e4:	3b01      	subs	r3, #1
 80014e6:	4018      	ands	r0, r3
 80014e8:	3801      	subs	r0, #1
 80014ea:	b003      	add	sp, #12
 80014ec:	bcf0      	pop	{r4, r5, r6, r7}
 80014ee:	46bb      	mov	fp, r7
 80014f0:	46b2      	mov	sl, r6
 80014f2:	46a9      	mov	r9, r5
 80014f4:	46a0      	mov	r8, r4
 80014f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014f8:	2c00      	cmp	r4, #0
 80014fa:	d0d9      	beq.n	80014b0 <__gedf2+0x50>
 80014fc:	e7e4      	b.n	80014c8 <__gedf2+0x68>
 80014fe:	4654      	mov	r4, sl
 8001500:	2c00      	cmp	r4, #0
 8001502:	d0ed      	beq.n	80014e0 <__gedf2+0x80>
 8001504:	4584      	cmp	ip, r0
 8001506:	d1eb      	bne.n	80014e0 <__gedf2+0x80>
 8001508:	4556      	cmp	r6, sl
 800150a:	dce9      	bgt.n	80014e0 <__gedf2+0x80>
 800150c:	dbde      	blt.n	80014cc <__gedf2+0x6c>
 800150e:	9b01      	ldr	r3, [sp, #4]
 8001510:	428b      	cmp	r3, r1
 8001512:	d8e5      	bhi.n	80014e0 <__gedf2+0x80>
 8001514:	d1da      	bne.n	80014cc <__gedf2+0x6c>
 8001516:	45c8      	cmp	r8, r9
 8001518:	d8e2      	bhi.n	80014e0 <__gedf2+0x80>
 800151a:	2000      	movs	r0, #0
 800151c:	45c8      	cmp	r8, r9
 800151e:	d2e4      	bcs.n	80014ea <__gedf2+0x8a>
 8001520:	e7d4      	b.n	80014cc <__gedf2+0x6c>
 8001522:	2000      	movs	r0, #0
 8001524:	2c00      	cmp	r4, #0
 8001526:	d0e0      	beq.n	80014ea <__gedf2+0x8a>
 8001528:	e7da      	b.n	80014e0 <__gedf2+0x80>
 800152a:	4311      	orrs	r1, r2
 800152c:	d103      	bne.n	8001536 <__gedf2+0xd6>
 800152e:	4584      	cmp	ip, r0
 8001530:	d1d6      	bne.n	80014e0 <__gedf2+0x80>
 8001532:	2000      	movs	r0, #0
 8001534:	e7d9      	b.n	80014ea <__gedf2+0x8a>
 8001536:	2002      	movs	r0, #2
 8001538:	4240      	negs	r0, r0
 800153a:	e7d6      	b.n	80014ea <__gedf2+0x8a>
 800153c:	4584      	cmp	ip, r0
 800153e:	d0e6      	beq.n	800150e <__gedf2+0xae>
 8001540:	e7ce      	b.n	80014e0 <__gedf2+0x80>
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	000007ff 	.word	0x000007ff

08001548 <__ledf2>:
 8001548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800154a:	4657      	mov	r7, sl
 800154c:	464e      	mov	r6, r9
 800154e:	4645      	mov	r5, r8
 8001550:	46de      	mov	lr, fp
 8001552:	b5e0      	push	{r5, r6, r7, lr}
 8001554:	000d      	movs	r5, r1
 8001556:	030f      	lsls	r7, r1, #12
 8001558:	0004      	movs	r4, r0
 800155a:	4680      	mov	r8, r0
 800155c:	0fe8      	lsrs	r0, r5, #31
 800155e:	0b39      	lsrs	r1, r7, #12
 8001560:	4684      	mov	ip, r0
 8001562:	b083      	sub	sp, #12
 8001564:	0058      	lsls	r0, r3, #1
 8001566:	4f30      	ldr	r7, [pc, #192]	@ (8001628 <__ledf2+0xe0>)
 8001568:	0d40      	lsrs	r0, r0, #21
 800156a:	9101      	str	r1, [sp, #4]
 800156c:	031e      	lsls	r6, r3, #12
 800156e:	0069      	lsls	r1, r5, #1
 8001570:	4682      	mov	sl, r0
 8001572:	4691      	mov	r9, r2
 8001574:	0d49      	lsrs	r1, r1, #21
 8001576:	0b36      	lsrs	r6, r6, #12
 8001578:	0fd8      	lsrs	r0, r3, #31
 800157a:	42b9      	cmp	r1, r7
 800157c:	d020      	beq.n	80015c0 <__ledf2+0x78>
 800157e:	45ba      	cmp	sl, r7
 8001580:	d00f      	beq.n	80015a2 <__ledf2+0x5a>
 8001582:	2900      	cmp	r1, #0
 8001584:	d12b      	bne.n	80015de <__ledf2+0x96>
 8001586:	9901      	ldr	r1, [sp, #4]
 8001588:	430c      	orrs	r4, r1
 800158a:	4651      	mov	r1, sl
 800158c:	2900      	cmp	r1, #0
 800158e:	d137      	bne.n	8001600 <__ledf2+0xb8>
 8001590:	4332      	orrs	r2, r6
 8001592:	d038      	beq.n	8001606 <__ledf2+0xbe>
 8001594:	2c00      	cmp	r4, #0
 8001596:	d144      	bne.n	8001622 <__ledf2+0xda>
 8001598:	2800      	cmp	r0, #0
 800159a:	d119      	bne.n	80015d0 <__ledf2+0x88>
 800159c:	2001      	movs	r0, #1
 800159e:	4240      	negs	r0, r0
 80015a0:	e016      	b.n	80015d0 <__ledf2+0x88>
 80015a2:	4316      	orrs	r6, r2
 80015a4:	d113      	bne.n	80015ce <__ledf2+0x86>
 80015a6:	2900      	cmp	r1, #0
 80015a8:	d102      	bne.n	80015b0 <__ledf2+0x68>
 80015aa:	9f01      	ldr	r7, [sp, #4]
 80015ac:	4327      	orrs	r7, r4
 80015ae:	d0f3      	beq.n	8001598 <__ledf2+0x50>
 80015b0:	4584      	cmp	ip, r0
 80015b2:	d020      	beq.n	80015f6 <__ledf2+0xae>
 80015b4:	4663      	mov	r3, ip
 80015b6:	2002      	movs	r0, #2
 80015b8:	3b01      	subs	r3, #1
 80015ba:	4018      	ands	r0, r3
 80015bc:	3801      	subs	r0, #1
 80015be:	e007      	b.n	80015d0 <__ledf2+0x88>
 80015c0:	9f01      	ldr	r7, [sp, #4]
 80015c2:	4327      	orrs	r7, r4
 80015c4:	d103      	bne.n	80015ce <__ledf2+0x86>
 80015c6:	458a      	cmp	sl, r1
 80015c8:	d1f4      	bne.n	80015b4 <__ledf2+0x6c>
 80015ca:	4316      	orrs	r6, r2
 80015cc:	d01f      	beq.n	800160e <__ledf2+0xc6>
 80015ce:	2002      	movs	r0, #2
 80015d0:	b003      	add	sp, #12
 80015d2:	bcf0      	pop	{r4, r5, r6, r7}
 80015d4:	46bb      	mov	fp, r7
 80015d6:	46b2      	mov	sl, r6
 80015d8:	46a9      	mov	r9, r5
 80015da:	46a0      	mov	r8, r4
 80015dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015de:	4654      	mov	r4, sl
 80015e0:	2c00      	cmp	r4, #0
 80015e2:	d0e7      	beq.n	80015b4 <__ledf2+0x6c>
 80015e4:	4584      	cmp	ip, r0
 80015e6:	d1e5      	bne.n	80015b4 <__ledf2+0x6c>
 80015e8:	4551      	cmp	r1, sl
 80015ea:	dce3      	bgt.n	80015b4 <__ledf2+0x6c>
 80015ec:	db03      	blt.n	80015f6 <__ledf2+0xae>
 80015ee:	9b01      	ldr	r3, [sp, #4]
 80015f0:	42b3      	cmp	r3, r6
 80015f2:	d8df      	bhi.n	80015b4 <__ledf2+0x6c>
 80015f4:	d00f      	beq.n	8001616 <__ledf2+0xce>
 80015f6:	4663      	mov	r3, ip
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d0cf      	beq.n	800159c <__ledf2+0x54>
 80015fc:	4660      	mov	r0, ip
 80015fe:	e7e7      	b.n	80015d0 <__ledf2+0x88>
 8001600:	2c00      	cmp	r4, #0
 8001602:	d0c9      	beq.n	8001598 <__ledf2+0x50>
 8001604:	e7d4      	b.n	80015b0 <__ledf2+0x68>
 8001606:	2000      	movs	r0, #0
 8001608:	2c00      	cmp	r4, #0
 800160a:	d0e1      	beq.n	80015d0 <__ledf2+0x88>
 800160c:	e7d2      	b.n	80015b4 <__ledf2+0x6c>
 800160e:	4584      	cmp	ip, r0
 8001610:	d1d0      	bne.n	80015b4 <__ledf2+0x6c>
 8001612:	2000      	movs	r0, #0
 8001614:	e7dc      	b.n	80015d0 <__ledf2+0x88>
 8001616:	45c8      	cmp	r8, r9
 8001618:	d8cc      	bhi.n	80015b4 <__ledf2+0x6c>
 800161a:	2000      	movs	r0, #0
 800161c:	45c8      	cmp	r8, r9
 800161e:	d2d7      	bcs.n	80015d0 <__ledf2+0x88>
 8001620:	e7e9      	b.n	80015f6 <__ledf2+0xae>
 8001622:	4584      	cmp	ip, r0
 8001624:	d0e3      	beq.n	80015ee <__ledf2+0xa6>
 8001626:	e7c5      	b.n	80015b4 <__ledf2+0x6c>
 8001628:	000007ff 	.word	0x000007ff

0800162c <__aeabi_dmul>:
 800162c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800162e:	4657      	mov	r7, sl
 8001630:	46de      	mov	lr, fp
 8001632:	464e      	mov	r6, r9
 8001634:	4645      	mov	r5, r8
 8001636:	b5e0      	push	{r5, r6, r7, lr}
 8001638:	001f      	movs	r7, r3
 800163a:	030b      	lsls	r3, r1, #12
 800163c:	0b1b      	lsrs	r3, r3, #12
 800163e:	0016      	movs	r6, r2
 8001640:	469a      	mov	sl, r3
 8001642:	0fca      	lsrs	r2, r1, #31
 8001644:	004b      	lsls	r3, r1, #1
 8001646:	0004      	movs	r4, r0
 8001648:	4693      	mov	fp, r2
 800164a:	b087      	sub	sp, #28
 800164c:	0d5b      	lsrs	r3, r3, #21
 800164e:	d100      	bne.n	8001652 <__aeabi_dmul+0x26>
 8001650:	e0d5      	b.n	80017fe <__aeabi_dmul+0x1d2>
 8001652:	4abb      	ldr	r2, [pc, #748]	@ (8001940 <__aeabi_dmul+0x314>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d100      	bne.n	800165a <__aeabi_dmul+0x2e>
 8001658:	e0f8      	b.n	800184c <__aeabi_dmul+0x220>
 800165a:	4651      	mov	r1, sl
 800165c:	0f42      	lsrs	r2, r0, #29
 800165e:	00c9      	lsls	r1, r1, #3
 8001660:	430a      	orrs	r2, r1
 8001662:	2180      	movs	r1, #128	@ 0x80
 8001664:	0409      	lsls	r1, r1, #16
 8001666:	4311      	orrs	r1, r2
 8001668:	00c2      	lsls	r2, r0, #3
 800166a:	4691      	mov	r9, r2
 800166c:	4ab5      	ldr	r2, [pc, #724]	@ (8001944 <__aeabi_dmul+0x318>)
 800166e:	468a      	mov	sl, r1
 8001670:	189d      	adds	r5, r3, r2
 8001672:	2300      	movs	r3, #0
 8001674:	4698      	mov	r8, r3
 8001676:	9302      	str	r3, [sp, #8]
 8001678:	033c      	lsls	r4, r7, #12
 800167a:	007b      	lsls	r3, r7, #1
 800167c:	0ffa      	lsrs	r2, r7, #31
 800167e:	0030      	movs	r0, r6
 8001680:	0b24      	lsrs	r4, r4, #12
 8001682:	0d5b      	lsrs	r3, r3, #21
 8001684:	9200      	str	r2, [sp, #0]
 8001686:	d100      	bne.n	800168a <__aeabi_dmul+0x5e>
 8001688:	e096      	b.n	80017b8 <__aeabi_dmul+0x18c>
 800168a:	4aad      	ldr	r2, [pc, #692]	@ (8001940 <__aeabi_dmul+0x314>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d031      	beq.n	80016f4 <__aeabi_dmul+0xc8>
 8001690:	0f72      	lsrs	r2, r6, #29
 8001692:	00e4      	lsls	r4, r4, #3
 8001694:	4322      	orrs	r2, r4
 8001696:	2480      	movs	r4, #128	@ 0x80
 8001698:	0424      	lsls	r4, r4, #16
 800169a:	4314      	orrs	r4, r2
 800169c:	4aa9      	ldr	r2, [pc, #676]	@ (8001944 <__aeabi_dmul+0x318>)
 800169e:	00f0      	lsls	r0, r6, #3
 80016a0:	4694      	mov	ip, r2
 80016a2:	4463      	add	r3, ip
 80016a4:	195b      	adds	r3, r3, r5
 80016a6:	1c5a      	adds	r2, r3, #1
 80016a8:	9201      	str	r2, [sp, #4]
 80016aa:	4642      	mov	r2, r8
 80016ac:	2600      	movs	r6, #0
 80016ae:	2a0a      	cmp	r2, #10
 80016b0:	dc42      	bgt.n	8001738 <__aeabi_dmul+0x10c>
 80016b2:	465a      	mov	r2, fp
 80016b4:	9900      	ldr	r1, [sp, #0]
 80016b6:	404a      	eors	r2, r1
 80016b8:	4693      	mov	fp, r2
 80016ba:	4642      	mov	r2, r8
 80016bc:	2a02      	cmp	r2, #2
 80016be:	dc32      	bgt.n	8001726 <__aeabi_dmul+0xfa>
 80016c0:	3a01      	subs	r2, #1
 80016c2:	2a01      	cmp	r2, #1
 80016c4:	d900      	bls.n	80016c8 <__aeabi_dmul+0x9c>
 80016c6:	e149      	b.n	800195c <__aeabi_dmul+0x330>
 80016c8:	2e02      	cmp	r6, #2
 80016ca:	d100      	bne.n	80016ce <__aeabi_dmul+0xa2>
 80016cc:	e0ca      	b.n	8001864 <__aeabi_dmul+0x238>
 80016ce:	2e01      	cmp	r6, #1
 80016d0:	d13d      	bne.n	800174e <__aeabi_dmul+0x122>
 80016d2:	2300      	movs	r3, #0
 80016d4:	2400      	movs	r4, #0
 80016d6:	2200      	movs	r2, #0
 80016d8:	0010      	movs	r0, r2
 80016da:	465a      	mov	r2, fp
 80016dc:	051b      	lsls	r3, r3, #20
 80016de:	4323      	orrs	r3, r4
 80016e0:	07d2      	lsls	r2, r2, #31
 80016e2:	4313      	orrs	r3, r2
 80016e4:	0019      	movs	r1, r3
 80016e6:	b007      	add	sp, #28
 80016e8:	bcf0      	pop	{r4, r5, r6, r7}
 80016ea:	46bb      	mov	fp, r7
 80016ec:	46b2      	mov	sl, r6
 80016ee:	46a9      	mov	r9, r5
 80016f0:	46a0      	mov	r8, r4
 80016f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016f4:	4b92      	ldr	r3, [pc, #584]	@ (8001940 <__aeabi_dmul+0x314>)
 80016f6:	4326      	orrs	r6, r4
 80016f8:	18eb      	adds	r3, r5, r3
 80016fa:	2e00      	cmp	r6, #0
 80016fc:	d100      	bne.n	8001700 <__aeabi_dmul+0xd4>
 80016fe:	e0bb      	b.n	8001878 <__aeabi_dmul+0x24c>
 8001700:	2203      	movs	r2, #3
 8001702:	4641      	mov	r1, r8
 8001704:	4311      	orrs	r1, r2
 8001706:	465a      	mov	r2, fp
 8001708:	4688      	mov	r8, r1
 800170a:	9900      	ldr	r1, [sp, #0]
 800170c:	404a      	eors	r2, r1
 800170e:	2180      	movs	r1, #128	@ 0x80
 8001710:	0109      	lsls	r1, r1, #4
 8001712:	468c      	mov	ip, r1
 8001714:	0029      	movs	r1, r5
 8001716:	4461      	add	r1, ip
 8001718:	9101      	str	r1, [sp, #4]
 800171a:	4641      	mov	r1, r8
 800171c:	290a      	cmp	r1, #10
 800171e:	dd00      	ble.n	8001722 <__aeabi_dmul+0xf6>
 8001720:	e233      	b.n	8001b8a <__aeabi_dmul+0x55e>
 8001722:	4693      	mov	fp, r2
 8001724:	2603      	movs	r6, #3
 8001726:	4642      	mov	r2, r8
 8001728:	2701      	movs	r7, #1
 800172a:	4097      	lsls	r7, r2
 800172c:	21a6      	movs	r1, #166	@ 0xa6
 800172e:	003a      	movs	r2, r7
 8001730:	00c9      	lsls	r1, r1, #3
 8001732:	400a      	ands	r2, r1
 8001734:	420f      	tst	r7, r1
 8001736:	d031      	beq.n	800179c <__aeabi_dmul+0x170>
 8001738:	9e02      	ldr	r6, [sp, #8]
 800173a:	2e02      	cmp	r6, #2
 800173c:	d100      	bne.n	8001740 <__aeabi_dmul+0x114>
 800173e:	e235      	b.n	8001bac <__aeabi_dmul+0x580>
 8001740:	2e03      	cmp	r6, #3
 8001742:	d100      	bne.n	8001746 <__aeabi_dmul+0x11a>
 8001744:	e1d2      	b.n	8001aec <__aeabi_dmul+0x4c0>
 8001746:	4654      	mov	r4, sl
 8001748:	4648      	mov	r0, r9
 800174a:	2e01      	cmp	r6, #1
 800174c:	d0c1      	beq.n	80016d2 <__aeabi_dmul+0xa6>
 800174e:	9a01      	ldr	r2, [sp, #4]
 8001750:	4b7d      	ldr	r3, [pc, #500]	@ (8001948 <__aeabi_dmul+0x31c>)
 8001752:	4694      	mov	ip, r2
 8001754:	4463      	add	r3, ip
 8001756:	2b00      	cmp	r3, #0
 8001758:	dc00      	bgt.n	800175c <__aeabi_dmul+0x130>
 800175a:	e0c0      	b.n	80018de <__aeabi_dmul+0x2b2>
 800175c:	0742      	lsls	r2, r0, #29
 800175e:	d009      	beq.n	8001774 <__aeabi_dmul+0x148>
 8001760:	220f      	movs	r2, #15
 8001762:	4002      	ands	r2, r0
 8001764:	2a04      	cmp	r2, #4
 8001766:	d005      	beq.n	8001774 <__aeabi_dmul+0x148>
 8001768:	1d02      	adds	r2, r0, #4
 800176a:	4282      	cmp	r2, r0
 800176c:	4180      	sbcs	r0, r0
 800176e:	4240      	negs	r0, r0
 8001770:	1824      	adds	r4, r4, r0
 8001772:	0010      	movs	r0, r2
 8001774:	01e2      	lsls	r2, r4, #7
 8001776:	d506      	bpl.n	8001786 <__aeabi_dmul+0x15a>
 8001778:	4b74      	ldr	r3, [pc, #464]	@ (800194c <__aeabi_dmul+0x320>)
 800177a:	9a01      	ldr	r2, [sp, #4]
 800177c:	401c      	ands	r4, r3
 800177e:	2380      	movs	r3, #128	@ 0x80
 8001780:	4694      	mov	ip, r2
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	4463      	add	r3, ip
 8001786:	4a72      	ldr	r2, [pc, #456]	@ (8001950 <__aeabi_dmul+0x324>)
 8001788:	4293      	cmp	r3, r2
 800178a:	dc6b      	bgt.n	8001864 <__aeabi_dmul+0x238>
 800178c:	0762      	lsls	r2, r4, #29
 800178e:	08c0      	lsrs	r0, r0, #3
 8001790:	0264      	lsls	r4, r4, #9
 8001792:	055b      	lsls	r3, r3, #21
 8001794:	4302      	orrs	r2, r0
 8001796:	0b24      	lsrs	r4, r4, #12
 8001798:	0d5b      	lsrs	r3, r3, #21
 800179a:	e79d      	b.n	80016d8 <__aeabi_dmul+0xac>
 800179c:	2190      	movs	r1, #144	@ 0x90
 800179e:	0089      	lsls	r1, r1, #2
 80017a0:	420f      	tst	r7, r1
 80017a2:	d163      	bne.n	800186c <__aeabi_dmul+0x240>
 80017a4:	2288      	movs	r2, #136	@ 0x88
 80017a6:	423a      	tst	r2, r7
 80017a8:	d100      	bne.n	80017ac <__aeabi_dmul+0x180>
 80017aa:	e0d7      	b.n	800195c <__aeabi_dmul+0x330>
 80017ac:	9b00      	ldr	r3, [sp, #0]
 80017ae:	46a2      	mov	sl, r4
 80017b0:	469b      	mov	fp, r3
 80017b2:	4681      	mov	r9, r0
 80017b4:	9602      	str	r6, [sp, #8]
 80017b6:	e7bf      	b.n	8001738 <__aeabi_dmul+0x10c>
 80017b8:	0023      	movs	r3, r4
 80017ba:	4333      	orrs	r3, r6
 80017bc:	d100      	bne.n	80017c0 <__aeabi_dmul+0x194>
 80017be:	e07f      	b.n	80018c0 <__aeabi_dmul+0x294>
 80017c0:	2c00      	cmp	r4, #0
 80017c2:	d100      	bne.n	80017c6 <__aeabi_dmul+0x19a>
 80017c4:	e1ad      	b.n	8001b22 <__aeabi_dmul+0x4f6>
 80017c6:	0020      	movs	r0, r4
 80017c8:	f000 fe44 	bl	8002454 <__clzsi2>
 80017cc:	0002      	movs	r2, r0
 80017ce:	0003      	movs	r3, r0
 80017d0:	3a0b      	subs	r2, #11
 80017d2:	201d      	movs	r0, #29
 80017d4:	0019      	movs	r1, r3
 80017d6:	1a82      	subs	r2, r0, r2
 80017d8:	0030      	movs	r0, r6
 80017da:	3908      	subs	r1, #8
 80017dc:	40d0      	lsrs	r0, r2
 80017de:	408c      	lsls	r4, r1
 80017e0:	4304      	orrs	r4, r0
 80017e2:	0030      	movs	r0, r6
 80017e4:	4088      	lsls	r0, r1
 80017e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001954 <__aeabi_dmul+0x328>)
 80017e8:	1aeb      	subs	r3, r5, r3
 80017ea:	4694      	mov	ip, r2
 80017ec:	4463      	add	r3, ip
 80017ee:	1c5a      	adds	r2, r3, #1
 80017f0:	9201      	str	r2, [sp, #4]
 80017f2:	4642      	mov	r2, r8
 80017f4:	2600      	movs	r6, #0
 80017f6:	2a0a      	cmp	r2, #10
 80017f8:	dc00      	bgt.n	80017fc <__aeabi_dmul+0x1d0>
 80017fa:	e75a      	b.n	80016b2 <__aeabi_dmul+0x86>
 80017fc:	e79c      	b.n	8001738 <__aeabi_dmul+0x10c>
 80017fe:	4653      	mov	r3, sl
 8001800:	4303      	orrs	r3, r0
 8001802:	4699      	mov	r9, r3
 8001804:	d054      	beq.n	80018b0 <__aeabi_dmul+0x284>
 8001806:	4653      	mov	r3, sl
 8001808:	2b00      	cmp	r3, #0
 800180a:	d100      	bne.n	800180e <__aeabi_dmul+0x1e2>
 800180c:	e177      	b.n	8001afe <__aeabi_dmul+0x4d2>
 800180e:	4650      	mov	r0, sl
 8001810:	f000 fe20 	bl	8002454 <__clzsi2>
 8001814:	230b      	movs	r3, #11
 8001816:	425b      	negs	r3, r3
 8001818:	469c      	mov	ip, r3
 800181a:	0002      	movs	r2, r0
 800181c:	4484      	add	ip, r0
 800181e:	0011      	movs	r1, r2
 8001820:	4650      	mov	r0, sl
 8001822:	3908      	subs	r1, #8
 8001824:	4088      	lsls	r0, r1
 8001826:	231d      	movs	r3, #29
 8001828:	4680      	mov	r8, r0
 800182a:	4660      	mov	r0, ip
 800182c:	1a1b      	subs	r3, r3, r0
 800182e:	0020      	movs	r0, r4
 8001830:	40d8      	lsrs	r0, r3
 8001832:	0003      	movs	r3, r0
 8001834:	4640      	mov	r0, r8
 8001836:	4303      	orrs	r3, r0
 8001838:	469a      	mov	sl, r3
 800183a:	0023      	movs	r3, r4
 800183c:	408b      	lsls	r3, r1
 800183e:	4699      	mov	r9, r3
 8001840:	2300      	movs	r3, #0
 8001842:	4d44      	ldr	r5, [pc, #272]	@ (8001954 <__aeabi_dmul+0x328>)
 8001844:	4698      	mov	r8, r3
 8001846:	1aad      	subs	r5, r5, r2
 8001848:	9302      	str	r3, [sp, #8]
 800184a:	e715      	b.n	8001678 <__aeabi_dmul+0x4c>
 800184c:	4652      	mov	r2, sl
 800184e:	4302      	orrs	r2, r0
 8001850:	4691      	mov	r9, r2
 8001852:	d126      	bne.n	80018a2 <__aeabi_dmul+0x276>
 8001854:	2200      	movs	r2, #0
 8001856:	001d      	movs	r5, r3
 8001858:	2302      	movs	r3, #2
 800185a:	4692      	mov	sl, r2
 800185c:	3208      	adds	r2, #8
 800185e:	4690      	mov	r8, r2
 8001860:	9302      	str	r3, [sp, #8]
 8001862:	e709      	b.n	8001678 <__aeabi_dmul+0x4c>
 8001864:	2400      	movs	r4, #0
 8001866:	2200      	movs	r2, #0
 8001868:	4b35      	ldr	r3, [pc, #212]	@ (8001940 <__aeabi_dmul+0x314>)
 800186a:	e735      	b.n	80016d8 <__aeabi_dmul+0xac>
 800186c:	2300      	movs	r3, #0
 800186e:	2480      	movs	r4, #128	@ 0x80
 8001870:	469b      	mov	fp, r3
 8001872:	0324      	lsls	r4, r4, #12
 8001874:	4b32      	ldr	r3, [pc, #200]	@ (8001940 <__aeabi_dmul+0x314>)
 8001876:	e72f      	b.n	80016d8 <__aeabi_dmul+0xac>
 8001878:	2202      	movs	r2, #2
 800187a:	4641      	mov	r1, r8
 800187c:	4311      	orrs	r1, r2
 800187e:	2280      	movs	r2, #128	@ 0x80
 8001880:	0112      	lsls	r2, r2, #4
 8001882:	4694      	mov	ip, r2
 8001884:	002a      	movs	r2, r5
 8001886:	4462      	add	r2, ip
 8001888:	4688      	mov	r8, r1
 800188a:	9201      	str	r2, [sp, #4]
 800188c:	290a      	cmp	r1, #10
 800188e:	dd00      	ble.n	8001892 <__aeabi_dmul+0x266>
 8001890:	e752      	b.n	8001738 <__aeabi_dmul+0x10c>
 8001892:	465a      	mov	r2, fp
 8001894:	2000      	movs	r0, #0
 8001896:	9900      	ldr	r1, [sp, #0]
 8001898:	0004      	movs	r4, r0
 800189a:	404a      	eors	r2, r1
 800189c:	4693      	mov	fp, r2
 800189e:	2602      	movs	r6, #2
 80018a0:	e70b      	b.n	80016ba <__aeabi_dmul+0x8e>
 80018a2:	220c      	movs	r2, #12
 80018a4:	001d      	movs	r5, r3
 80018a6:	2303      	movs	r3, #3
 80018a8:	4681      	mov	r9, r0
 80018aa:	4690      	mov	r8, r2
 80018ac:	9302      	str	r3, [sp, #8]
 80018ae:	e6e3      	b.n	8001678 <__aeabi_dmul+0x4c>
 80018b0:	2300      	movs	r3, #0
 80018b2:	469a      	mov	sl, r3
 80018b4:	3304      	adds	r3, #4
 80018b6:	4698      	mov	r8, r3
 80018b8:	3b03      	subs	r3, #3
 80018ba:	2500      	movs	r5, #0
 80018bc:	9302      	str	r3, [sp, #8]
 80018be:	e6db      	b.n	8001678 <__aeabi_dmul+0x4c>
 80018c0:	4642      	mov	r2, r8
 80018c2:	3301      	adds	r3, #1
 80018c4:	431a      	orrs	r2, r3
 80018c6:	002b      	movs	r3, r5
 80018c8:	4690      	mov	r8, r2
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	9201      	str	r2, [sp, #4]
 80018ce:	4642      	mov	r2, r8
 80018d0:	2400      	movs	r4, #0
 80018d2:	2000      	movs	r0, #0
 80018d4:	2601      	movs	r6, #1
 80018d6:	2a0a      	cmp	r2, #10
 80018d8:	dc00      	bgt.n	80018dc <__aeabi_dmul+0x2b0>
 80018da:	e6ea      	b.n	80016b2 <__aeabi_dmul+0x86>
 80018dc:	e72c      	b.n	8001738 <__aeabi_dmul+0x10c>
 80018de:	2201      	movs	r2, #1
 80018e0:	1ad2      	subs	r2, r2, r3
 80018e2:	2a38      	cmp	r2, #56	@ 0x38
 80018e4:	dd00      	ble.n	80018e8 <__aeabi_dmul+0x2bc>
 80018e6:	e6f4      	b.n	80016d2 <__aeabi_dmul+0xa6>
 80018e8:	2a1f      	cmp	r2, #31
 80018ea:	dc00      	bgt.n	80018ee <__aeabi_dmul+0x2c2>
 80018ec:	e12a      	b.n	8001b44 <__aeabi_dmul+0x518>
 80018ee:	211f      	movs	r1, #31
 80018f0:	4249      	negs	r1, r1
 80018f2:	1acb      	subs	r3, r1, r3
 80018f4:	0021      	movs	r1, r4
 80018f6:	40d9      	lsrs	r1, r3
 80018f8:	000b      	movs	r3, r1
 80018fa:	2a20      	cmp	r2, #32
 80018fc:	d005      	beq.n	800190a <__aeabi_dmul+0x2de>
 80018fe:	4a16      	ldr	r2, [pc, #88]	@ (8001958 <__aeabi_dmul+0x32c>)
 8001900:	9d01      	ldr	r5, [sp, #4]
 8001902:	4694      	mov	ip, r2
 8001904:	4465      	add	r5, ip
 8001906:	40ac      	lsls	r4, r5
 8001908:	4320      	orrs	r0, r4
 800190a:	1e42      	subs	r2, r0, #1
 800190c:	4190      	sbcs	r0, r2
 800190e:	4318      	orrs	r0, r3
 8001910:	2307      	movs	r3, #7
 8001912:	0019      	movs	r1, r3
 8001914:	2400      	movs	r4, #0
 8001916:	4001      	ands	r1, r0
 8001918:	4203      	tst	r3, r0
 800191a:	d00c      	beq.n	8001936 <__aeabi_dmul+0x30a>
 800191c:	230f      	movs	r3, #15
 800191e:	4003      	ands	r3, r0
 8001920:	2b04      	cmp	r3, #4
 8001922:	d100      	bne.n	8001926 <__aeabi_dmul+0x2fa>
 8001924:	e140      	b.n	8001ba8 <__aeabi_dmul+0x57c>
 8001926:	1d03      	adds	r3, r0, #4
 8001928:	4283      	cmp	r3, r0
 800192a:	41a4      	sbcs	r4, r4
 800192c:	0018      	movs	r0, r3
 800192e:	4264      	negs	r4, r4
 8001930:	0761      	lsls	r1, r4, #29
 8001932:	0264      	lsls	r4, r4, #9
 8001934:	0b24      	lsrs	r4, r4, #12
 8001936:	08c2      	lsrs	r2, r0, #3
 8001938:	2300      	movs	r3, #0
 800193a:	430a      	orrs	r2, r1
 800193c:	e6cc      	b.n	80016d8 <__aeabi_dmul+0xac>
 800193e:	46c0      	nop			@ (mov r8, r8)
 8001940:	000007ff 	.word	0x000007ff
 8001944:	fffffc01 	.word	0xfffffc01
 8001948:	000003ff 	.word	0x000003ff
 800194c:	feffffff 	.word	0xfeffffff
 8001950:	000007fe 	.word	0x000007fe
 8001954:	fffffc0d 	.word	0xfffffc0d
 8001958:	0000043e 	.word	0x0000043e
 800195c:	4649      	mov	r1, r9
 800195e:	464a      	mov	r2, r9
 8001960:	0409      	lsls	r1, r1, #16
 8001962:	0c09      	lsrs	r1, r1, #16
 8001964:	000d      	movs	r5, r1
 8001966:	0c16      	lsrs	r6, r2, #16
 8001968:	0c02      	lsrs	r2, r0, #16
 800196a:	0400      	lsls	r0, r0, #16
 800196c:	0c00      	lsrs	r0, r0, #16
 800196e:	4345      	muls	r5, r0
 8001970:	46ac      	mov	ip, r5
 8001972:	0005      	movs	r5, r0
 8001974:	4375      	muls	r5, r6
 8001976:	46a8      	mov	r8, r5
 8001978:	0015      	movs	r5, r2
 800197a:	000f      	movs	r7, r1
 800197c:	4375      	muls	r5, r6
 800197e:	9200      	str	r2, [sp, #0]
 8001980:	9502      	str	r5, [sp, #8]
 8001982:	002a      	movs	r2, r5
 8001984:	9d00      	ldr	r5, [sp, #0]
 8001986:	436f      	muls	r7, r5
 8001988:	4665      	mov	r5, ip
 800198a:	0c2d      	lsrs	r5, r5, #16
 800198c:	46a9      	mov	r9, r5
 800198e:	4447      	add	r7, r8
 8001990:	444f      	add	r7, r9
 8001992:	45b8      	cmp	r8, r7
 8001994:	d905      	bls.n	80019a2 <__aeabi_dmul+0x376>
 8001996:	0015      	movs	r5, r2
 8001998:	2280      	movs	r2, #128	@ 0x80
 800199a:	0252      	lsls	r2, r2, #9
 800199c:	4690      	mov	r8, r2
 800199e:	4445      	add	r5, r8
 80019a0:	9502      	str	r5, [sp, #8]
 80019a2:	0c3d      	lsrs	r5, r7, #16
 80019a4:	9503      	str	r5, [sp, #12]
 80019a6:	4665      	mov	r5, ip
 80019a8:	042d      	lsls	r5, r5, #16
 80019aa:	043f      	lsls	r7, r7, #16
 80019ac:	0c2d      	lsrs	r5, r5, #16
 80019ae:	46ac      	mov	ip, r5
 80019b0:	003d      	movs	r5, r7
 80019b2:	4465      	add	r5, ip
 80019b4:	9504      	str	r5, [sp, #16]
 80019b6:	0c25      	lsrs	r5, r4, #16
 80019b8:	0424      	lsls	r4, r4, #16
 80019ba:	0c24      	lsrs	r4, r4, #16
 80019bc:	46ac      	mov	ip, r5
 80019be:	0025      	movs	r5, r4
 80019c0:	4375      	muls	r5, r6
 80019c2:	46a8      	mov	r8, r5
 80019c4:	4665      	mov	r5, ip
 80019c6:	000f      	movs	r7, r1
 80019c8:	4369      	muls	r1, r5
 80019ca:	4441      	add	r1, r8
 80019cc:	4689      	mov	r9, r1
 80019ce:	4367      	muls	r7, r4
 80019d0:	0c39      	lsrs	r1, r7, #16
 80019d2:	4449      	add	r1, r9
 80019d4:	436e      	muls	r6, r5
 80019d6:	4588      	cmp	r8, r1
 80019d8:	d903      	bls.n	80019e2 <__aeabi_dmul+0x3b6>
 80019da:	2280      	movs	r2, #128	@ 0x80
 80019dc:	0252      	lsls	r2, r2, #9
 80019de:	4690      	mov	r8, r2
 80019e0:	4446      	add	r6, r8
 80019e2:	0c0d      	lsrs	r5, r1, #16
 80019e4:	46a8      	mov	r8, r5
 80019e6:	0035      	movs	r5, r6
 80019e8:	4445      	add	r5, r8
 80019ea:	9505      	str	r5, [sp, #20]
 80019ec:	9d03      	ldr	r5, [sp, #12]
 80019ee:	043f      	lsls	r7, r7, #16
 80019f0:	46a8      	mov	r8, r5
 80019f2:	0c3f      	lsrs	r7, r7, #16
 80019f4:	0409      	lsls	r1, r1, #16
 80019f6:	19c9      	adds	r1, r1, r7
 80019f8:	4488      	add	r8, r1
 80019fa:	4645      	mov	r5, r8
 80019fc:	9503      	str	r5, [sp, #12]
 80019fe:	4655      	mov	r5, sl
 8001a00:	042e      	lsls	r6, r5, #16
 8001a02:	0c36      	lsrs	r6, r6, #16
 8001a04:	0c2f      	lsrs	r7, r5, #16
 8001a06:	0035      	movs	r5, r6
 8001a08:	4345      	muls	r5, r0
 8001a0a:	4378      	muls	r0, r7
 8001a0c:	4681      	mov	r9, r0
 8001a0e:	0038      	movs	r0, r7
 8001a10:	46a8      	mov	r8, r5
 8001a12:	0c2d      	lsrs	r5, r5, #16
 8001a14:	46aa      	mov	sl, r5
 8001a16:	9a00      	ldr	r2, [sp, #0]
 8001a18:	4350      	muls	r0, r2
 8001a1a:	4372      	muls	r2, r6
 8001a1c:	444a      	add	r2, r9
 8001a1e:	4452      	add	r2, sl
 8001a20:	4591      	cmp	r9, r2
 8001a22:	d903      	bls.n	8001a2c <__aeabi_dmul+0x400>
 8001a24:	2580      	movs	r5, #128	@ 0x80
 8001a26:	026d      	lsls	r5, r5, #9
 8001a28:	46a9      	mov	r9, r5
 8001a2a:	4448      	add	r0, r9
 8001a2c:	0c15      	lsrs	r5, r2, #16
 8001a2e:	46a9      	mov	r9, r5
 8001a30:	4645      	mov	r5, r8
 8001a32:	042d      	lsls	r5, r5, #16
 8001a34:	0c2d      	lsrs	r5, r5, #16
 8001a36:	46a8      	mov	r8, r5
 8001a38:	4665      	mov	r5, ip
 8001a3a:	437d      	muls	r5, r7
 8001a3c:	0412      	lsls	r2, r2, #16
 8001a3e:	4448      	add	r0, r9
 8001a40:	4490      	add	r8, r2
 8001a42:	46a9      	mov	r9, r5
 8001a44:	0032      	movs	r2, r6
 8001a46:	4665      	mov	r5, ip
 8001a48:	4362      	muls	r2, r4
 8001a4a:	436e      	muls	r6, r5
 8001a4c:	437c      	muls	r4, r7
 8001a4e:	0c17      	lsrs	r7, r2, #16
 8001a50:	1936      	adds	r6, r6, r4
 8001a52:	19bf      	adds	r7, r7, r6
 8001a54:	42bc      	cmp	r4, r7
 8001a56:	d903      	bls.n	8001a60 <__aeabi_dmul+0x434>
 8001a58:	2480      	movs	r4, #128	@ 0x80
 8001a5a:	0264      	lsls	r4, r4, #9
 8001a5c:	46a4      	mov	ip, r4
 8001a5e:	44e1      	add	r9, ip
 8001a60:	9c02      	ldr	r4, [sp, #8]
 8001a62:	9e03      	ldr	r6, [sp, #12]
 8001a64:	46a4      	mov	ip, r4
 8001a66:	9d05      	ldr	r5, [sp, #20]
 8001a68:	4466      	add	r6, ip
 8001a6a:	428e      	cmp	r6, r1
 8001a6c:	4189      	sbcs	r1, r1
 8001a6e:	46ac      	mov	ip, r5
 8001a70:	0412      	lsls	r2, r2, #16
 8001a72:	043c      	lsls	r4, r7, #16
 8001a74:	0c12      	lsrs	r2, r2, #16
 8001a76:	18a2      	adds	r2, r4, r2
 8001a78:	4462      	add	r2, ip
 8001a7a:	4249      	negs	r1, r1
 8001a7c:	1854      	adds	r4, r2, r1
 8001a7e:	4446      	add	r6, r8
 8001a80:	46a4      	mov	ip, r4
 8001a82:	4546      	cmp	r6, r8
 8001a84:	41a4      	sbcs	r4, r4
 8001a86:	4682      	mov	sl, r0
 8001a88:	4264      	negs	r4, r4
 8001a8a:	46a0      	mov	r8, r4
 8001a8c:	42aa      	cmp	r2, r5
 8001a8e:	4192      	sbcs	r2, r2
 8001a90:	458c      	cmp	ip, r1
 8001a92:	4189      	sbcs	r1, r1
 8001a94:	44e2      	add	sl, ip
 8001a96:	44d0      	add	r8, sl
 8001a98:	4249      	negs	r1, r1
 8001a9a:	4252      	negs	r2, r2
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	45a0      	cmp	r8, r4
 8001aa0:	41a4      	sbcs	r4, r4
 8001aa2:	4582      	cmp	sl, r0
 8001aa4:	4189      	sbcs	r1, r1
 8001aa6:	4264      	negs	r4, r4
 8001aa8:	4249      	negs	r1, r1
 8001aaa:	430c      	orrs	r4, r1
 8001aac:	4641      	mov	r1, r8
 8001aae:	0c3f      	lsrs	r7, r7, #16
 8001ab0:	19d2      	adds	r2, r2, r7
 8001ab2:	1912      	adds	r2, r2, r4
 8001ab4:	0dcc      	lsrs	r4, r1, #23
 8001ab6:	9904      	ldr	r1, [sp, #16]
 8001ab8:	0270      	lsls	r0, r6, #9
 8001aba:	4308      	orrs	r0, r1
 8001abc:	1e41      	subs	r1, r0, #1
 8001abe:	4188      	sbcs	r0, r1
 8001ac0:	4641      	mov	r1, r8
 8001ac2:	444a      	add	r2, r9
 8001ac4:	0df6      	lsrs	r6, r6, #23
 8001ac6:	0252      	lsls	r2, r2, #9
 8001ac8:	4330      	orrs	r0, r6
 8001aca:	0249      	lsls	r1, r1, #9
 8001acc:	4314      	orrs	r4, r2
 8001ace:	4308      	orrs	r0, r1
 8001ad0:	01d2      	lsls	r2, r2, #7
 8001ad2:	d535      	bpl.n	8001b40 <__aeabi_dmul+0x514>
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	0843      	lsrs	r3, r0, #1
 8001ad8:	4002      	ands	r2, r0
 8001ada:	4313      	orrs	r3, r2
 8001adc:	07e0      	lsls	r0, r4, #31
 8001ade:	4318      	orrs	r0, r3
 8001ae0:	0864      	lsrs	r4, r4, #1
 8001ae2:	e634      	b.n	800174e <__aeabi_dmul+0x122>
 8001ae4:	9b00      	ldr	r3, [sp, #0]
 8001ae6:	46a2      	mov	sl, r4
 8001ae8:	469b      	mov	fp, r3
 8001aea:	4681      	mov	r9, r0
 8001aec:	2480      	movs	r4, #128	@ 0x80
 8001aee:	4653      	mov	r3, sl
 8001af0:	0324      	lsls	r4, r4, #12
 8001af2:	431c      	orrs	r4, r3
 8001af4:	0324      	lsls	r4, r4, #12
 8001af6:	464a      	mov	r2, r9
 8001af8:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb4 <__aeabi_dmul+0x588>)
 8001afa:	0b24      	lsrs	r4, r4, #12
 8001afc:	e5ec      	b.n	80016d8 <__aeabi_dmul+0xac>
 8001afe:	f000 fca9 	bl	8002454 <__clzsi2>
 8001b02:	2315      	movs	r3, #21
 8001b04:	469c      	mov	ip, r3
 8001b06:	4484      	add	ip, r0
 8001b08:	0002      	movs	r2, r0
 8001b0a:	4663      	mov	r3, ip
 8001b0c:	3220      	adds	r2, #32
 8001b0e:	2b1c      	cmp	r3, #28
 8001b10:	dc00      	bgt.n	8001b14 <__aeabi_dmul+0x4e8>
 8001b12:	e684      	b.n	800181e <__aeabi_dmul+0x1f2>
 8001b14:	2300      	movs	r3, #0
 8001b16:	4699      	mov	r9, r3
 8001b18:	0023      	movs	r3, r4
 8001b1a:	3808      	subs	r0, #8
 8001b1c:	4083      	lsls	r3, r0
 8001b1e:	469a      	mov	sl, r3
 8001b20:	e68e      	b.n	8001840 <__aeabi_dmul+0x214>
 8001b22:	f000 fc97 	bl	8002454 <__clzsi2>
 8001b26:	0002      	movs	r2, r0
 8001b28:	0003      	movs	r3, r0
 8001b2a:	3215      	adds	r2, #21
 8001b2c:	3320      	adds	r3, #32
 8001b2e:	2a1c      	cmp	r2, #28
 8001b30:	dc00      	bgt.n	8001b34 <__aeabi_dmul+0x508>
 8001b32:	e64e      	b.n	80017d2 <__aeabi_dmul+0x1a6>
 8001b34:	0002      	movs	r2, r0
 8001b36:	0034      	movs	r4, r6
 8001b38:	3a08      	subs	r2, #8
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	4094      	lsls	r4, r2
 8001b3e:	e652      	b.n	80017e6 <__aeabi_dmul+0x1ba>
 8001b40:	9301      	str	r3, [sp, #4]
 8001b42:	e604      	b.n	800174e <__aeabi_dmul+0x122>
 8001b44:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb8 <__aeabi_dmul+0x58c>)
 8001b46:	0021      	movs	r1, r4
 8001b48:	469c      	mov	ip, r3
 8001b4a:	0003      	movs	r3, r0
 8001b4c:	9d01      	ldr	r5, [sp, #4]
 8001b4e:	40d3      	lsrs	r3, r2
 8001b50:	4465      	add	r5, ip
 8001b52:	40a9      	lsls	r1, r5
 8001b54:	4319      	orrs	r1, r3
 8001b56:	0003      	movs	r3, r0
 8001b58:	40ab      	lsls	r3, r5
 8001b5a:	1e58      	subs	r0, r3, #1
 8001b5c:	4183      	sbcs	r3, r0
 8001b5e:	4319      	orrs	r1, r3
 8001b60:	0008      	movs	r0, r1
 8001b62:	40d4      	lsrs	r4, r2
 8001b64:	074b      	lsls	r3, r1, #29
 8001b66:	d009      	beq.n	8001b7c <__aeabi_dmul+0x550>
 8001b68:	230f      	movs	r3, #15
 8001b6a:	400b      	ands	r3, r1
 8001b6c:	2b04      	cmp	r3, #4
 8001b6e:	d005      	beq.n	8001b7c <__aeabi_dmul+0x550>
 8001b70:	1d0b      	adds	r3, r1, #4
 8001b72:	428b      	cmp	r3, r1
 8001b74:	4180      	sbcs	r0, r0
 8001b76:	4240      	negs	r0, r0
 8001b78:	1824      	adds	r4, r4, r0
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	0223      	lsls	r3, r4, #8
 8001b7e:	d400      	bmi.n	8001b82 <__aeabi_dmul+0x556>
 8001b80:	e6d6      	b.n	8001930 <__aeabi_dmul+0x304>
 8001b82:	2301      	movs	r3, #1
 8001b84:	2400      	movs	r4, #0
 8001b86:	2200      	movs	r2, #0
 8001b88:	e5a6      	b.n	80016d8 <__aeabi_dmul+0xac>
 8001b8a:	290f      	cmp	r1, #15
 8001b8c:	d1aa      	bne.n	8001ae4 <__aeabi_dmul+0x4b8>
 8001b8e:	2380      	movs	r3, #128	@ 0x80
 8001b90:	4652      	mov	r2, sl
 8001b92:	031b      	lsls	r3, r3, #12
 8001b94:	421a      	tst	r2, r3
 8001b96:	d0a9      	beq.n	8001aec <__aeabi_dmul+0x4c0>
 8001b98:	421c      	tst	r4, r3
 8001b9a:	d1a7      	bne.n	8001aec <__aeabi_dmul+0x4c0>
 8001b9c:	431c      	orrs	r4, r3
 8001b9e:	9b00      	ldr	r3, [sp, #0]
 8001ba0:	0002      	movs	r2, r0
 8001ba2:	469b      	mov	fp, r3
 8001ba4:	4b03      	ldr	r3, [pc, #12]	@ (8001bb4 <__aeabi_dmul+0x588>)
 8001ba6:	e597      	b.n	80016d8 <__aeabi_dmul+0xac>
 8001ba8:	2400      	movs	r4, #0
 8001baa:	e6c1      	b.n	8001930 <__aeabi_dmul+0x304>
 8001bac:	2400      	movs	r4, #0
 8001bae:	4b01      	ldr	r3, [pc, #4]	@ (8001bb4 <__aeabi_dmul+0x588>)
 8001bb0:	0022      	movs	r2, r4
 8001bb2:	e591      	b.n	80016d8 <__aeabi_dmul+0xac>
 8001bb4:	000007ff 	.word	0x000007ff
 8001bb8:	0000041e 	.word	0x0000041e

08001bbc <__aeabi_dsub>:
 8001bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bbe:	464e      	mov	r6, r9
 8001bc0:	4645      	mov	r5, r8
 8001bc2:	46de      	mov	lr, fp
 8001bc4:	4657      	mov	r7, sl
 8001bc6:	b5e0      	push	{r5, r6, r7, lr}
 8001bc8:	b085      	sub	sp, #20
 8001bca:	9000      	str	r0, [sp, #0]
 8001bcc:	9101      	str	r1, [sp, #4]
 8001bce:	030c      	lsls	r4, r1, #12
 8001bd0:	004f      	lsls	r7, r1, #1
 8001bd2:	0fce      	lsrs	r6, r1, #31
 8001bd4:	0a61      	lsrs	r1, r4, #9
 8001bd6:	9c00      	ldr	r4, [sp, #0]
 8001bd8:	46b0      	mov	r8, r6
 8001bda:	0f64      	lsrs	r4, r4, #29
 8001bdc:	430c      	orrs	r4, r1
 8001bde:	9900      	ldr	r1, [sp, #0]
 8001be0:	0d7f      	lsrs	r7, r7, #21
 8001be2:	00c8      	lsls	r0, r1, #3
 8001be4:	0011      	movs	r1, r2
 8001be6:	001a      	movs	r2, r3
 8001be8:	031b      	lsls	r3, r3, #12
 8001bea:	469c      	mov	ip, r3
 8001bec:	9100      	str	r1, [sp, #0]
 8001bee:	9201      	str	r2, [sp, #4]
 8001bf0:	0051      	lsls	r1, r2, #1
 8001bf2:	0d4b      	lsrs	r3, r1, #21
 8001bf4:	4699      	mov	r9, r3
 8001bf6:	9b01      	ldr	r3, [sp, #4]
 8001bf8:	9d00      	ldr	r5, [sp, #0]
 8001bfa:	0fd9      	lsrs	r1, r3, #31
 8001bfc:	4663      	mov	r3, ip
 8001bfe:	0f6a      	lsrs	r2, r5, #29
 8001c00:	0a5b      	lsrs	r3, r3, #9
 8001c02:	4313      	orrs	r3, r2
 8001c04:	00ea      	lsls	r2, r5, #3
 8001c06:	4694      	mov	ip, r2
 8001c08:	4693      	mov	fp, r2
 8001c0a:	4ac1      	ldr	r2, [pc, #772]	@ (8001f10 <__aeabi_dsub+0x354>)
 8001c0c:	9003      	str	r0, [sp, #12]
 8001c0e:	9302      	str	r3, [sp, #8]
 8001c10:	4591      	cmp	r9, r2
 8001c12:	d100      	bne.n	8001c16 <__aeabi_dsub+0x5a>
 8001c14:	e0cd      	b.n	8001db2 <__aeabi_dsub+0x1f6>
 8001c16:	2501      	movs	r5, #1
 8001c18:	4069      	eors	r1, r5
 8001c1a:	464d      	mov	r5, r9
 8001c1c:	1b7d      	subs	r5, r7, r5
 8001c1e:	46aa      	mov	sl, r5
 8001c20:	428e      	cmp	r6, r1
 8001c22:	d100      	bne.n	8001c26 <__aeabi_dsub+0x6a>
 8001c24:	e080      	b.n	8001d28 <__aeabi_dsub+0x16c>
 8001c26:	2d00      	cmp	r5, #0
 8001c28:	dc00      	bgt.n	8001c2c <__aeabi_dsub+0x70>
 8001c2a:	e335      	b.n	8002298 <__aeabi_dsub+0x6dc>
 8001c2c:	4649      	mov	r1, r9
 8001c2e:	2900      	cmp	r1, #0
 8001c30:	d100      	bne.n	8001c34 <__aeabi_dsub+0x78>
 8001c32:	e0df      	b.n	8001df4 <__aeabi_dsub+0x238>
 8001c34:	4297      	cmp	r7, r2
 8001c36:	d100      	bne.n	8001c3a <__aeabi_dsub+0x7e>
 8001c38:	e194      	b.n	8001f64 <__aeabi_dsub+0x3a8>
 8001c3a:	4652      	mov	r2, sl
 8001c3c:	2501      	movs	r5, #1
 8001c3e:	2a38      	cmp	r2, #56	@ 0x38
 8001c40:	dc19      	bgt.n	8001c76 <__aeabi_dsub+0xba>
 8001c42:	2280      	movs	r2, #128	@ 0x80
 8001c44:	9b02      	ldr	r3, [sp, #8]
 8001c46:	0412      	lsls	r2, r2, #16
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	9302      	str	r3, [sp, #8]
 8001c4c:	4652      	mov	r2, sl
 8001c4e:	2a1f      	cmp	r2, #31
 8001c50:	dd00      	ble.n	8001c54 <__aeabi_dsub+0x98>
 8001c52:	e1e3      	b.n	800201c <__aeabi_dsub+0x460>
 8001c54:	4653      	mov	r3, sl
 8001c56:	2220      	movs	r2, #32
 8001c58:	4661      	mov	r1, ip
 8001c5a:	9d02      	ldr	r5, [sp, #8]
 8001c5c:	1ad2      	subs	r2, r2, r3
 8001c5e:	4095      	lsls	r5, r2
 8001c60:	40d9      	lsrs	r1, r3
 8001c62:	430d      	orrs	r5, r1
 8001c64:	4661      	mov	r1, ip
 8001c66:	4091      	lsls	r1, r2
 8001c68:	000a      	movs	r2, r1
 8001c6a:	1e51      	subs	r1, r2, #1
 8001c6c:	418a      	sbcs	r2, r1
 8001c6e:	4315      	orrs	r5, r2
 8001c70:	9a02      	ldr	r2, [sp, #8]
 8001c72:	40da      	lsrs	r2, r3
 8001c74:	1aa4      	subs	r4, r4, r2
 8001c76:	1b45      	subs	r5, r0, r5
 8001c78:	42a8      	cmp	r0, r5
 8001c7a:	4180      	sbcs	r0, r0
 8001c7c:	4240      	negs	r0, r0
 8001c7e:	1a24      	subs	r4, r4, r0
 8001c80:	0223      	lsls	r3, r4, #8
 8001c82:	d400      	bmi.n	8001c86 <__aeabi_dsub+0xca>
 8001c84:	e13d      	b.n	8001f02 <__aeabi_dsub+0x346>
 8001c86:	0264      	lsls	r4, r4, #9
 8001c88:	0a64      	lsrs	r4, r4, #9
 8001c8a:	2c00      	cmp	r4, #0
 8001c8c:	d100      	bne.n	8001c90 <__aeabi_dsub+0xd4>
 8001c8e:	e147      	b.n	8001f20 <__aeabi_dsub+0x364>
 8001c90:	0020      	movs	r0, r4
 8001c92:	f000 fbdf 	bl	8002454 <__clzsi2>
 8001c96:	0003      	movs	r3, r0
 8001c98:	3b08      	subs	r3, #8
 8001c9a:	2120      	movs	r1, #32
 8001c9c:	0028      	movs	r0, r5
 8001c9e:	1aca      	subs	r2, r1, r3
 8001ca0:	40d0      	lsrs	r0, r2
 8001ca2:	409c      	lsls	r4, r3
 8001ca4:	0002      	movs	r2, r0
 8001ca6:	409d      	lsls	r5, r3
 8001ca8:	4322      	orrs	r2, r4
 8001caa:	429f      	cmp	r7, r3
 8001cac:	dd00      	ble.n	8001cb0 <__aeabi_dsub+0xf4>
 8001cae:	e177      	b.n	8001fa0 <__aeabi_dsub+0x3e4>
 8001cb0:	1bd8      	subs	r0, r3, r7
 8001cb2:	3001      	adds	r0, #1
 8001cb4:	1a09      	subs	r1, r1, r0
 8001cb6:	002c      	movs	r4, r5
 8001cb8:	408d      	lsls	r5, r1
 8001cba:	40c4      	lsrs	r4, r0
 8001cbc:	1e6b      	subs	r3, r5, #1
 8001cbe:	419d      	sbcs	r5, r3
 8001cc0:	0013      	movs	r3, r2
 8001cc2:	40c2      	lsrs	r2, r0
 8001cc4:	408b      	lsls	r3, r1
 8001cc6:	4325      	orrs	r5, r4
 8001cc8:	2700      	movs	r7, #0
 8001cca:	0014      	movs	r4, r2
 8001ccc:	431d      	orrs	r5, r3
 8001cce:	076b      	lsls	r3, r5, #29
 8001cd0:	d009      	beq.n	8001ce6 <__aeabi_dsub+0x12a>
 8001cd2:	230f      	movs	r3, #15
 8001cd4:	402b      	ands	r3, r5
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d005      	beq.n	8001ce6 <__aeabi_dsub+0x12a>
 8001cda:	1d2b      	adds	r3, r5, #4
 8001cdc:	42ab      	cmp	r3, r5
 8001cde:	41ad      	sbcs	r5, r5
 8001ce0:	426d      	negs	r5, r5
 8001ce2:	1964      	adds	r4, r4, r5
 8001ce4:	001d      	movs	r5, r3
 8001ce6:	0223      	lsls	r3, r4, #8
 8001ce8:	d400      	bmi.n	8001cec <__aeabi_dsub+0x130>
 8001cea:	e140      	b.n	8001f6e <__aeabi_dsub+0x3b2>
 8001cec:	4a88      	ldr	r2, [pc, #544]	@ (8001f10 <__aeabi_dsub+0x354>)
 8001cee:	3701      	adds	r7, #1
 8001cf0:	4297      	cmp	r7, r2
 8001cf2:	d100      	bne.n	8001cf6 <__aeabi_dsub+0x13a>
 8001cf4:	e101      	b.n	8001efa <__aeabi_dsub+0x33e>
 8001cf6:	2601      	movs	r6, #1
 8001cf8:	4643      	mov	r3, r8
 8001cfa:	4986      	ldr	r1, [pc, #536]	@ (8001f14 <__aeabi_dsub+0x358>)
 8001cfc:	08ed      	lsrs	r5, r5, #3
 8001cfe:	4021      	ands	r1, r4
 8001d00:	074a      	lsls	r2, r1, #29
 8001d02:	432a      	orrs	r2, r5
 8001d04:	057c      	lsls	r4, r7, #21
 8001d06:	024d      	lsls	r5, r1, #9
 8001d08:	0b2d      	lsrs	r5, r5, #12
 8001d0a:	0d64      	lsrs	r4, r4, #21
 8001d0c:	401e      	ands	r6, r3
 8001d0e:	0524      	lsls	r4, r4, #20
 8001d10:	432c      	orrs	r4, r5
 8001d12:	07f6      	lsls	r6, r6, #31
 8001d14:	4334      	orrs	r4, r6
 8001d16:	0010      	movs	r0, r2
 8001d18:	0021      	movs	r1, r4
 8001d1a:	b005      	add	sp, #20
 8001d1c:	bcf0      	pop	{r4, r5, r6, r7}
 8001d1e:	46bb      	mov	fp, r7
 8001d20:	46b2      	mov	sl, r6
 8001d22:	46a9      	mov	r9, r5
 8001d24:	46a0      	mov	r8, r4
 8001d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d28:	2d00      	cmp	r5, #0
 8001d2a:	dc00      	bgt.n	8001d2e <__aeabi_dsub+0x172>
 8001d2c:	e2d0      	b.n	80022d0 <__aeabi_dsub+0x714>
 8001d2e:	4649      	mov	r1, r9
 8001d30:	2900      	cmp	r1, #0
 8001d32:	d000      	beq.n	8001d36 <__aeabi_dsub+0x17a>
 8001d34:	e0d4      	b.n	8001ee0 <__aeabi_dsub+0x324>
 8001d36:	4661      	mov	r1, ip
 8001d38:	9b02      	ldr	r3, [sp, #8]
 8001d3a:	4319      	orrs	r1, r3
 8001d3c:	d100      	bne.n	8001d40 <__aeabi_dsub+0x184>
 8001d3e:	e12b      	b.n	8001f98 <__aeabi_dsub+0x3dc>
 8001d40:	1e69      	subs	r1, r5, #1
 8001d42:	2d01      	cmp	r5, #1
 8001d44:	d100      	bne.n	8001d48 <__aeabi_dsub+0x18c>
 8001d46:	e1d9      	b.n	80020fc <__aeabi_dsub+0x540>
 8001d48:	4295      	cmp	r5, r2
 8001d4a:	d100      	bne.n	8001d4e <__aeabi_dsub+0x192>
 8001d4c:	e10a      	b.n	8001f64 <__aeabi_dsub+0x3a8>
 8001d4e:	2501      	movs	r5, #1
 8001d50:	2938      	cmp	r1, #56	@ 0x38
 8001d52:	dc17      	bgt.n	8001d84 <__aeabi_dsub+0x1c8>
 8001d54:	468a      	mov	sl, r1
 8001d56:	4653      	mov	r3, sl
 8001d58:	2b1f      	cmp	r3, #31
 8001d5a:	dd00      	ble.n	8001d5e <__aeabi_dsub+0x1a2>
 8001d5c:	e1e7      	b.n	800212e <__aeabi_dsub+0x572>
 8001d5e:	2220      	movs	r2, #32
 8001d60:	1ad2      	subs	r2, r2, r3
 8001d62:	9b02      	ldr	r3, [sp, #8]
 8001d64:	4661      	mov	r1, ip
 8001d66:	4093      	lsls	r3, r2
 8001d68:	001d      	movs	r5, r3
 8001d6a:	4653      	mov	r3, sl
 8001d6c:	40d9      	lsrs	r1, r3
 8001d6e:	4663      	mov	r3, ip
 8001d70:	4093      	lsls	r3, r2
 8001d72:	001a      	movs	r2, r3
 8001d74:	430d      	orrs	r5, r1
 8001d76:	1e51      	subs	r1, r2, #1
 8001d78:	418a      	sbcs	r2, r1
 8001d7a:	4653      	mov	r3, sl
 8001d7c:	4315      	orrs	r5, r2
 8001d7e:	9a02      	ldr	r2, [sp, #8]
 8001d80:	40da      	lsrs	r2, r3
 8001d82:	18a4      	adds	r4, r4, r2
 8001d84:	182d      	adds	r5, r5, r0
 8001d86:	4285      	cmp	r5, r0
 8001d88:	4180      	sbcs	r0, r0
 8001d8a:	4240      	negs	r0, r0
 8001d8c:	1824      	adds	r4, r4, r0
 8001d8e:	0223      	lsls	r3, r4, #8
 8001d90:	d400      	bmi.n	8001d94 <__aeabi_dsub+0x1d8>
 8001d92:	e0b6      	b.n	8001f02 <__aeabi_dsub+0x346>
 8001d94:	4b5e      	ldr	r3, [pc, #376]	@ (8001f10 <__aeabi_dsub+0x354>)
 8001d96:	3701      	adds	r7, #1
 8001d98:	429f      	cmp	r7, r3
 8001d9a:	d100      	bne.n	8001d9e <__aeabi_dsub+0x1e2>
 8001d9c:	e0ad      	b.n	8001efa <__aeabi_dsub+0x33e>
 8001d9e:	2101      	movs	r1, #1
 8001da0:	4b5c      	ldr	r3, [pc, #368]	@ (8001f14 <__aeabi_dsub+0x358>)
 8001da2:	086a      	lsrs	r2, r5, #1
 8001da4:	401c      	ands	r4, r3
 8001da6:	4029      	ands	r1, r5
 8001da8:	430a      	orrs	r2, r1
 8001daa:	07e5      	lsls	r5, r4, #31
 8001dac:	4315      	orrs	r5, r2
 8001dae:	0864      	lsrs	r4, r4, #1
 8001db0:	e78d      	b.n	8001cce <__aeabi_dsub+0x112>
 8001db2:	4a59      	ldr	r2, [pc, #356]	@ (8001f18 <__aeabi_dsub+0x35c>)
 8001db4:	9b02      	ldr	r3, [sp, #8]
 8001db6:	4692      	mov	sl, r2
 8001db8:	4662      	mov	r2, ip
 8001dba:	44ba      	add	sl, r7
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	d02c      	beq.n	8001e1a <__aeabi_dsub+0x25e>
 8001dc0:	428e      	cmp	r6, r1
 8001dc2:	d02e      	beq.n	8001e22 <__aeabi_dsub+0x266>
 8001dc4:	4652      	mov	r2, sl
 8001dc6:	2a00      	cmp	r2, #0
 8001dc8:	d060      	beq.n	8001e8c <__aeabi_dsub+0x2d0>
 8001dca:	2f00      	cmp	r7, #0
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_dsub+0x214>
 8001dce:	e0db      	b.n	8001f88 <__aeabi_dsub+0x3cc>
 8001dd0:	4663      	mov	r3, ip
 8001dd2:	000e      	movs	r6, r1
 8001dd4:	9c02      	ldr	r4, [sp, #8]
 8001dd6:	08d8      	lsrs	r0, r3, #3
 8001dd8:	0762      	lsls	r2, r4, #29
 8001dda:	4302      	orrs	r2, r0
 8001ddc:	08e4      	lsrs	r4, r4, #3
 8001dde:	0013      	movs	r3, r2
 8001de0:	4323      	orrs	r3, r4
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x22a>
 8001de4:	e254      	b.n	8002290 <__aeabi_dsub+0x6d4>
 8001de6:	2580      	movs	r5, #128	@ 0x80
 8001de8:	032d      	lsls	r5, r5, #12
 8001dea:	4325      	orrs	r5, r4
 8001dec:	032d      	lsls	r5, r5, #12
 8001dee:	4c48      	ldr	r4, [pc, #288]	@ (8001f10 <__aeabi_dsub+0x354>)
 8001df0:	0b2d      	lsrs	r5, r5, #12
 8001df2:	e78c      	b.n	8001d0e <__aeabi_dsub+0x152>
 8001df4:	4661      	mov	r1, ip
 8001df6:	9b02      	ldr	r3, [sp, #8]
 8001df8:	4319      	orrs	r1, r3
 8001dfa:	d100      	bne.n	8001dfe <__aeabi_dsub+0x242>
 8001dfc:	e0cc      	b.n	8001f98 <__aeabi_dsub+0x3dc>
 8001dfe:	0029      	movs	r1, r5
 8001e00:	3901      	subs	r1, #1
 8001e02:	2d01      	cmp	r5, #1
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dsub+0x24c>
 8001e06:	e188      	b.n	800211a <__aeabi_dsub+0x55e>
 8001e08:	4295      	cmp	r5, r2
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dsub+0x252>
 8001e0c:	e0aa      	b.n	8001f64 <__aeabi_dsub+0x3a8>
 8001e0e:	2501      	movs	r5, #1
 8001e10:	2938      	cmp	r1, #56	@ 0x38
 8001e12:	dd00      	ble.n	8001e16 <__aeabi_dsub+0x25a>
 8001e14:	e72f      	b.n	8001c76 <__aeabi_dsub+0xba>
 8001e16:	468a      	mov	sl, r1
 8001e18:	e718      	b.n	8001c4c <__aeabi_dsub+0x90>
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	4051      	eors	r1, r2
 8001e1e:	428e      	cmp	r6, r1
 8001e20:	d1d0      	bne.n	8001dc4 <__aeabi_dsub+0x208>
 8001e22:	4653      	mov	r3, sl
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d100      	bne.n	8001e2a <__aeabi_dsub+0x26e>
 8001e28:	e0be      	b.n	8001fa8 <__aeabi_dsub+0x3ec>
 8001e2a:	2f00      	cmp	r7, #0
 8001e2c:	d000      	beq.n	8001e30 <__aeabi_dsub+0x274>
 8001e2e:	e138      	b.n	80020a2 <__aeabi_dsub+0x4e6>
 8001e30:	46ca      	mov	sl, r9
 8001e32:	0022      	movs	r2, r4
 8001e34:	4302      	orrs	r2, r0
 8001e36:	d100      	bne.n	8001e3a <__aeabi_dsub+0x27e>
 8001e38:	e1e2      	b.n	8002200 <__aeabi_dsub+0x644>
 8001e3a:	4653      	mov	r3, sl
 8001e3c:	1e59      	subs	r1, r3, #1
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d100      	bne.n	8001e44 <__aeabi_dsub+0x288>
 8001e42:	e20d      	b.n	8002260 <__aeabi_dsub+0x6a4>
 8001e44:	4a32      	ldr	r2, [pc, #200]	@ (8001f10 <__aeabi_dsub+0x354>)
 8001e46:	4592      	cmp	sl, r2
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dsub+0x290>
 8001e4a:	e1d2      	b.n	80021f2 <__aeabi_dsub+0x636>
 8001e4c:	2701      	movs	r7, #1
 8001e4e:	2938      	cmp	r1, #56	@ 0x38
 8001e50:	dc13      	bgt.n	8001e7a <__aeabi_dsub+0x2be>
 8001e52:	291f      	cmp	r1, #31
 8001e54:	dd00      	ble.n	8001e58 <__aeabi_dsub+0x29c>
 8001e56:	e1ee      	b.n	8002236 <__aeabi_dsub+0x67a>
 8001e58:	2220      	movs	r2, #32
 8001e5a:	9b02      	ldr	r3, [sp, #8]
 8001e5c:	1a52      	subs	r2, r2, r1
 8001e5e:	0025      	movs	r5, r4
 8001e60:	0007      	movs	r7, r0
 8001e62:	469a      	mov	sl, r3
 8001e64:	40cc      	lsrs	r4, r1
 8001e66:	4090      	lsls	r0, r2
 8001e68:	4095      	lsls	r5, r2
 8001e6a:	40cf      	lsrs	r7, r1
 8001e6c:	44a2      	add	sl, r4
 8001e6e:	1e42      	subs	r2, r0, #1
 8001e70:	4190      	sbcs	r0, r2
 8001e72:	4653      	mov	r3, sl
 8001e74:	432f      	orrs	r7, r5
 8001e76:	4307      	orrs	r7, r0
 8001e78:	9302      	str	r3, [sp, #8]
 8001e7a:	003d      	movs	r5, r7
 8001e7c:	4465      	add	r5, ip
 8001e7e:	4565      	cmp	r5, ip
 8001e80:	4192      	sbcs	r2, r2
 8001e82:	9b02      	ldr	r3, [sp, #8]
 8001e84:	4252      	negs	r2, r2
 8001e86:	464f      	mov	r7, r9
 8001e88:	18d4      	adds	r4, r2, r3
 8001e8a:	e780      	b.n	8001d8e <__aeabi_dsub+0x1d2>
 8001e8c:	4a23      	ldr	r2, [pc, #140]	@ (8001f1c <__aeabi_dsub+0x360>)
 8001e8e:	1c7d      	adds	r5, r7, #1
 8001e90:	4215      	tst	r5, r2
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2da>
 8001e94:	e0aa      	b.n	8001fec <__aeabi_dsub+0x430>
 8001e96:	4662      	mov	r2, ip
 8001e98:	0025      	movs	r5, r4
 8001e9a:	9b02      	ldr	r3, [sp, #8]
 8001e9c:	4305      	orrs	r5, r0
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	2f00      	cmp	r7, #0
 8001ea2:	d000      	beq.n	8001ea6 <__aeabi_dsub+0x2ea>
 8001ea4:	e0f5      	b.n	8002092 <__aeabi_dsub+0x4d6>
 8001ea6:	2d00      	cmp	r5, #0
 8001ea8:	d100      	bne.n	8001eac <__aeabi_dsub+0x2f0>
 8001eaa:	e16b      	b.n	8002184 <__aeabi_dsub+0x5c8>
 8001eac:	2a00      	cmp	r2, #0
 8001eae:	d100      	bne.n	8001eb2 <__aeabi_dsub+0x2f6>
 8001eb0:	e152      	b.n	8002158 <__aeabi_dsub+0x59c>
 8001eb2:	4663      	mov	r3, ip
 8001eb4:	1ac5      	subs	r5, r0, r3
 8001eb6:	9b02      	ldr	r3, [sp, #8]
 8001eb8:	1ae2      	subs	r2, r4, r3
 8001eba:	42a8      	cmp	r0, r5
 8001ebc:	419b      	sbcs	r3, r3
 8001ebe:	425b      	negs	r3, r3
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	021a      	lsls	r2, r3, #8
 8001ec4:	d400      	bmi.n	8001ec8 <__aeabi_dsub+0x30c>
 8001ec6:	e1d5      	b.n	8002274 <__aeabi_dsub+0x6b8>
 8001ec8:	4663      	mov	r3, ip
 8001eca:	1a1d      	subs	r5, r3, r0
 8001ecc:	45ac      	cmp	ip, r5
 8001ece:	4192      	sbcs	r2, r2
 8001ed0:	2601      	movs	r6, #1
 8001ed2:	9b02      	ldr	r3, [sp, #8]
 8001ed4:	4252      	negs	r2, r2
 8001ed6:	1b1c      	subs	r4, r3, r4
 8001ed8:	4688      	mov	r8, r1
 8001eda:	1aa4      	subs	r4, r4, r2
 8001edc:	400e      	ands	r6, r1
 8001ede:	e6f6      	b.n	8001cce <__aeabi_dsub+0x112>
 8001ee0:	4297      	cmp	r7, r2
 8001ee2:	d03f      	beq.n	8001f64 <__aeabi_dsub+0x3a8>
 8001ee4:	4652      	mov	r2, sl
 8001ee6:	2501      	movs	r5, #1
 8001ee8:	2a38      	cmp	r2, #56	@ 0x38
 8001eea:	dd00      	ble.n	8001eee <__aeabi_dsub+0x332>
 8001eec:	e74a      	b.n	8001d84 <__aeabi_dsub+0x1c8>
 8001eee:	2280      	movs	r2, #128	@ 0x80
 8001ef0:	9b02      	ldr	r3, [sp, #8]
 8001ef2:	0412      	lsls	r2, r2, #16
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	9302      	str	r3, [sp, #8]
 8001ef8:	e72d      	b.n	8001d56 <__aeabi_dsub+0x19a>
 8001efa:	003c      	movs	r4, r7
 8001efc:	2500      	movs	r5, #0
 8001efe:	2200      	movs	r2, #0
 8001f00:	e705      	b.n	8001d0e <__aeabi_dsub+0x152>
 8001f02:	2307      	movs	r3, #7
 8001f04:	402b      	ands	r3, r5
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d000      	beq.n	8001f0c <__aeabi_dsub+0x350>
 8001f0a:	e6e2      	b.n	8001cd2 <__aeabi_dsub+0x116>
 8001f0c:	e06b      	b.n	8001fe6 <__aeabi_dsub+0x42a>
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	000007ff 	.word	0x000007ff
 8001f14:	ff7fffff 	.word	0xff7fffff
 8001f18:	fffff801 	.word	0xfffff801
 8001f1c:	000007fe 	.word	0x000007fe
 8001f20:	0028      	movs	r0, r5
 8001f22:	f000 fa97 	bl	8002454 <__clzsi2>
 8001f26:	0003      	movs	r3, r0
 8001f28:	3318      	adds	r3, #24
 8001f2a:	2b1f      	cmp	r3, #31
 8001f2c:	dc00      	bgt.n	8001f30 <__aeabi_dsub+0x374>
 8001f2e:	e6b4      	b.n	8001c9a <__aeabi_dsub+0xde>
 8001f30:	002a      	movs	r2, r5
 8001f32:	3808      	subs	r0, #8
 8001f34:	4082      	lsls	r2, r0
 8001f36:	429f      	cmp	r7, r3
 8001f38:	dd00      	ble.n	8001f3c <__aeabi_dsub+0x380>
 8001f3a:	e0b9      	b.n	80020b0 <__aeabi_dsub+0x4f4>
 8001f3c:	1bdb      	subs	r3, r3, r7
 8001f3e:	1c58      	adds	r0, r3, #1
 8001f40:	281f      	cmp	r0, #31
 8001f42:	dc00      	bgt.n	8001f46 <__aeabi_dsub+0x38a>
 8001f44:	e1a0      	b.n	8002288 <__aeabi_dsub+0x6cc>
 8001f46:	0015      	movs	r5, r2
 8001f48:	3b1f      	subs	r3, #31
 8001f4a:	40dd      	lsrs	r5, r3
 8001f4c:	2820      	cmp	r0, #32
 8001f4e:	d005      	beq.n	8001f5c <__aeabi_dsub+0x3a0>
 8001f50:	2340      	movs	r3, #64	@ 0x40
 8001f52:	1a1b      	subs	r3, r3, r0
 8001f54:	409a      	lsls	r2, r3
 8001f56:	1e53      	subs	r3, r2, #1
 8001f58:	419a      	sbcs	r2, r3
 8001f5a:	4315      	orrs	r5, r2
 8001f5c:	2307      	movs	r3, #7
 8001f5e:	2700      	movs	r7, #0
 8001f60:	402b      	ands	r3, r5
 8001f62:	e7d0      	b.n	8001f06 <__aeabi_dsub+0x34a>
 8001f64:	08c0      	lsrs	r0, r0, #3
 8001f66:	0762      	lsls	r2, r4, #29
 8001f68:	4302      	orrs	r2, r0
 8001f6a:	08e4      	lsrs	r4, r4, #3
 8001f6c:	e737      	b.n	8001dde <__aeabi_dsub+0x222>
 8001f6e:	08ea      	lsrs	r2, r5, #3
 8001f70:	0763      	lsls	r3, r4, #29
 8001f72:	431a      	orrs	r2, r3
 8001f74:	4bd3      	ldr	r3, [pc, #844]	@ (80022c4 <__aeabi_dsub+0x708>)
 8001f76:	08e4      	lsrs	r4, r4, #3
 8001f78:	429f      	cmp	r7, r3
 8001f7a:	d100      	bne.n	8001f7e <__aeabi_dsub+0x3c2>
 8001f7c:	e72f      	b.n	8001dde <__aeabi_dsub+0x222>
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	0b25      	lsrs	r5, r4, #12
 8001f82:	057c      	lsls	r4, r7, #21
 8001f84:	0d64      	lsrs	r4, r4, #21
 8001f86:	e6c2      	b.n	8001d0e <__aeabi_dsub+0x152>
 8001f88:	46ca      	mov	sl, r9
 8001f8a:	0022      	movs	r2, r4
 8001f8c:	4302      	orrs	r2, r0
 8001f8e:	d158      	bne.n	8002042 <__aeabi_dsub+0x486>
 8001f90:	4663      	mov	r3, ip
 8001f92:	000e      	movs	r6, r1
 8001f94:	9c02      	ldr	r4, [sp, #8]
 8001f96:	9303      	str	r3, [sp, #12]
 8001f98:	9b03      	ldr	r3, [sp, #12]
 8001f9a:	4657      	mov	r7, sl
 8001f9c:	08da      	lsrs	r2, r3, #3
 8001f9e:	e7e7      	b.n	8001f70 <__aeabi_dsub+0x3b4>
 8001fa0:	4cc9      	ldr	r4, [pc, #804]	@ (80022c8 <__aeabi_dsub+0x70c>)
 8001fa2:	1aff      	subs	r7, r7, r3
 8001fa4:	4014      	ands	r4, r2
 8001fa6:	e692      	b.n	8001cce <__aeabi_dsub+0x112>
 8001fa8:	4dc8      	ldr	r5, [pc, #800]	@ (80022cc <__aeabi_dsub+0x710>)
 8001faa:	1c7a      	adds	r2, r7, #1
 8001fac:	422a      	tst	r2, r5
 8001fae:	d000      	beq.n	8001fb2 <__aeabi_dsub+0x3f6>
 8001fb0:	e084      	b.n	80020bc <__aeabi_dsub+0x500>
 8001fb2:	0022      	movs	r2, r4
 8001fb4:	4302      	orrs	r2, r0
 8001fb6:	2f00      	cmp	r7, #0
 8001fb8:	d000      	beq.n	8001fbc <__aeabi_dsub+0x400>
 8001fba:	e0ef      	b.n	800219c <__aeabi_dsub+0x5e0>
 8001fbc:	2a00      	cmp	r2, #0
 8001fbe:	d100      	bne.n	8001fc2 <__aeabi_dsub+0x406>
 8001fc0:	e0e5      	b.n	800218e <__aeabi_dsub+0x5d2>
 8001fc2:	4662      	mov	r2, ip
 8001fc4:	9902      	ldr	r1, [sp, #8]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	d100      	bne.n	8001fcc <__aeabi_dsub+0x410>
 8001fca:	e0c5      	b.n	8002158 <__aeabi_dsub+0x59c>
 8001fcc:	4663      	mov	r3, ip
 8001fce:	18c5      	adds	r5, r0, r3
 8001fd0:	468c      	mov	ip, r1
 8001fd2:	4285      	cmp	r5, r0
 8001fd4:	4180      	sbcs	r0, r0
 8001fd6:	4464      	add	r4, ip
 8001fd8:	4240      	negs	r0, r0
 8001fda:	1824      	adds	r4, r4, r0
 8001fdc:	0223      	lsls	r3, r4, #8
 8001fde:	d502      	bpl.n	8001fe6 <__aeabi_dsub+0x42a>
 8001fe0:	4bb9      	ldr	r3, [pc, #740]	@ (80022c8 <__aeabi_dsub+0x70c>)
 8001fe2:	3701      	adds	r7, #1
 8001fe4:	401c      	ands	r4, r3
 8001fe6:	46ba      	mov	sl, r7
 8001fe8:	9503      	str	r5, [sp, #12]
 8001fea:	e7d5      	b.n	8001f98 <__aeabi_dsub+0x3dc>
 8001fec:	4662      	mov	r2, ip
 8001fee:	1a85      	subs	r5, r0, r2
 8001ff0:	42a8      	cmp	r0, r5
 8001ff2:	4192      	sbcs	r2, r2
 8001ff4:	4252      	negs	r2, r2
 8001ff6:	4691      	mov	r9, r2
 8001ff8:	9b02      	ldr	r3, [sp, #8]
 8001ffa:	1ae3      	subs	r3, r4, r3
 8001ffc:	001a      	movs	r2, r3
 8001ffe:	464b      	mov	r3, r9
 8002000:	1ad2      	subs	r2, r2, r3
 8002002:	0013      	movs	r3, r2
 8002004:	4691      	mov	r9, r2
 8002006:	021a      	lsls	r2, r3, #8
 8002008:	d46c      	bmi.n	80020e4 <__aeabi_dsub+0x528>
 800200a:	464a      	mov	r2, r9
 800200c:	464c      	mov	r4, r9
 800200e:	432a      	orrs	r2, r5
 8002010:	d000      	beq.n	8002014 <__aeabi_dsub+0x458>
 8002012:	e63a      	b.n	8001c8a <__aeabi_dsub+0xce>
 8002014:	2600      	movs	r6, #0
 8002016:	2400      	movs	r4, #0
 8002018:	2500      	movs	r5, #0
 800201a:	e678      	b.n	8001d0e <__aeabi_dsub+0x152>
 800201c:	9902      	ldr	r1, [sp, #8]
 800201e:	4653      	mov	r3, sl
 8002020:	000d      	movs	r5, r1
 8002022:	3a20      	subs	r2, #32
 8002024:	40d5      	lsrs	r5, r2
 8002026:	2b20      	cmp	r3, #32
 8002028:	d006      	beq.n	8002038 <__aeabi_dsub+0x47c>
 800202a:	2240      	movs	r2, #64	@ 0x40
 800202c:	1ad2      	subs	r2, r2, r3
 800202e:	000b      	movs	r3, r1
 8002030:	4093      	lsls	r3, r2
 8002032:	4662      	mov	r2, ip
 8002034:	431a      	orrs	r2, r3
 8002036:	4693      	mov	fp, r2
 8002038:	465b      	mov	r3, fp
 800203a:	1e5a      	subs	r2, r3, #1
 800203c:	4193      	sbcs	r3, r2
 800203e:	431d      	orrs	r5, r3
 8002040:	e619      	b.n	8001c76 <__aeabi_dsub+0xba>
 8002042:	4653      	mov	r3, sl
 8002044:	1e5a      	subs	r2, r3, #1
 8002046:	2b01      	cmp	r3, #1
 8002048:	d100      	bne.n	800204c <__aeabi_dsub+0x490>
 800204a:	e0c6      	b.n	80021da <__aeabi_dsub+0x61e>
 800204c:	4e9d      	ldr	r6, [pc, #628]	@ (80022c4 <__aeabi_dsub+0x708>)
 800204e:	45b2      	cmp	sl, r6
 8002050:	d100      	bne.n	8002054 <__aeabi_dsub+0x498>
 8002052:	e6bd      	b.n	8001dd0 <__aeabi_dsub+0x214>
 8002054:	4688      	mov	r8, r1
 8002056:	000e      	movs	r6, r1
 8002058:	2501      	movs	r5, #1
 800205a:	2a38      	cmp	r2, #56	@ 0x38
 800205c:	dc10      	bgt.n	8002080 <__aeabi_dsub+0x4c4>
 800205e:	2a1f      	cmp	r2, #31
 8002060:	dc7f      	bgt.n	8002162 <__aeabi_dsub+0x5a6>
 8002062:	2120      	movs	r1, #32
 8002064:	0025      	movs	r5, r4
 8002066:	1a89      	subs	r1, r1, r2
 8002068:	0007      	movs	r7, r0
 800206a:	4088      	lsls	r0, r1
 800206c:	408d      	lsls	r5, r1
 800206e:	40d7      	lsrs	r7, r2
 8002070:	40d4      	lsrs	r4, r2
 8002072:	1e41      	subs	r1, r0, #1
 8002074:	4188      	sbcs	r0, r1
 8002076:	9b02      	ldr	r3, [sp, #8]
 8002078:	433d      	orrs	r5, r7
 800207a:	1b1b      	subs	r3, r3, r4
 800207c:	4305      	orrs	r5, r0
 800207e:	9302      	str	r3, [sp, #8]
 8002080:	4662      	mov	r2, ip
 8002082:	1b55      	subs	r5, r2, r5
 8002084:	45ac      	cmp	ip, r5
 8002086:	4192      	sbcs	r2, r2
 8002088:	9b02      	ldr	r3, [sp, #8]
 800208a:	4252      	negs	r2, r2
 800208c:	464f      	mov	r7, r9
 800208e:	1a9c      	subs	r4, r3, r2
 8002090:	e5f6      	b.n	8001c80 <__aeabi_dsub+0xc4>
 8002092:	2d00      	cmp	r5, #0
 8002094:	d000      	beq.n	8002098 <__aeabi_dsub+0x4dc>
 8002096:	e0b7      	b.n	8002208 <__aeabi_dsub+0x64c>
 8002098:	2a00      	cmp	r2, #0
 800209a:	d100      	bne.n	800209e <__aeabi_dsub+0x4e2>
 800209c:	e0f0      	b.n	8002280 <__aeabi_dsub+0x6c4>
 800209e:	2601      	movs	r6, #1
 80020a0:	400e      	ands	r6, r1
 80020a2:	4663      	mov	r3, ip
 80020a4:	9802      	ldr	r0, [sp, #8]
 80020a6:	08d9      	lsrs	r1, r3, #3
 80020a8:	0742      	lsls	r2, r0, #29
 80020aa:	430a      	orrs	r2, r1
 80020ac:	08c4      	lsrs	r4, r0, #3
 80020ae:	e696      	b.n	8001dde <__aeabi_dsub+0x222>
 80020b0:	4c85      	ldr	r4, [pc, #532]	@ (80022c8 <__aeabi_dsub+0x70c>)
 80020b2:	1aff      	subs	r7, r7, r3
 80020b4:	4014      	ands	r4, r2
 80020b6:	0762      	lsls	r2, r4, #29
 80020b8:	08e4      	lsrs	r4, r4, #3
 80020ba:	e760      	b.n	8001f7e <__aeabi_dsub+0x3c2>
 80020bc:	4981      	ldr	r1, [pc, #516]	@ (80022c4 <__aeabi_dsub+0x708>)
 80020be:	428a      	cmp	r2, r1
 80020c0:	d100      	bne.n	80020c4 <__aeabi_dsub+0x508>
 80020c2:	e0c9      	b.n	8002258 <__aeabi_dsub+0x69c>
 80020c4:	4663      	mov	r3, ip
 80020c6:	18c1      	adds	r1, r0, r3
 80020c8:	4281      	cmp	r1, r0
 80020ca:	4180      	sbcs	r0, r0
 80020cc:	9b02      	ldr	r3, [sp, #8]
 80020ce:	4240      	negs	r0, r0
 80020d0:	18e3      	adds	r3, r4, r3
 80020d2:	181b      	adds	r3, r3, r0
 80020d4:	07dd      	lsls	r5, r3, #31
 80020d6:	085c      	lsrs	r4, r3, #1
 80020d8:	2307      	movs	r3, #7
 80020da:	0849      	lsrs	r1, r1, #1
 80020dc:	430d      	orrs	r5, r1
 80020de:	0017      	movs	r7, r2
 80020e0:	402b      	ands	r3, r5
 80020e2:	e710      	b.n	8001f06 <__aeabi_dsub+0x34a>
 80020e4:	4663      	mov	r3, ip
 80020e6:	1a1d      	subs	r5, r3, r0
 80020e8:	45ac      	cmp	ip, r5
 80020ea:	4192      	sbcs	r2, r2
 80020ec:	2601      	movs	r6, #1
 80020ee:	9b02      	ldr	r3, [sp, #8]
 80020f0:	4252      	negs	r2, r2
 80020f2:	1b1c      	subs	r4, r3, r4
 80020f4:	4688      	mov	r8, r1
 80020f6:	1aa4      	subs	r4, r4, r2
 80020f8:	400e      	ands	r6, r1
 80020fa:	e5c6      	b.n	8001c8a <__aeabi_dsub+0xce>
 80020fc:	4663      	mov	r3, ip
 80020fe:	18c5      	adds	r5, r0, r3
 8002100:	9b02      	ldr	r3, [sp, #8]
 8002102:	4285      	cmp	r5, r0
 8002104:	4180      	sbcs	r0, r0
 8002106:	469c      	mov	ip, r3
 8002108:	4240      	negs	r0, r0
 800210a:	4464      	add	r4, ip
 800210c:	1824      	adds	r4, r4, r0
 800210e:	2701      	movs	r7, #1
 8002110:	0223      	lsls	r3, r4, #8
 8002112:	d400      	bmi.n	8002116 <__aeabi_dsub+0x55a>
 8002114:	e6f5      	b.n	8001f02 <__aeabi_dsub+0x346>
 8002116:	2702      	movs	r7, #2
 8002118:	e641      	b.n	8001d9e <__aeabi_dsub+0x1e2>
 800211a:	4663      	mov	r3, ip
 800211c:	1ac5      	subs	r5, r0, r3
 800211e:	42a8      	cmp	r0, r5
 8002120:	4180      	sbcs	r0, r0
 8002122:	9b02      	ldr	r3, [sp, #8]
 8002124:	4240      	negs	r0, r0
 8002126:	1ae4      	subs	r4, r4, r3
 8002128:	2701      	movs	r7, #1
 800212a:	1a24      	subs	r4, r4, r0
 800212c:	e5a8      	b.n	8001c80 <__aeabi_dsub+0xc4>
 800212e:	9d02      	ldr	r5, [sp, #8]
 8002130:	4652      	mov	r2, sl
 8002132:	002b      	movs	r3, r5
 8002134:	3a20      	subs	r2, #32
 8002136:	40d3      	lsrs	r3, r2
 8002138:	0019      	movs	r1, r3
 800213a:	4653      	mov	r3, sl
 800213c:	2b20      	cmp	r3, #32
 800213e:	d006      	beq.n	800214e <__aeabi_dsub+0x592>
 8002140:	2240      	movs	r2, #64	@ 0x40
 8002142:	1ad2      	subs	r2, r2, r3
 8002144:	002b      	movs	r3, r5
 8002146:	4093      	lsls	r3, r2
 8002148:	4662      	mov	r2, ip
 800214a:	431a      	orrs	r2, r3
 800214c:	4693      	mov	fp, r2
 800214e:	465d      	mov	r5, fp
 8002150:	1e6b      	subs	r3, r5, #1
 8002152:	419d      	sbcs	r5, r3
 8002154:	430d      	orrs	r5, r1
 8002156:	e615      	b.n	8001d84 <__aeabi_dsub+0x1c8>
 8002158:	0762      	lsls	r2, r4, #29
 800215a:	08c0      	lsrs	r0, r0, #3
 800215c:	4302      	orrs	r2, r0
 800215e:	08e4      	lsrs	r4, r4, #3
 8002160:	e70d      	b.n	8001f7e <__aeabi_dsub+0x3c2>
 8002162:	0011      	movs	r1, r2
 8002164:	0027      	movs	r7, r4
 8002166:	3920      	subs	r1, #32
 8002168:	40cf      	lsrs	r7, r1
 800216a:	2a20      	cmp	r2, #32
 800216c:	d005      	beq.n	800217a <__aeabi_dsub+0x5be>
 800216e:	2140      	movs	r1, #64	@ 0x40
 8002170:	1a8a      	subs	r2, r1, r2
 8002172:	4094      	lsls	r4, r2
 8002174:	0025      	movs	r5, r4
 8002176:	4305      	orrs	r5, r0
 8002178:	9503      	str	r5, [sp, #12]
 800217a:	9d03      	ldr	r5, [sp, #12]
 800217c:	1e6a      	subs	r2, r5, #1
 800217e:	4195      	sbcs	r5, r2
 8002180:	433d      	orrs	r5, r7
 8002182:	e77d      	b.n	8002080 <__aeabi_dsub+0x4c4>
 8002184:	2a00      	cmp	r2, #0
 8002186:	d100      	bne.n	800218a <__aeabi_dsub+0x5ce>
 8002188:	e744      	b.n	8002014 <__aeabi_dsub+0x458>
 800218a:	2601      	movs	r6, #1
 800218c:	400e      	ands	r6, r1
 800218e:	4663      	mov	r3, ip
 8002190:	08d9      	lsrs	r1, r3, #3
 8002192:	9b02      	ldr	r3, [sp, #8]
 8002194:	075a      	lsls	r2, r3, #29
 8002196:	430a      	orrs	r2, r1
 8002198:	08dc      	lsrs	r4, r3, #3
 800219a:	e6f0      	b.n	8001f7e <__aeabi_dsub+0x3c2>
 800219c:	2a00      	cmp	r2, #0
 800219e:	d028      	beq.n	80021f2 <__aeabi_dsub+0x636>
 80021a0:	4662      	mov	r2, ip
 80021a2:	9f02      	ldr	r7, [sp, #8]
 80021a4:	08c0      	lsrs	r0, r0, #3
 80021a6:	433a      	orrs	r2, r7
 80021a8:	d100      	bne.n	80021ac <__aeabi_dsub+0x5f0>
 80021aa:	e6dc      	b.n	8001f66 <__aeabi_dsub+0x3aa>
 80021ac:	0762      	lsls	r2, r4, #29
 80021ae:	4310      	orrs	r0, r2
 80021b0:	2280      	movs	r2, #128	@ 0x80
 80021b2:	08e4      	lsrs	r4, r4, #3
 80021b4:	0312      	lsls	r2, r2, #12
 80021b6:	4214      	tst	r4, r2
 80021b8:	d009      	beq.n	80021ce <__aeabi_dsub+0x612>
 80021ba:	08fd      	lsrs	r5, r7, #3
 80021bc:	4215      	tst	r5, r2
 80021be:	d106      	bne.n	80021ce <__aeabi_dsub+0x612>
 80021c0:	4663      	mov	r3, ip
 80021c2:	2601      	movs	r6, #1
 80021c4:	002c      	movs	r4, r5
 80021c6:	08d8      	lsrs	r0, r3, #3
 80021c8:	077b      	lsls	r3, r7, #29
 80021ca:	4318      	orrs	r0, r3
 80021cc:	400e      	ands	r6, r1
 80021ce:	0f42      	lsrs	r2, r0, #29
 80021d0:	00c0      	lsls	r0, r0, #3
 80021d2:	08c0      	lsrs	r0, r0, #3
 80021d4:	0752      	lsls	r2, r2, #29
 80021d6:	4302      	orrs	r2, r0
 80021d8:	e601      	b.n	8001dde <__aeabi_dsub+0x222>
 80021da:	4663      	mov	r3, ip
 80021dc:	1a1d      	subs	r5, r3, r0
 80021de:	45ac      	cmp	ip, r5
 80021e0:	4192      	sbcs	r2, r2
 80021e2:	9b02      	ldr	r3, [sp, #8]
 80021e4:	4252      	negs	r2, r2
 80021e6:	1b1c      	subs	r4, r3, r4
 80021e8:	000e      	movs	r6, r1
 80021ea:	4688      	mov	r8, r1
 80021ec:	2701      	movs	r7, #1
 80021ee:	1aa4      	subs	r4, r4, r2
 80021f0:	e546      	b.n	8001c80 <__aeabi_dsub+0xc4>
 80021f2:	4663      	mov	r3, ip
 80021f4:	08d9      	lsrs	r1, r3, #3
 80021f6:	9b02      	ldr	r3, [sp, #8]
 80021f8:	075a      	lsls	r2, r3, #29
 80021fa:	430a      	orrs	r2, r1
 80021fc:	08dc      	lsrs	r4, r3, #3
 80021fe:	e5ee      	b.n	8001dde <__aeabi_dsub+0x222>
 8002200:	4663      	mov	r3, ip
 8002202:	9c02      	ldr	r4, [sp, #8]
 8002204:	9303      	str	r3, [sp, #12]
 8002206:	e6c7      	b.n	8001f98 <__aeabi_dsub+0x3dc>
 8002208:	08c0      	lsrs	r0, r0, #3
 800220a:	2a00      	cmp	r2, #0
 800220c:	d100      	bne.n	8002210 <__aeabi_dsub+0x654>
 800220e:	e6aa      	b.n	8001f66 <__aeabi_dsub+0x3aa>
 8002210:	0762      	lsls	r2, r4, #29
 8002212:	4310      	orrs	r0, r2
 8002214:	2280      	movs	r2, #128	@ 0x80
 8002216:	08e4      	lsrs	r4, r4, #3
 8002218:	0312      	lsls	r2, r2, #12
 800221a:	4214      	tst	r4, r2
 800221c:	d0d7      	beq.n	80021ce <__aeabi_dsub+0x612>
 800221e:	9f02      	ldr	r7, [sp, #8]
 8002220:	08fd      	lsrs	r5, r7, #3
 8002222:	4215      	tst	r5, r2
 8002224:	d1d3      	bne.n	80021ce <__aeabi_dsub+0x612>
 8002226:	4663      	mov	r3, ip
 8002228:	2601      	movs	r6, #1
 800222a:	08d8      	lsrs	r0, r3, #3
 800222c:	077b      	lsls	r3, r7, #29
 800222e:	002c      	movs	r4, r5
 8002230:	4318      	orrs	r0, r3
 8002232:	400e      	ands	r6, r1
 8002234:	e7cb      	b.n	80021ce <__aeabi_dsub+0x612>
 8002236:	000a      	movs	r2, r1
 8002238:	0027      	movs	r7, r4
 800223a:	3a20      	subs	r2, #32
 800223c:	40d7      	lsrs	r7, r2
 800223e:	2920      	cmp	r1, #32
 8002240:	d005      	beq.n	800224e <__aeabi_dsub+0x692>
 8002242:	2240      	movs	r2, #64	@ 0x40
 8002244:	1a52      	subs	r2, r2, r1
 8002246:	4094      	lsls	r4, r2
 8002248:	0025      	movs	r5, r4
 800224a:	4305      	orrs	r5, r0
 800224c:	9503      	str	r5, [sp, #12]
 800224e:	9d03      	ldr	r5, [sp, #12]
 8002250:	1e6a      	subs	r2, r5, #1
 8002252:	4195      	sbcs	r5, r2
 8002254:	432f      	orrs	r7, r5
 8002256:	e610      	b.n	8001e7a <__aeabi_dsub+0x2be>
 8002258:	0014      	movs	r4, r2
 800225a:	2500      	movs	r5, #0
 800225c:	2200      	movs	r2, #0
 800225e:	e556      	b.n	8001d0e <__aeabi_dsub+0x152>
 8002260:	9b02      	ldr	r3, [sp, #8]
 8002262:	4460      	add	r0, ip
 8002264:	4699      	mov	r9, r3
 8002266:	4560      	cmp	r0, ip
 8002268:	4192      	sbcs	r2, r2
 800226a:	444c      	add	r4, r9
 800226c:	4252      	negs	r2, r2
 800226e:	0005      	movs	r5, r0
 8002270:	18a4      	adds	r4, r4, r2
 8002272:	e74c      	b.n	800210e <__aeabi_dsub+0x552>
 8002274:	001a      	movs	r2, r3
 8002276:	001c      	movs	r4, r3
 8002278:	432a      	orrs	r2, r5
 800227a:	d000      	beq.n	800227e <__aeabi_dsub+0x6c2>
 800227c:	e6b3      	b.n	8001fe6 <__aeabi_dsub+0x42a>
 800227e:	e6c9      	b.n	8002014 <__aeabi_dsub+0x458>
 8002280:	2480      	movs	r4, #128	@ 0x80
 8002282:	2600      	movs	r6, #0
 8002284:	0324      	lsls	r4, r4, #12
 8002286:	e5ae      	b.n	8001de6 <__aeabi_dsub+0x22a>
 8002288:	2120      	movs	r1, #32
 800228a:	2500      	movs	r5, #0
 800228c:	1a09      	subs	r1, r1, r0
 800228e:	e517      	b.n	8001cc0 <__aeabi_dsub+0x104>
 8002290:	2200      	movs	r2, #0
 8002292:	2500      	movs	r5, #0
 8002294:	4c0b      	ldr	r4, [pc, #44]	@ (80022c4 <__aeabi_dsub+0x708>)
 8002296:	e53a      	b.n	8001d0e <__aeabi_dsub+0x152>
 8002298:	2d00      	cmp	r5, #0
 800229a:	d100      	bne.n	800229e <__aeabi_dsub+0x6e2>
 800229c:	e5f6      	b.n	8001e8c <__aeabi_dsub+0x2d0>
 800229e:	464b      	mov	r3, r9
 80022a0:	1bda      	subs	r2, r3, r7
 80022a2:	4692      	mov	sl, r2
 80022a4:	2f00      	cmp	r7, #0
 80022a6:	d100      	bne.n	80022aa <__aeabi_dsub+0x6ee>
 80022a8:	e66f      	b.n	8001f8a <__aeabi_dsub+0x3ce>
 80022aa:	2a38      	cmp	r2, #56	@ 0x38
 80022ac:	dc05      	bgt.n	80022ba <__aeabi_dsub+0x6fe>
 80022ae:	2680      	movs	r6, #128	@ 0x80
 80022b0:	0436      	lsls	r6, r6, #16
 80022b2:	4334      	orrs	r4, r6
 80022b4:	4688      	mov	r8, r1
 80022b6:	000e      	movs	r6, r1
 80022b8:	e6d1      	b.n	800205e <__aeabi_dsub+0x4a2>
 80022ba:	4688      	mov	r8, r1
 80022bc:	000e      	movs	r6, r1
 80022be:	2501      	movs	r5, #1
 80022c0:	e6de      	b.n	8002080 <__aeabi_dsub+0x4c4>
 80022c2:	46c0      	nop			@ (mov r8, r8)
 80022c4:	000007ff 	.word	0x000007ff
 80022c8:	ff7fffff 	.word	0xff7fffff
 80022cc:	000007fe 	.word	0x000007fe
 80022d0:	2d00      	cmp	r5, #0
 80022d2:	d100      	bne.n	80022d6 <__aeabi_dsub+0x71a>
 80022d4:	e668      	b.n	8001fa8 <__aeabi_dsub+0x3ec>
 80022d6:	464b      	mov	r3, r9
 80022d8:	1bd9      	subs	r1, r3, r7
 80022da:	2f00      	cmp	r7, #0
 80022dc:	d101      	bne.n	80022e2 <__aeabi_dsub+0x726>
 80022de:	468a      	mov	sl, r1
 80022e0:	e5a7      	b.n	8001e32 <__aeabi_dsub+0x276>
 80022e2:	2701      	movs	r7, #1
 80022e4:	2938      	cmp	r1, #56	@ 0x38
 80022e6:	dd00      	ble.n	80022ea <__aeabi_dsub+0x72e>
 80022e8:	e5c7      	b.n	8001e7a <__aeabi_dsub+0x2be>
 80022ea:	2280      	movs	r2, #128	@ 0x80
 80022ec:	0412      	lsls	r2, r2, #16
 80022ee:	4314      	orrs	r4, r2
 80022f0:	e5af      	b.n	8001e52 <__aeabi_dsub+0x296>
 80022f2:	46c0      	nop			@ (mov r8, r8)

080022f4 <__aeabi_dcmpun>:
 80022f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022f6:	46c6      	mov	lr, r8
 80022f8:	031e      	lsls	r6, r3, #12
 80022fa:	0b36      	lsrs	r6, r6, #12
 80022fc:	46b0      	mov	r8, r6
 80022fe:	4e0d      	ldr	r6, [pc, #52]	@ (8002334 <__aeabi_dcmpun+0x40>)
 8002300:	030c      	lsls	r4, r1, #12
 8002302:	004d      	lsls	r5, r1, #1
 8002304:	005f      	lsls	r7, r3, #1
 8002306:	b500      	push	{lr}
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d6d      	lsrs	r5, r5, #21
 800230c:	0d7f      	lsrs	r7, r7, #21
 800230e:	42b5      	cmp	r5, r6
 8002310:	d00b      	beq.n	800232a <__aeabi_dcmpun+0x36>
 8002312:	4908      	ldr	r1, [pc, #32]	@ (8002334 <__aeabi_dcmpun+0x40>)
 8002314:	2000      	movs	r0, #0
 8002316:	428f      	cmp	r7, r1
 8002318:	d104      	bne.n	8002324 <__aeabi_dcmpun+0x30>
 800231a:	4646      	mov	r6, r8
 800231c:	4316      	orrs	r6, r2
 800231e:	0030      	movs	r0, r6
 8002320:	1e43      	subs	r3, r0, #1
 8002322:	4198      	sbcs	r0, r3
 8002324:	bc80      	pop	{r7}
 8002326:	46b8      	mov	r8, r7
 8002328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800232a:	4304      	orrs	r4, r0
 800232c:	2001      	movs	r0, #1
 800232e:	2c00      	cmp	r4, #0
 8002330:	d1f8      	bne.n	8002324 <__aeabi_dcmpun+0x30>
 8002332:	e7ee      	b.n	8002312 <__aeabi_dcmpun+0x1e>
 8002334:	000007ff 	.word	0x000007ff

08002338 <__aeabi_d2iz>:
 8002338:	000b      	movs	r3, r1
 800233a:	0002      	movs	r2, r0
 800233c:	b570      	push	{r4, r5, r6, lr}
 800233e:	4d16      	ldr	r5, [pc, #88]	@ (8002398 <__aeabi_d2iz+0x60>)
 8002340:	030c      	lsls	r4, r1, #12
 8002342:	b082      	sub	sp, #8
 8002344:	0049      	lsls	r1, r1, #1
 8002346:	2000      	movs	r0, #0
 8002348:	9200      	str	r2, [sp, #0]
 800234a:	9301      	str	r3, [sp, #4]
 800234c:	0b24      	lsrs	r4, r4, #12
 800234e:	0d49      	lsrs	r1, r1, #21
 8002350:	0fde      	lsrs	r6, r3, #31
 8002352:	42a9      	cmp	r1, r5
 8002354:	dd04      	ble.n	8002360 <__aeabi_d2iz+0x28>
 8002356:	4811      	ldr	r0, [pc, #68]	@ (800239c <__aeabi_d2iz+0x64>)
 8002358:	4281      	cmp	r1, r0
 800235a:	dd03      	ble.n	8002364 <__aeabi_d2iz+0x2c>
 800235c:	4b10      	ldr	r3, [pc, #64]	@ (80023a0 <__aeabi_d2iz+0x68>)
 800235e:	18f0      	adds	r0, r6, r3
 8002360:	b002      	add	sp, #8
 8002362:	bd70      	pop	{r4, r5, r6, pc}
 8002364:	2080      	movs	r0, #128	@ 0x80
 8002366:	0340      	lsls	r0, r0, #13
 8002368:	4320      	orrs	r0, r4
 800236a:	4c0e      	ldr	r4, [pc, #56]	@ (80023a4 <__aeabi_d2iz+0x6c>)
 800236c:	1a64      	subs	r4, r4, r1
 800236e:	2c1f      	cmp	r4, #31
 8002370:	dd08      	ble.n	8002384 <__aeabi_d2iz+0x4c>
 8002372:	4b0d      	ldr	r3, [pc, #52]	@ (80023a8 <__aeabi_d2iz+0x70>)
 8002374:	1a5b      	subs	r3, r3, r1
 8002376:	40d8      	lsrs	r0, r3
 8002378:	0003      	movs	r3, r0
 800237a:	4258      	negs	r0, r3
 800237c:	2e00      	cmp	r6, #0
 800237e:	d1ef      	bne.n	8002360 <__aeabi_d2iz+0x28>
 8002380:	0018      	movs	r0, r3
 8002382:	e7ed      	b.n	8002360 <__aeabi_d2iz+0x28>
 8002384:	4b09      	ldr	r3, [pc, #36]	@ (80023ac <__aeabi_d2iz+0x74>)
 8002386:	9a00      	ldr	r2, [sp, #0]
 8002388:	469c      	mov	ip, r3
 800238a:	0003      	movs	r3, r0
 800238c:	4461      	add	r1, ip
 800238e:	408b      	lsls	r3, r1
 8002390:	40e2      	lsrs	r2, r4
 8002392:	4313      	orrs	r3, r2
 8002394:	e7f1      	b.n	800237a <__aeabi_d2iz+0x42>
 8002396:	46c0      	nop			@ (mov r8, r8)
 8002398:	000003fe 	.word	0x000003fe
 800239c:	0000041d 	.word	0x0000041d
 80023a0:	7fffffff 	.word	0x7fffffff
 80023a4:	00000433 	.word	0x00000433
 80023a8:	00000413 	.word	0x00000413
 80023ac:	fffffbed 	.word	0xfffffbed

080023b0 <__aeabi_i2d>:
 80023b0:	b570      	push	{r4, r5, r6, lr}
 80023b2:	2800      	cmp	r0, #0
 80023b4:	d016      	beq.n	80023e4 <__aeabi_i2d+0x34>
 80023b6:	17c3      	asrs	r3, r0, #31
 80023b8:	18c5      	adds	r5, r0, r3
 80023ba:	405d      	eors	r5, r3
 80023bc:	0fc4      	lsrs	r4, r0, #31
 80023be:	0028      	movs	r0, r5
 80023c0:	f000 f848 	bl	8002454 <__clzsi2>
 80023c4:	4b10      	ldr	r3, [pc, #64]	@ (8002408 <__aeabi_i2d+0x58>)
 80023c6:	1a1b      	subs	r3, r3, r0
 80023c8:	055b      	lsls	r3, r3, #21
 80023ca:	0d5b      	lsrs	r3, r3, #21
 80023cc:	280a      	cmp	r0, #10
 80023ce:	dc14      	bgt.n	80023fa <__aeabi_i2d+0x4a>
 80023d0:	0002      	movs	r2, r0
 80023d2:	002e      	movs	r6, r5
 80023d4:	3215      	adds	r2, #21
 80023d6:	4096      	lsls	r6, r2
 80023d8:	220b      	movs	r2, #11
 80023da:	1a12      	subs	r2, r2, r0
 80023dc:	40d5      	lsrs	r5, r2
 80023de:	032d      	lsls	r5, r5, #12
 80023e0:	0b2d      	lsrs	r5, r5, #12
 80023e2:	e003      	b.n	80023ec <__aeabi_i2d+0x3c>
 80023e4:	2400      	movs	r4, #0
 80023e6:	2300      	movs	r3, #0
 80023e8:	2500      	movs	r5, #0
 80023ea:	2600      	movs	r6, #0
 80023ec:	051b      	lsls	r3, r3, #20
 80023ee:	432b      	orrs	r3, r5
 80023f0:	07e4      	lsls	r4, r4, #31
 80023f2:	4323      	orrs	r3, r4
 80023f4:	0030      	movs	r0, r6
 80023f6:	0019      	movs	r1, r3
 80023f8:	bd70      	pop	{r4, r5, r6, pc}
 80023fa:	380b      	subs	r0, #11
 80023fc:	4085      	lsls	r5, r0
 80023fe:	032d      	lsls	r5, r5, #12
 8002400:	2600      	movs	r6, #0
 8002402:	0b2d      	lsrs	r5, r5, #12
 8002404:	e7f2      	b.n	80023ec <__aeabi_i2d+0x3c>
 8002406:	46c0      	nop			@ (mov r8, r8)
 8002408:	0000041e 	.word	0x0000041e

0800240c <__aeabi_ui2d>:
 800240c:	b510      	push	{r4, lr}
 800240e:	1e04      	subs	r4, r0, #0
 8002410:	d010      	beq.n	8002434 <__aeabi_ui2d+0x28>
 8002412:	f000 f81f 	bl	8002454 <__clzsi2>
 8002416:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <__aeabi_ui2d+0x44>)
 8002418:	1a1b      	subs	r3, r3, r0
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	0d5b      	lsrs	r3, r3, #21
 800241e:	280a      	cmp	r0, #10
 8002420:	dc0f      	bgt.n	8002442 <__aeabi_ui2d+0x36>
 8002422:	220b      	movs	r2, #11
 8002424:	0021      	movs	r1, r4
 8002426:	1a12      	subs	r2, r2, r0
 8002428:	40d1      	lsrs	r1, r2
 800242a:	3015      	adds	r0, #21
 800242c:	030a      	lsls	r2, r1, #12
 800242e:	4084      	lsls	r4, r0
 8002430:	0b12      	lsrs	r2, r2, #12
 8002432:	e001      	b.n	8002438 <__aeabi_ui2d+0x2c>
 8002434:	2300      	movs	r3, #0
 8002436:	2200      	movs	r2, #0
 8002438:	051b      	lsls	r3, r3, #20
 800243a:	4313      	orrs	r3, r2
 800243c:	0020      	movs	r0, r4
 800243e:	0019      	movs	r1, r3
 8002440:	bd10      	pop	{r4, pc}
 8002442:	0022      	movs	r2, r4
 8002444:	380b      	subs	r0, #11
 8002446:	4082      	lsls	r2, r0
 8002448:	0312      	lsls	r2, r2, #12
 800244a:	2400      	movs	r4, #0
 800244c:	0b12      	lsrs	r2, r2, #12
 800244e:	e7f3      	b.n	8002438 <__aeabi_ui2d+0x2c>
 8002450:	0000041e 	.word	0x0000041e

08002454 <__clzsi2>:
 8002454:	211c      	movs	r1, #28
 8002456:	2301      	movs	r3, #1
 8002458:	041b      	lsls	r3, r3, #16
 800245a:	4298      	cmp	r0, r3
 800245c:	d301      	bcc.n	8002462 <__clzsi2+0xe>
 800245e:	0c00      	lsrs	r0, r0, #16
 8002460:	3910      	subs	r1, #16
 8002462:	0a1b      	lsrs	r3, r3, #8
 8002464:	4298      	cmp	r0, r3
 8002466:	d301      	bcc.n	800246c <__clzsi2+0x18>
 8002468:	0a00      	lsrs	r0, r0, #8
 800246a:	3908      	subs	r1, #8
 800246c:	091b      	lsrs	r3, r3, #4
 800246e:	4298      	cmp	r0, r3
 8002470:	d301      	bcc.n	8002476 <__clzsi2+0x22>
 8002472:	0900      	lsrs	r0, r0, #4
 8002474:	3904      	subs	r1, #4
 8002476:	a202      	add	r2, pc, #8	@ (adr r2, 8002480 <__clzsi2+0x2c>)
 8002478:	5c10      	ldrb	r0, [r2, r0]
 800247a:	1840      	adds	r0, r0, r1
 800247c:	4770      	bx	lr
 800247e:	46c0      	nop			@ (mov r8, r8)
 8002480:	02020304 	.word	0x02020304
 8002484:	01010101 	.word	0x01010101
	...

08002490 <__clzdi2>:
 8002490:	b510      	push	{r4, lr}
 8002492:	2900      	cmp	r1, #0
 8002494:	d103      	bne.n	800249e <__clzdi2+0xe>
 8002496:	f7ff ffdd 	bl	8002454 <__clzsi2>
 800249a:	3020      	adds	r0, #32
 800249c:	e002      	b.n	80024a4 <__clzdi2+0x14>
 800249e:	0008      	movs	r0, r1
 80024a0:	f7ff ffd8 	bl	8002454 <__clzsi2>
 80024a4:	bd10      	pop	{r4, pc}
 80024a6:	46c0      	nop			@ (mov r8, r8)

080024a8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80024ac:	4b12      	ldr	r3, [pc, #72]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024ae:	4a13      	ldr	r2, [pc, #76]	@ (80024fc <MX_CRC_Init+0x54>)
 80024b0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 80024b2:	4b11      	ldr	r3, [pc, #68]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024b4:	2201      	movs	r2, #1
 80024b6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 80024b8:	4b0f      	ldr	r3, [pc, #60]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024ba:	2201      	movs	r2, #1
 80024bc:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 7;
 80024be:	4b0e      	ldr	r3, [pc, #56]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024c0:	2207      	movs	r2, #7
 80024c2:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_8B;
 80024c4:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024c6:	2210      	movs	r2, #16
 80024c8:	60da      	str	r2, [r3, #12]
  hcrc.Init.InitValue = 0xff;
 80024ca:	4b0b      	ldr	r3, [pc, #44]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024cc:	22ff      	movs	r2, #255	@ 0xff
 80024ce:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80024d0:	4b09      	ldr	r3, [pc, #36]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80024d6:	4b08      	ldr	r3, [pc, #32]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024d8:	2200      	movs	r2, #0
 80024da:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80024dc:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024de:	2201      	movs	r2, #1
 80024e0:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <MX_CRC_Init+0x50>)
 80024e4:	0018      	movs	r0, r3
 80024e6:	f001 fa53 	bl	8003990 <HAL_CRC_Init>
 80024ea:	1e03      	subs	r3, r0, #0
 80024ec:	d001      	beq.n	80024f2 <MX_CRC_Init+0x4a>
  {
    Error_Handler();
 80024ee:	f000 fcc3 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80024f2:	46c0      	nop			@ (mov r8, r8)
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	200001f4 	.word	0x200001f4
 80024fc:	40023000 	.word	0x40023000

08002500 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0a      	ldr	r2, [pc, #40]	@ (8002538 <HAL_CRC_MspInit+0x38>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10d      	bne.n	800252e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <HAL_CRC_MspInit+0x3c>)
 8002514:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002516:	4b09      	ldr	r3, [pc, #36]	@ (800253c <HAL_CRC_MspInit+0x3c>)
 8002518:	2180      	movs	r1, #128	@ 0x80
 800251a:	0149      	lsls	r1, r1, #5
 800251c:	430a      	orrs	r2, r1
 800251e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002520:	4b06      	ldr	r3, [pc, #24]	@ (800253c <HAL_CRC_MspInit+0x3c>)
 8002522:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002524:	2380      	movs	r3, #128	@ 0x80
 8002526:	015b      	lsls	r3, r3, #5
 8002528:	4013      	ands	r3, r2
 800252a:	60fb      	str	r3, [r7, #12]
 800252c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	46bd      	mov	sp, r7
 8002532:	b004      	add	sp, #16
 8002534:	bd80      	pop	{r7, pc}
 8002536:	46c0      	nop			@ (mov r8, r8)
 8002538:	40023000 	.word	0x40023000
 800253c:	40021000 	.word	0x40021000

08002540 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002546:	4b10      	ldr	r3, [pc, #64]	@ (8002588 <MX_DMA_Init+0x48>)
 8002548:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800254a:	4b0f      	ldr	r3, [pc, #60]	@ (8002588 <MX_DMA_Init+0x48>)
 800254c:	2101      	movs	r1, #1
 800254e:	430a      	orrs	r2, r1
 8002550:	631a      	str	r2, [r3, #48]	@ 0x30
 8002552:	4b0d      	ldr	r3, [pc, #52]	@ (8002588 <MX_DMA_Init+0x48>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	2201      	movs	r2, #1
 8002558:	4013      	ands	r3, r2
 800255a:	607b      	str	r3, [r7, #4]
 800255c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800255e:	2200      	movs	r2, #0
 8002560:	2100      	movs	r1, #0
 8002562:	200a      	movs	r0, #10
 8002564:	f001 f9e2 	bl	800392c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002568:	200a      	movs	r0, #10
 800256a:	f001 f9f4 	bl	8003956 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 800256e:	2200      	movs	r2, #0
 8002570:	2100      	movs	r1, #0
 8002572:	200b      	movs	r0, #11
 8002574:	f001 f9da 	bl	800392c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8002578:	200b      	movs	r0, #11
 800257a:	f001 f9ec 	bl	8003956 <HAL_NVIC_EnableIRQ>

}
 800257e:	46c0      	nop			@ (mov r8, r8)
 8002580:	46bd      	mov	sp, r7
 8002582:	b002      	add	sp, #8
 8002584:	bd80      	pop	{r7, pc}
 8002586:	46c0      	nop			@ (mov r8, r8)
 8002588:	40021000 	.word	0x40021000

0800258c <Gadget_Init>:
 *      Author: Joris Blankestijn
 */

#include "gadget.h"

void Gadget_Init(I2C_HandleTypeDef* humidTempI2c, I2S_HandleTypeDef* micI2s, CRC_HandleTypeDef* sensorCrc){
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
	Meas_Init(humidTempI2c, micI2s, sensorCrc);
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	68b9      	ldr	r1, [r7, #8]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	0018      	movs	r0, r3
 80025a0:	f000 fc70 	bl	8002e84 <Meas_Init>
	Info("Gadget initialised.");
 80025a4:	4a04      	ldr	r2, [pc, #16]	@ (80025b8 <Gadget_Init+0x2c>)
 80025a6:	4b05      	ldr	r3, [pc, #20]	@ (80025bc <Gadget_Init+0x30>)
 80025a8:	0019      	movs	r1, r3
 80025aa:	2002      	movs	r0, #2
 80025ac:	f000 fe94 	bl	80032d8 <CreateLine>
}
 80025b0:	46c0      	nop			@ (mov r8, r8)
 80025b2:	46bd      	mov	sp, r7
 80025b4:	b004      	add	sp, #16
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	0800af70 	.word	0x0800af70
 80025bc:	0800af84 	.word	0x0800af84

080025c0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80025c0:	b590      	push	{r4, r7, lr}
 80025c2:	b08b      	sub	sp, #44	@ 0x2c
 80025c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c6:	2414      	movs	r4, #20
 80025c8:	193b      	adds	r3, r7, r4
 80025ca:	0018      	movs	r0, r3
 80025cc:	2314      	movs	r3, #20
 80025ce:	001a      	movs	r2, r3
 80025d0:	2100      	movs	r1, #0
 80025d2:	f006 fb4d 	bl	8008c70 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025d6:	4b79      	ldr	r3, [pc, #484]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 80025d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025da:	4b78      	ldr	r3, [pc, #480]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 80025dc:	2104      	movs	r1, #4
 80025de:	430a      	orrs	r2, r1
 80025e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80025e2:	4b76      	ldr	r3, [pc, #472]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 80025e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e6:	2204      	movs	r2, #4
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025ee:	4b73      	ldr	r3, [pc, #460]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 80025f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025f2:	4b72      	ldr	r3, [pc, #456]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 80025f4:	2180      	movs	r1, #128	@ 0x80
 80025f6:	430a      	orrs	r2, r1
 80025f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80025fa:	4b70      	ldr	r3, [pc, #448]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 80025fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fe:	2280      	movs	r2, #128	@ 0x80
 8002600:	4013      	ands	r3, r2
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002606:	4b6d      	ldr	r3, [pc, #436]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 8002608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800260a:	4b6c      	ldr	r3, [pc, #432]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 800260c:	2101      	movs	r1, #1
 800260e:	430a      	orrs	r2, r1
 8002610:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002612:	4b6a      	ldr	r3, [pc, #424]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 8002614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002616:	2201      	movs	r2, #1
 8002618:	4013      	ands	r3, r2
 800261a:	60bb      	str	r3, [r7, #8]
 800261c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800261e:	4b67      	ldr	r3, [pc, #412]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 8002620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002622:	4b66      	ldr	r3, [pc, #408]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 8002624:	2102      	movs	r1, #2
 8002626:	430a      	orrs	r2, r1
 8002628:	62da      	str	r2, [r3, #44]	@ 0x2c
 800262a:	4b64      	ldr	r3, [pc, #400]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 800262c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800262e:	2202      	movs	r2, #2
 8002630:	4013      	ands	r3, r2
 8002632:	607b      	str	r3, [r7, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002636:	4b61      	ldr	r3, [pc, #388]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 8002638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800263a:	4b60      	ldr	r3, [pc, #384]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 800263c:	2108      	movs	r1, #8
 800263e:	430a      	orrs	r2, r1
 8002640:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002642:	4b5e      	ldr	r3, [pc, #376]	@ (80027bc <MX_GPIO_Init+0x1fc>)
 8002644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002646:	2208      	movs	r2, #8
 8002648:	4013      	ands	r3, r2
 800264a:	603b      	str	r3, [r7, #0]
 800264c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MIC_Trigger_GPIO_Port, MIC_Trigger_Pin, GPIO_PIN_RESET);
 800264e:	2380      	movs	r3, #128	@ 0x80
 8002650:	00db      	lsls	r3, r3, #3
 8002652:	485b      	ldr	r0, [pc, #364]	@ (80027c0 <MX_GPIO_Init+0x200>)
 8002654:	2200      	movs	r2, #0
 8002656:	0019      	movs	r1, r3
 8002658:	f001 ff18 	bl	800448c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin, GPIO_PIN_RESET);
 800265c:	2380      	movs	r3, #128	@ 0x80
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	4858      	ldr	r0, [pc, #352]	@ (80027c4 <MX_GPIO_Init+0x204>)
 8002662:	2200      	movs	r2, #0
 8002664:	0019      	movs	r1, r3
 8002666:	f001 ff11 	bl	800448c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Wireless_EN_GPIO_Port, Wireless_EN_Pin, GPIO_PIN_SET);
 800266a:	2380      	movs	r3, #128	@ 0x80
 800266c:	0219      	lsls	r1, r3, #8
 800266e:	23a0      	movs	r3, #160	@ 0xa0
 8002670:	05db      	lsls	r3, r3, #23
 8002672:	2201      	movs	r2, #1
 8002674:	0018      	movs	r0, r3
 8002676:	f001 ff09 	bl	800448c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC9
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 800267a:	193b      	adds	r3, r7, r4
 800267c:	4a52      	ldr	r2, [pc, #328]	@ (80027c8 <MX_GPIO_Init+0x208>)
 800267e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002680:	193b      	adds	r3, r7, r4
 8002682:	2203      	movs	r2, #3
 8002684:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002686:	193b      	adds	r3, r7, r4
 8002688:	2200      	movs	r2, #0
 800268a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800268c:	193b      	adds	r3, r7, r4
 800268e:	4a4d      	ldr	r2, [pc, #308]	@ (80027c4 <MX_GPIO_Init+0x204>)
 8002690:	0019      	movs	r1, r3
 8002692:	0010      	movs	r0, r2
 8002694:	f001 fd7c 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002698:	193b      	adds	r3, r7, r4
 800269a:	2203      	movs	r2, #3
 800269c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800269e:	193b      	adds	r3, r7, r4
 80026a0:	2203      	movs	r2, #3
 80026a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	193b      	adds	r3, r7, r4
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80026aa:	193b      	adds	r3, r7, r4
 80026ac:	4a47      	ldr	r2, [pc, #284]	@ (80027cc <MX_GPIO_Init+0x20c>)
 80026ae:	0019      	movs	r1, r3
 80026b0:	0010      	movs	r0, r2
 80026b2:	f001 fd6d 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 PA3 PA4
                           PA5 PA6 PA7 PA8
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80026b6:	193b      	adds	r3, r7, r4
 80026b8:	4a45      	ldr	r2, [pc, #276]	@ (80027d0 <MX_GPIO_Init+0x210>)
 80026ba:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026bc:	193b      	adds	r3, r7, r4
 80026be:	2203      	movs	r2, #3
 80026c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c2:	193b      	adds	r3, r7, r4
 80026c4:	2200      	movs	r2, #0
 80026c6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c8:	193a      	adds	r2, r7, r4
 80026ca:	23a0      	movs	r3, #160	@ 0xa0
 80026cc:	05db      	lsls	r3, r3, #23
 80026ce:	0011      	movs	r1, r2
 80026d0:	0018      	movs	r0, r3
 80026d2:	f001 fd5d 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB11
                           PB14 PB3 PB4 PB5
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_11
 80026d6:	193b      	adds	r3, r7, r4
 80026d8:	4a3e      	ldr	r2, [pc, #248]	@ (80027d4 <MX_GPIO_Init+0x214>)
 80026da:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026dc:	193b      	adds	r3, r7, r4
 80026de:	2203      	movs	r2, #3
 80026e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	193b      	adds	r3, r7, r4
 80026e4:	2200      	movs	r2, #0
 80026e6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e8:	193b      	adds	r3, r7, r4
 80026ea:	4a35      	ldr	r2, [pc, #212]	@ (80027c0 <MX_GPIO_Init+0x200>)
 80026ec:	0019      	movs	r1, r3
 80026ee:	0010      	movs	r0, r2
 80026f0:	f001 fd4e 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_Trigger_Pin;
 80026f4:	0021      	movs	r1, r4
 80026f6:	187b      	adds	r3, r7, r1
 80026f8:	2280      	movs	r2, #128	@ 0x80
 80026fa:	00d2      	lsls	r2, r2, #3
 80026fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fe:	000c      	movs	r4, r1
 8002700:	193b      	adds	r3, r7, r4
 8002702:	2201      	movs	r2, #1
 8002704:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	193b      	adds	r3, r7, r4
 8002708:	2200      	movs	r2, #0
 800270a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800270c:	193b      	adds	r3, r7, r4
 800270e:	2203      	movs	r2, #3
 8002710:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MIC_Trigger_GPIO_Port, &GPIO_InitStruct);
 8002712:	193b      	adds	r3, r7, r4
 8002714:	4a2a      	ldr	r2, [pc, #168]	@ (80027c0 <MX_GPIO_Init+0x200>)
 8002716:	0019      	movs	r1, r3
 8002718:	0010      	movs	r0, r2
 800271a:	f001 fd39 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STATUS_LED_Pin;
 800271e:	0021      	movs	r1, r4
 8002720:	187b      	adds	r3, r7, r1
 8002722:	2280      	movs	r2, #128	@ 0x80
 8002724:	0052      	lsls	r2, r2, #1
 8002726:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002728:	000c      	movs	r4, r1
 800272a:	193b      	adds	r3, r7, r4
 800272c:	2201      	movs	r2, #1
 800272e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	193b      	adds	r3, r7, r4
 8002732:	2200      	movs	r2, #0
 8002734:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002736:	193b      	adds	r3, r7, r4
 8002738:	2200      	movs	r2, #0
 800273a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STATUS_LED_GPIO_Port, &GPIO_InitStruct);
 800273c:	193b      	adds	r3, r7, r4
 800273e:	4a21      	ldr	r2, [pc, #132]	@ (80027c4 <MX_GPIO_Init+0x204>)
 8002740:	0019      	movs	r1, r3
 8002742:	0010      	movs	r0, r2
 8002744:	f001 fd24 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Wireless_EN_Pin;
 8002748:	0021      	movs	r1, r4
 800274a:	187b      	adds	r3, r7, r1
 800274c:	2280      	movs	r2, #128	@ 0x80
 800274e:	0212      	lsls	r2, r2, #8
 8002750:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002752:	000c      	movs	r4, r1
 8002754:	193b      	adds	r3, r7, r4
 8002756:	2201      	movs	r2, #1
 8002758:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	193b      	adds	r3, r7, r4
 800275c:	2200      	movs	r2, #0
 800275e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002760:	193b      	adds	r3, r7, r4
 8002762:	2200      	movs	r2, #0
 8002764:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Wireless_EN_GPIO_Port, &GPIO_InitStruct);
 8002766:	193a      	adds	r2, r7, r4
 8002768:	23a0      	movs	r3, #160	@ 0xa0
 800276a:	05db      	lsls	r3, r3, #23
 800276c:	0011      	movs	r1, r2
 800276e:	0018      	movs	r0, r3
 8002770:	f001 fd0e 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002774:	193b      	adds	r3, r7, r4
 8002776:	2204      	movs	r2, #4
 8002778:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800277a:	193b      	adds	r3, r7, r4
 800277c:	2203      	movs	r2, #3
 800277e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002780:	193b      	adds	r3, r7, r4
 8002782:	2200      	movs	r2, #0
 8002784:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002786:	193b      	adds	r3, r7, r4
 8002788:	4a13      	ldr	r2, [pc, #76]	@ (80027d8 <MX_GPIO_Init+0x218>)
 800278a:	0019      	movs	r1, r3
 800278c:	0010      	movs	r0, r2
 800278e:	f001 fcff 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Wireless_PG_Pin;
 8002792:	0021      	movs	r1, r4
 8002794:	187b      	adds	r3, r7, r1
 8002796:	2280      	movs	r2, #128	@ 0x80
 8002798:	0052      	lsls	r2, r2, #1
 800279a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800279c:	187b      	adds	r3, r7, r1
 800279e:	2200      	movs	r2, #0
 80027a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	187b      	adds	r3, r7, r1
 80027a4:	2200      	movs	r2, #0
 80027a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Wireless_PG_GPIO_Port, &GPIO_InitStruct);
 80027a8:	187b      	adds	r3, r7, r1
 80027aa:	4a05      	ldr	r2, [pc, #20]	@ (80027c0 <MX_GPIO_Init+0x200>)
 80027ac:	0019      	movs	r1, r3
 80027ae:	0010      	movs	r0, r2
 80027b0:	f001 fcee 	bl	8004190 <HAL_GPIO_Init>

}
 80027b4:	46c0      	nop			@ (mov r8, r8)
 80027b6:	46bd      	mov	sp, r7
 80027b8:	b00b      	add	sp, #44	@ 0x2c
 80027ba:	bd90      	pop	{r4, r7, pc}
 80027bc:	40021000 	.word	0x40021000
 80027c0:	50000400 	.word	0x50000400
 80027c4:	50000800 	.word	0x50000800
 80027c8:	0000faff 	.word	0x0000faff
 80027cc:	50001c00 	.word	0x50001c00
 80027d0:	000011fd 	.word	0x000011fd
 80027d4:	00004a3f 	.word	0x00004a3f
 80027d8:	50000c00 	.word	0x50000c00

080027dc <HT_Init>:

static volatile bool StartUpDone = false;
static volatile bool DataReady = false;


void HT_Init(I2C_HandleTypeDef* humTempI2c, CRC_HandleTypeDef* sensorCrc){
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
	HumTempI2c = humTempI2c;
 80027e6:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <HT_Init+0x2c>)
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	601a      	str	r2, [r3, #0]
	SensorCrc = sensorCrc;
 80027ec:	4b07      	ldr	r3, [pc, #28]	@ (800280c <HT_Init+0x30>)
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	601a      	str	r2, [r3, #0]
    HIDS_Init(ReadI2C, WriteI2C, CalcCRC);
 80027f2:	4a07      	ldr	r2, [pc, #28]	@ (8002810 <HT_Init+0x34>)
 80027f4:	4907      	ldr	r1, [pc, #28]	@ (8002814 <HT_Init+0x38>)
 80027f6:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <HT_Init+0x3c>)
 80027f8:	0018      	movs	r0, r3
 80027fa:	f000 fe61 	bl	80034c0 <HIDS_Init>
}
 80027fe:	46c0      	nop			@ (mov r8, r8)
 8002800:	46bd      	mov	sp, r7
 8002802:	b002      	add	sp, #8
 8002804:	bd80      	pop	{r7, pc}
 8002806:	46c0      	nop			@ (mov r8, r8)
 8002808:	20000218 	.word	0x20000218
 800280c:	2000021c 	.word	0x2000021c
 8002810:	0800298d 	.word	0x0800298d
 8002814:	080028e5 	.word	0x080028e5
 8002818:	0800283d 	.word	0x0800283d

0800281c <I2C_ResetFlags>:

static void I2C_ResetFlags() {
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
    I2C_Transfer_Complete = false;
 8002820:	4b04      	ldr	r3, [pc, #16]	@ (8002834 <I2C_ResetFlags+0x18>)
 8002822:	2200      	movs	r2, #0
 8002824:	701a      	strb	r2, [r3, #0]
    I2C_Transfer_Error = false;
 8002826:	4b04      	ldr	r3, [pc, #16]	@ (8002838 <I2C_ResetFlags+0x1c>)
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]
}
 800282c:	46c0      	nop			@ (mov r8, r8)
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	20000220 	.word	0x20000220
 8002838:	20000221 	.word	0x20000221

0800283c <ReadI2C>:
	StartupDoneTime = StartTime + 20;
	StartUpDone = false;
}

// TODO Fix DMA I2C reading, not sure if this is working right. Timings seem to be off.
static bool ReadI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes){
 800283c:	b5b0      	push	{r4, r5, r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6039      	str	r1, [r7, #0]
 8002844:	0011      	movs	r1, r2
 8002846:	1dfb      	adds	r3, r7, #7
 8002848:	1c02      	adds	r2, r0, #0
 800284a:	701a      	strb	r2, [r3, #0]
 800284c:	1dbb      	adds	r3, r7, #6
 800284e:	1c0a      	adds	r2, r1, #0
 8002850:	701a      	strb	r2, [r3, #0]
    I2C_ResetFlags();
 8002852:	f7ff ffe3 	bl	800281c <I2C_ResetFlags>
//    I2C_StartupTime();
    HAL_StatusTypeDef status = HAL_I2C_Master_Receive_DMA(HumTempI2c, (address << 1), buffer, nrBytes);
 8002856:	4b20      	ldr	r3, [pc, #128]	@ (80028d8 <ReadI2C+0x9c>)
 8002858:	6818      	ldr	r0, [r3, #0]
 800285a:	1dfb      	adds	r3, r7, #7
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	b29b      	uxth	r3, r3
 8002860:	18db      	adds	r3, r3, r3
 8002862:	b299      	uxth	r1, r3
 8002864:	1dbb      	adds	r3, r7, #6
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	b29b      	uxth	r3, r3
 800286a:	250f      	movs	r5, #15
 800286c:	197c      	adds	r4, r7, r5
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	f001 ffc6 	bl	8004800 <HAL_I2C_Master_Receive_DMA>
 8002874:	0003      	movs	r3, r0
 8002876:	7023      	strb	r3, [r4, #0]
//  HAL_StatusTypeDef status = HAL_I2C_Master_Receive_IT(HumTempI2c, (address << 1), buffer, nrBytes);
    if (status != HAL_OK) {
 8002878:	197b      	adds	r3, r7, r5
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <ReadI2C+0x48>
        return false;
 8002880:	2300      	movs	r3, #0
 8002882:	e024      	b.n	80028ce <ReadI2C+0x92>
    }

    while (!I2C_Transfer_Complete && !I2C_Transfer_Error) {
 8002884:	46c0      	nop			@ (mov r8, r8)
 8002886:	4b15      	ldr	r3, [pc, #84]	@ (80028dc <ReadI2C+0xa0>)
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	b2db      	uxtb	r3, r3
 800288c:	2201      	movs	r2, #1
 800288e:	4053      	eors	r3, r2
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d007      	beq.n	80028a6 <ReadI2C+0x6a>
 8002896:	4b12      	ldr	r3, [pc, #72]	@ (80028e0 <ReadI2C+0xa4>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2201      	movs	r2, #1
 800289e:	4053      	eors	r3, r2
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1ef      	bne.n	8002886 <ReadI2C+0x4a>
        // Wait for the transfer to complete
    }
    return (I2C_Transfer_Complete && !I2C_Transfer_Error);
 80028a6:	4b0d      	ldr	r3, [pc, #52]	@ (80028dc <ReadI2C+0xa0>)
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d009      	beq.n	80028c4 <ReadI2C+0x88>
 80028b0:	4b0b      	ldr	r3, [pc, #44]	@ (80028e0 <ReadI2C+0xa4>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2201      	movs	r2, #1
 80028b8:	4053      	eors	r3, r2
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <ReadI2C+0x88>
 80028c0:	2301      	movs	r3, #1
 80028c2:	e000      	b.n	80028c6 <ReadI2C+0x8a>
 80028c4:	2300      	movs	r3, #0
 80028c6:	1c1a      	adds	r2, r3, #0
 80028c8:	2301      	movs	r3, #1
 80028ca:	4013      	ands	r3, r2
 80028cc:	b2db      	uxtb	r3, r3
}
 80028ce:	0018      	movs	r0, r3
 80028d0:	46bd      	mov	sp, r7
 80028d2:	b004      	add	sp, #16
 80028d4:	bdb0      	pop	{r4, r5, r7, pc}
 80028d6:	46c0      	nop			@ (mov r8, r8)
 80028d8:	20000218 	.word	0x20000218
 80028dc:	20000220 	.word	0x20000220
 80028e0:	20000221 	.word	0x20000221

080028e4 <WriteI2C>:

static bool WriteI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 80028e4:	b5b0      	push	{r4, r5, r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6039      	str	r1, [r7, #0]
 80028ec:	0011      	movs	r1, r2
 80028ee:	1dfb      	adds	r3, r7, #7
 80028f0:	1c02      	adds	r2, r0, #0
 80028f2:	701a      	strb	r2, [r3, #0]
 80028f4:	1dbb      	adds	r3, r7, #6
 80028f6:	1c0a      	adds	r2, r1, #0
 80028f8:	701a      	strb	r2, [r3, #0]
    I2C_ResetFlags();
 80028fa:	f7ff ff8f 	bl	800281c <I2C_ResetFlags>
//    I2C_StartupTime();
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit_DMA(HumTempI2c, (address << 1), buffer, nrBytes);
 80028fe:	4b20      	ldr	r3, [pc, #128]	@ (8002980 <WriteI2C+0x9c>)
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	1dfb      	adds	r3, r7, #7
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	b29b      	uxth	r3, r3
 8002908:	18db      	adds	r3, r3, r3
 800290a:	b299      	uxth	r1, r3
 800290c:	1dbb      	adds	r3, r7, #6
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	b29b      	uxth	r3, r3
 8002912:	250f      	movs	r5, #15
 8002914:	197c      	adds	r4, r7, r5
 8002916:	683a      	ldr	r2, [r7, #0]
 8002918:	f001 fe6c 	bl	80045f4 <HAL_I2C_Master_Transmit_DMA>
 800291c:	0003      	movs	r3, r0
 800291e:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 8002920:	197b      	adds	r3, r7, r5
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <WriteI2C+0x48>
        return false;
 8002928:	2300      	movs	r3, #0
 800292a:	e024      	b.n	8002976 <WriteI2C+0x92>
    }

    while (!I2C_Transfer_Complete && !I2C_Transfer_Error) {
 800292c:	46c0      	nop			@ (mov r8, r8)
 800292e:	4b15      	ldr	r3, [pc, #84]	@ (8002984 <WriteI2C+0xa0>)
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2201      	movs	r2, #1
 8002936:	4053      	eors	r3, r2
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d007      	beq.n	800294e <WriteI2C+0x6a>
 800293e:	4b12      	ldr	r3, [pc, #72]	@ (8002988 <WriteI2C+0xa4>)
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2201      	movs	r2, #1
 8002946:	4053      	eors	r3, r2
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1ef      	bne.n	800292e <WriteI2C+0x4a>
        // Wait for the transfer to complete
    }
    return (I2C_Transfer_Complete && !I2C_Transfer_Error);
 800294e:	4b0d      	ldr	r3, [pc, #52]	@ (8002984 <WriteI2C+0xa0>)
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b00      	cmp	r3, #0
 8002956:	d009      	beq.n	800296c <WriteI2C+0x88>
 8002958:	4b0b      	ldr	r3, [pc, #44]	@ (8002988 <WriteI2C+0xa4>)
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2201      	movs	r2, #1
 8002960:	4053      	eors	r3, r2
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <WriteI2C+0x88>
 8002968:	2301      	movs	r3, #1
 800296a:	e000      	b.n	800296e <WriteI2C+0x8a>
 800296c:	2300      	movs	r3, #0
 800296e:	1c1a      	adds	r2, r3, #0
 8002970:	2301      	movs	r3, #1
 8002972:	4013      	ands	r3, r2
 8002974:	b2db      	uxtb	r3, r3
}
 8002976:	0018      	movs	r0, r3
 8002978:	46bd      	mov	sp, r7
 800297a:	b004      	add	sp, #16
 800297c:	bdb0      	pop	{r4, r5, r7, pc}
 800297e:	46c0      	nop			@ (mov r8, r8)
 8002980:	20000218 	.word	0x20000218
 8002984:	20000220 	.word	0x20000220
 8002988:	20000221 	.word	0x20000221

0800298c <CalcCRC>:

static uint8_t CalcCRC(uint8_t* data, uint8_t length){
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	000a      	movs	r2, r1
 8002996:	1cfb      	adds	r3, r7, #3
 8002998:	701a      	strb	r2, [r3, #0]
	HAL_CRCEx_Polynomial_Set(SensorCrc, CRC_POLYNOMIAL, CRC_BIT_LENGTH);
 800299a:	4b0c      	ldr	r3, [pc, #48]	@ (80029cc <CalcCRC+0x40>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2210      	movs	r2, #16
 80029a0:	2131      	movs	r1, #49	@ 0x31
 80029a2:	0018      	movs	r0, r3
 80029a4:	f001 f971 	bl	8003c8a <HAL_CRCEx_Polynomial_Set>
	uint8_t crc = HAL_CRC_Calculate(SensorCrc, data, length);
 80029a8:	4b08      	ldr	r3, [pc, #32]	@ (80029cc <CalcCRC+0x40>)
 80029aa:	6818      	ldr	r0, [r3, #0]
 80029ac:	1cfb      	adds	r3, r7, #3
 80029ae:	781a      	ldrb	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	0019      	movs	r1, r3
 80029b4:	f001 f852 	bl	8003a5c <HAL_CRC_Calculate>
 80029b8:	0002      	movs	r2, r0
 80029ba:	210f      	movs	r1, #15
 80029bc:	187b      	adds	r3, r7, r1
 80029be:	701a      	strb	r2, [r3, #0]
	return crc;
 80029c0:	187b      	adds	r3, r7, r1
 80029c2:	781b      	ldrb	r3, [r3, #0]
}
 80029c4:	0018      	movs	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	b004      	add	sp, #16
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	2000021c 	.word	0x2000021c

080029d0 <HAL_I2C_MasterRxCpltCallback>:
	return HIDS_GetMeasurementValues(humidity_perc, temperature);
}

// Callback function for I2C transfer complete (reception)
// Need to enable: I2C1 global interrupt through EXTI23 (NVIC) for the callbacks to work
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef* hi2c) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
    if (hi2c != HumTempI2c) {
 80029d8:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <HAL_I2C_MasterRxCpltCallback+0x24>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d103      	bne.n	80029ea <HAL_I2C_MasterRxCpltCallback+0x1a>
    	return;
    }
	I2C_Transfer_Complete = true;
 80029e2:	4b05      	ldr	r3, [pc, #20]	@ (80029f8 <HAL_I2C_MasterRxCpltCallback+0x28>)
 80029e4:	2201      	movs	r2, #1
 80029e6:	701a      	strb	r2, [r3, #0]
 80029e8:	e000      	b.n	80029ec <HAL_I2C_MasterRxCpltCallback+0x1c>
    	return;
 80029ea:	46c0      	nop			@ (mov r8, r8)
//    	I2C_Transfer_Complete = true;
//	}
//	else if(TimestampIsReached(StartupDoneTime)){
//		StartUpDone = true;
//	}
}
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b002      	add	sp, #8
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	46c0      	nop			@ (mov r8, r8)
 80029f4:	20000218 	.word	0x20000218
 80029f8:	20000220 	.word	0x20000220

080029fc <HAL_I2C_MasterTxCpltCallback>:

// Callback function for I2C transfer complete (transmission)
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef* hi2c) {
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
    if (hi2c != HumTempI2c) {
 8002a04:	4b06      	ldr	r3, [pc, #24]	@ (8002a20 <HAL_I2C_MasterTxCpltCallback+0x24>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d103      	bne.n	8002a16 <HAL_I2C_MasterTxCpltCallback+0x1a>
    	return;
    }
    I2C_Transfer_Complete = true;
 8002a0e:	4b05      	ldr	r3, [pc, #20]	@ (8002a24 <HAL_I2C_MasterTxCpltCallback+0x28>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	701a      	strb	r2, [r3, #0]
 8002a14:	e000      	b.n	8002a18 <HAL_I2C_MasterTxCpltCallback+0x1c>
    	return;
 8002a16:	46c0      	nop			@ (mov r8, r8)
//		I2C_Transfer_Complete = true;
//	}
//	else if(TimestampIsReached(StartupDoneTime)){
//		StartUpDone = true;
//	}
}
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	b002      	add	sp, #8
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	46c0      	nop			@ (mov r8, r8)
 8002a20:	20000218 	.word	0x20000218
 8002a24:	20000220 	.word	0x20000220

08002a28 <HAL_I2C_ErrorCallback>:

// Callback function for I2C error
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef* hi2c) {
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
    if (hi2c == HumTempI2c) {
 8002a30:	4b05      	ldr	r3, [pc, #20]	@ (8002a48 <HAL_I2C_ErrorCallback+0x20>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d102      	bne.n	8002a40 <HAL_I2C_ErrorCallback+0x18>
        I2C_Transfer_Error = true;
 8002a3a:	4b04      	ldr	r3, [pc, #16]	@ (8002a4c <HAL_I2C_ErrorCallback+0x24>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
    }
}
 8002a40:	46c0      	nop			@ (mov r8, r8)
 8002a42:	46bd      	mov	sp, r7
 8002a44:	b002      	add	sp, #8
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20000218 	.word	0x20000218
 8002a4c:	20000221 	.word	0x20000221

08002a50 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a54:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a56:	4a1c      	ldr	r2, [pc, #112]	@ (8002ac8 <MX_I2C1_Init+0x78>)
 8002a58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8002a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8002acc <MX_I2C1_Init+0x7c>)
 8002a5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a60:	4b18      	ldr	r3, [pc, #96]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a66:	4b17      	ldr	r3, [pc, #92]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a68:	2201      	movs	r2, #1
 8002a6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a6c:	4b15      	ldr	r3, [pc, #84]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a72:	4b14      	ldr	r3, [pc, #80]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a78:	4b12      	ldr	r3, [pc, #72]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a7e:	4b11      	ldr	r3, [pc, #68]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a84:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f001 fd1b 	bl	80044c8 <HAL_I2C_Init>
 8002a92:	1e03      	subs	r3, r0, #0
 8002a94:	d001      	beq.n	8002a9a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002a96:	f000 f9ef 	bl	8002e78 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f003 fc72 	bl	8006388 <HAL_I2CEx_ConfigAnalogFilter>
 8002aa4:	1e03      	subs	r3, r0, #0
 8002aa6:	d001      	beq.n	8002aac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002aa8:	f000 f9e6 	bl	8002e78 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002aac:	4b05      	ldr	r3, [pc, #20]	@ (8002ac4 <MX_I2C1_Init+0x74>)
 8002aae:	2100      	movs	r1, #0
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f003 fcb5 	bl	8006420 <HAL_I2CEx_ConfigDigitalFilter>
 8002ab6:	1e03      	subs	r3, r0, #0
 8002ab8:	d001      	beq.n	8002abe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002aba:	f000 f9dd 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002abe:	46c0      	nop			@ (mov r8, r8)
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	20000224 	.word	0x20000224
 8002ac8:	40005400 	.word	0x40005400
 8002acc:	00303d5b 	.word	0x00303d5b

08002ad0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ad0:	b590      	push	{r4, r7, lr}
 8002ad2:	b089      	sub	sp, #36	@ 0x24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad8:	240c      	movs	r4, #12
 8002ada:	193b      	adds	r3, r7, r4
 8002adc:	0018      	movs	r0, r3
 8002ade:	2314      	movs	r3, #20
 8002ae0:	001a      	movs	r2, r3
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	f006 f8c4 	bl	8008c70 <memset>
  if(i2cHandle->Instance==I2C1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a45      	ldr	r2, [pc, #276]	@ (8002c04 <HAL_I2C_MspInit+0x134>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d000      	beq.n	8002af4 <HAL_I2C_MspInit+0x24>
 8002af2:	e082      	b.n	8002bfa <HAL_I2C_MspInit+0x12a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af4:	4b44      	ldr	r3, [pc, #272]	@ (8002c08 <HAL_I2C_MspInit+0x138>)
 8002af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002af8:	4b43      	ldr	r3, [pc, #268]	@ (8002c08 <HAL_I2C_MspInit+0x138>)
 8002afa:	2102      	movs	r1, #2
 8002afc:	430a      	orrs	r2, r1
 8002afe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002b00:	4b41      	ldr	r3, [pc, #260]	@ (8002c08 <HAL_I2C_MspInit+0x138>)
 8002b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b04:	2202      	movs	r2, #2
 8002b06:	4013      	ands	r3, r2
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b0c:	0021      	movs	r1, r4
 8002b0e:	187b      	adds	r3, r7, r1
 8002b10:	22c0      	movs	r2, #192	@ 0xc0
 8002b12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b14:	187b      	adds	r3, r7, r1
 8002b16:	2212      	movs	r2, #18
 8002b18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1a:	187b      	adds	r3, r7, r1
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b20:	187b      	adds	r3, r7, r1
 8002b22:	2203      	movs	r2, #3
 8002b24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002b26:	187b      	adds	r3, r7, r1
 8002b28:	2201      	movs	r2, #1
 8002b2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b2c:	187b      	adds	r3, r7, r1
 8002b2e:	4a37      	ldr	r2, [pc, #220]	@ (8002c0c <HAL_I2C_MspInit+0x13c>)
 8002b30:	0019      	movs	r1, r3
 8002b32:	0010      	movs	r0, r2
 8002b34:	f001 fb2c 	bl	8004190 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b38:	4b33      	ldr	r3, [pc, #204]	@ (8002c08 <HAL_I2C_MspInit+0x138>)
 8002b3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b3c:	4b32      	ldr	r3, [pc, #200]	@ (8002c08 <HAL_I2C_MspInit+0x138>)
 8002b3e:	2180      	movs	r1, #128	@ 0x80
 8002b40:	0389      	lsls	r1, r1, #14
 8002b42:	430a      	orrs	r2, r1
 8002b44:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8002b46:	4b32      	ldr	r3, [pc, #200]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b48:	4a32      	ldr	r2, [pc, #200]	@ (8002c14 <HAL_I2C_MspInit+0x144>)
 8002b4a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 8002b4c:	4b30      	ldr	r3, [pc, #192]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b4e:	2206      	movs	r2, #6
 8002b50:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b52:	4b2f      	ldr	r3, [pc, #188]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b58:	4b2d      	ldr	r3, [pc, #180]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b5e:	4b2c      	ldr	r3, [pc, #176]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b60:	2280      	movs	r2, #128	@ 0x80
 8002b62:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b64:	4b2a      	ldr	r3, [pc, #168]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b6a:	4b29      	ldr	r3, [pc, #164]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002b70:	4b27      	ldr	r3, [pc, #156]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b76:	4b26      	ldr	r3, [pc, #152]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002b7c:	4b24      	ldr	r3, [pc, #144]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f001 f8f8 	bl	8003d74 <HAL_DMA_Init>
 8002b84:	1e03      	subs	r3, r0, #0
 8002b86:	d001      	beq.n	8002b8c <HAL_I2C_MspInit+0xbc>
    {
      Error_Handler();
 8002b88:	f000 f976 	bl	8002e78 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a20      	ldr	r2, [pc, #128]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b90:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b92:	4b1f      	ldr	r3, [pc, #124]	@ (8002c10 <HAL_I2C_MspInit+0x140>)
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002b98:	4b1f      	ldr	r3, [pc, #124]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002b9a:	4a20      	ldr	r2, [pc, #128]	@ (8002c1c <HAL_I2C_MspInit+0x14c>)
 8002b9c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_6;
 8002b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002ba0:	2206      	movs	r2, #6
 8002ba2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002ba6:	2210      	movs	r2, #16
 8002ba8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002baa:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bb0:	4b19      	ldr	r3, [pc, #100]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002bb2:	2280      	movs	r2, #128	@ 0x80
 8002bb4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bb6:	4b18      	ldr	r3, [pc, #96]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bbc:	4b16      	ldr	r3, [pc, #88]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002bc2:	4b15      	ldr	r3, [pc, #84]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bc8:	4b13      	ldr	r3, [pc, #76]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002bce:	4b12      	ldr	r3, [pc, #72]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f001 f8cf 	bl	8003d74 <HAL_DMA_Init>
 8002bd6:	1e03      	subs	r3, r0, #0
 8002bd8:	d001      	beq.n	8002bde <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8002bda:	f000 f94d 	bl	8002e78 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a0d      	ldr	r2, [pc, #52]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002be2:	639a      	str	r2, [r3, #56]	@ 0x38
 8002be4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c18 <HAL_I2C_MspInit+0x148>)
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8002bea:	2200      	movs	r2, #0
 8002bec:	2100      	movs	r1, #0
 8002bee:	2017      	movs	r0, #23
 8002bf0:	f000 fe9c 	bl	800392c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8002bf4:	2017      	movs	r0, #23
 8002bf6:	f000 feae 	bl	8003956 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002bfa:	46c0      	nop			@ (mov r8, r8)
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	b009      	add	sp, #36	@ 0x24
 8002c00:	bd90      	pop	{r4, r7, pc}
 8002c02:	46c0      	nop			@ (mov r8, r8)
 8002c04:	40005400 	.word	0x40005400
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	50000400 	.word	0x50000400
 8002c10:	20000278 	.word	0x20000278
 8002c14:	40020030 	.word	0x40020030
 8002c18:	200002c0 	.word	0x200002c0
 8002c1c:	4002001c 	.word	0x4002001c

08002c20 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8002c24:	4b10      	ldr	r3, [pc, #64]	@ (8002c68 <MX_I2S2_Init+0x48>)
 8002c26:	4a11      	ldr	r2, [pc, #68]	@ (8002c6c <MX_I2S2_Init+0x4c>)
 8002c28:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8002c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c68 <MX_I2S2_Init+0x48>)
 8002c2c:	22c0      	movs	r2, #192	@ 0xc0
 8002c2e:	0092      	lsls	r2, r2, #2
 8002c30:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 8002c32:	4b0d      	ldr	r3, [pc, #52]	@ (8002c68 <MX_I2S2_Init+0x48>)
 8002c34:	2210      	movs	r2, #16
 8002c36:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_32B;
 8002c38:	4b0b      	ldr	r3, [pc, #44]	@ (8002c68 <MX_I2S2_Init+0x48>)
 8002c3a:	2205      	movs	r2, #5
 8002c3c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c68 <MX_I2S2_Init+0x48>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8002c44:	4b08      	ldr	r3, [pc, #32]	@ (8002c68 <MX_I2S2_Init+0x48>)
 8002c46:	22fa      	movs	r2, #250	@ 0xfa
 8002c48:	0152      	lsls	r2, r2, #5
 8002c4a:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8002c4c:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <MX_I2S2_Init+0x48>)
 8002c4e:	2208      	movs	r2, #8
 8002c50:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8002c52:	4b05      	ldr	r3, [pc, #20]	@ (8002c68 <MX_I2S2_Init+0x48>)
 8002c54:	0018      	movs	r0, r3
 8002c56:	f003 fc2f 	bl	80064b8 <HAL_I2S_Init>
 8002c5a:	1e03      	subs	r3, r0, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 8002c5e:	f000 f90b 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8002c62:	46c0      	nop			@ (mov r8, r8)
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	20000308 	.word	0x20000308
 8002c6c:	40003800 	.word	0x40003800

08002c70 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8002c70:	b590      	push	{r4, r7, lr}
 8002c72:	b089      	sub	sp, #36	@ 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c78:	240c      	movs	r4, #12
 8002c7a:	193b      	adds	r3, r7, r4
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	2314      	movs	r3, #20
 8002c80:	001a      	movs	r2, r3
 8002c82:	2100      	movs	r1, #0
 8002c84:	f005 fff4 	bl	8008c70 <memset>
  if(i2sHandle->Instance==SPI2)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a2d      	ldr	r2, [pc, #180]	@ (8002d44 <HAL_I2S_MspInit+0xd4>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d154      	bne.n	8002d3c <HAL_I2S_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002c92:	4b2d      	ldr	r3, [pc, #180]	@ (8002d48 <HAL_I2S_MspInit+0xd8>)
 8002c94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c96:	4b2c      	ldr	r3, [pc, #176]	@ (8002d48 <HAL_I2S_MspInit+0xd8>)
 8002c98:	2180      	movs	r1, #128	@ 0x80
 8002c9a:	01c9      	lsls	r1, r1, #7
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca0:	4b29      	ldr	r3, [pc, #164]	@ (8002d48 <HAL_I2S_MspInit+0xd8>)
 8002ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ca4:	4b28      	ldr	r3, [pc, #160]	@ (8002d48 <HAL_I2S_MspInit+0xd8>)
 8002ca6:	2102      	movs	r1, #2
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002cac:	4b26      	ldr	r3, [pc, #152]	@ (8002d48 <HAL_I2S_MspInit+0xd8>)
 8002cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8002cb8:	193b      	adds	r3, r7, r4
 8002cba:	22b0      	movs	r2, #176	@ 0xb0
 8002cbc:	0212      	lsls	r2, r2, #8
 8002cbe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc0:	0021      	movs	r1, r4
 8002cc2:	187b      	adds	r3, r7, r1
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc8:	187b      	adds	r3, r7, r1
 8002cca:	2200      	movs	r2, #0
 8002ccc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cce:	187b      	adds	r3, r7, r1
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8002cd4:	187b      	adds	r3, r7, r1
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cda:	187b      	adds	r3, r7, r1
 8002cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8002d4c <HAL_I2S_MspInit+0xdc>)
 8002cde:	0019      	movs	r1, r3
 8002ce0:	0010      	movs	r0, r2
 8002ce2:	f001 fa55 	bl	8004190 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8002ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8002d54 <HAL_I2S_MspInit+0xe4>)
 8002cea:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_2;
 8002cec:	4b18      	ldr	r3, [pc, #96]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002cee:	2202      	movs	r2, #2
 8002cf0:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cf2:	4b17      	ldr	r3, [pc, #92]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cf8:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cfe:	4b14      	ldr	r3, [pc, #80]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002d00:	2280      	movs	r2, #128	@ 0x80
 8002d02:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d04:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002d06:	2280      	movs	r2, #128	@ 0x80
 8002d08:	0052      	lsls	r2, r2, #1
 8002d0a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d0c:	4b10      	ldr	r3, [pc, #64]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002d0e:	2280      	movs	r2, #128	@ 0x80
 8002d10:	00d2      	lsls	r2, r2, #3
 8002d12:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8002d14:	4b0e      	ldr	r3, [pc, #56]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002d16:	2220      	movs	r2, #32
 8002d18:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002d20:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002d22:	0018      	movs	r0, r3
 8002d24:	f001 f826 	bl	8003d74 <HAL_DMA_Init>
 8002d28:	1e03      	subs	r3, r0, #0
 8002d2a:	d001      	beq.n	8002d30 <HAL_I2S_MspInit+0xc0>
    {
      Error_Handler();
 8002d2c:	f000 f8a4 	bl	8002e78 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a07      	ldr	r2, [pc, #28]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002d34:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d36:	4b06      	ldr	r3, [pc, #24]	@ (8002d50 <HAL_I2S_MspInit+0xe0>)
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002d3c:	46c0      	nop			@ (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b009      	add	sp, #36	@ 0x24
 8002d42:	bd90      	pop	{r4, r7, pc}
 8002d44:	40003800 	.word	0x40003800
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	50000400 	.word	0x50000400
 8002d50:	20000344 	.word	0x20000344
 8002d54:	40020044 	.word	0x40020044

08002d58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d5c:	f000 fca6 	bl	80036ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d60:	f000 f820 	bl	8002da4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d64:	f7ff fc2c 	bl	80025c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d68:	f7ff fbea 	bl	8002540 <MX_DMA_Init>
  MX_I2C1_Init();
 8002d6c:	f7ff fe70 	bl	8002a50 <MX_I2C1_Init>
  MX_I2S2_Init();
 8002d70:	f7ff ff56 	bl	8002c20 <MX_I2S2_Init>
  MX_USART4_UART_Init();
 8002d74:	f000 f9d2 	bl	800311c <MX_USART4_UART_Init>
  MX_USART1_UART_Init();
 8002d78:	f000 f9a0 	bl	80030bc <MX_USART1_UART_Init>
  MX_CRC_Init();
 8002d7c:	f7ff fb94 	bl	80024a8 <MX_CRC_Init>
	 * : Different modes for outside and inside (check solar?)
	 * : Add CLI via usb-c
	 * : Network not found? Sleep
	 */

  SetVerboseLevel(VERBOSE_ALL);
 8002d80:	2003      	movs	r0, #3
 8002d82:	f000 fb25 	bl	80033d0 <SetVerboseLevel>
  Gadget_Init(&hi2c1, &hi2s2, &hcrc);
 8002d86:	4a04      	ldr	r2, [pc, #16]	@ (8002d98 <main+0x40>)
 8002d88:	4904      	ldr	r1, [pc, #16]	@ (8002d9c <main+0x44>)
 8002d8a:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <main+0x48>)
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f7ff fbfd 	bl	800258c <Gadget_Init>
//  Meas_Start();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
 8002d92:	46c0      	nop			@ (mov r8, r8)
 8002d94:	e7fd      	b.n	8002d92 <main+0x3a>
 8002d96:	46c0      	nop			@ (mov r8, r8)
 8002d98:	200001f4 	.word	0x200001f4
 8002d9c:	20000308 	.word	0x20000308
 8002da0:	20000224 	.word	0x20000224

08002da4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002da4:	b590      	push	{r4, r7, lr}
 8002da6:	b09d      	sub	sp, #116	@ 0x74
 8002da8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002daa:	2438      	movs	r4, #56	@ 0x38
 8002dac:	193b      	adds	r3, r7, r4
 8002dae:	0018      	movs	r0, r3
 8002db0:	2338      	movs	r3, #56	@ 0x38
 8002db2:	001a      	movs	r2, r3
 8002db4:	2100      	movs	r1, #0
 8002db6:	f005 ff5b 	bl	8008c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dba:	2324      	movs	r3, #36	@ 0x24
 8002dbc:	18fb      	adds	r3, r7, r3
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	2314      	movs	r3, #20
 8002dc2:	001a      	movs	r2, r3
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	f005 ff53 	bl	8008c70 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dca:	003b      	movs	r3, r7
 8002dcc:	0018      	movs	r0, r3
 8002dce:	2324      	movs	r3, #36	@ 0x24
 8002dd0:	001a      	movs	r2, r3
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	f005 ff4c 	bl	8008c70 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dd8:	4b25      	ldr	r3, [pc, #148]	@ (8002e70 <SystemClock_Config+0xcc>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a25      	ldr	r2, [pc, #148]	@ (8002e74 <SystemClock_Config+0xd0>)
 8002dde:	401a      	ands	r2, r3
 8002de0:	4b23      	ldr	r3, [pc, #140]	@ (8002e70 <SystemClock_Config+0xcc>)
 8002de2:	2180      	movs	r1, #128	@ 0x80
 8002de4:	0109      	lsls	r1, r1, #4
 8002de6:	430a      	orrs	r2, r1
 8002de8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dea:	0021      	movs	r1, r4
 8002dec:	187b      	adds	r3, r7, r1
 8002dee:	2202      	movs	r2, #2
 8002df0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002df2:	187b      	adds	r3, r7, r1
 8002df4:	2201      	movs	r2, #1
 8002df6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002df8:	187b      	adds	r3, r7, r1
 8002dfa:	2210      	movs	r2, #16
 8002dfc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002dfe:	187b      	adds	r3, r7, r1
 8002e00:	2200      	movs	r2, #0
 8002e02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e04:	187b      	adds	r3, r7, r1
 8002e06:	0018      	movs	r0, r3
 8002e08:	f003 fc48 	bl	800669c <HAL_RCC_OscConfig>
 8002e0c:	1e03      	subs	r3, r0, #0
 8002e0e:	d001      	beq.n	8002e14 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8002e10:	f000 f832 	bl	8002e78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e14:	2124      	movs	r1, #36	@ 0x24
 8002e16:	187b      	adds	r3, r7, r1
 8002e18:	220f      	movs	r2, #15
 8002e1a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002e1c:	187b      	adds	r3, r7, r1
 8002e1e:	2201      	movs	r2, #1
 8002e20:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e22:	187b      	adds	r3, r7, r1
 8002e24:	2200      	movs	r2, #0
 8002e26:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e2e:	187b      	adds	r3, r7, r1
 8002e30:	2200      	movs	r2, #0
 8002e32:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	2100      	movs	r1, #0
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f004 f803 	bl	8006e44 <HAL_RCC_ClockConfig>
 8002e3e:	1e03      	subs	r3, r0, #0
 8002e40:	d001      	beq.n	8002e46 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002e42:	f000 f819 	bl	8002e78 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002e46:	003b      	movs	r3, r7
 8002e48:	2209      	movs	r2, #9
 8002e4a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002e4c:	003b      	movs	r3, r7
 8002e4e:	2200      	movs	r2, #0
 8002e50:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002e52:	003b      	movs	r3, r7
 8002e54:	2200      	movs	r2, #0
 8002e56:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e58:	003b      	movs	r3, r7
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	f004 fa16 	bl	800728c <HAL_RCCEx_PeriphCLKConfig>
 8002e60:	1e03      	subs	r3, r0, #0
 8002e62:	d001      	beq.n	8002e68 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002e64:	f000 f808 	bl	8002e78 <Error_Handler>
  }
}
 8002e68:	46c0      	nop			@ (mov r8, r8)
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b01d      	add	sp, #116	@ 0x74
 8002e6e:	bd90      	pop	{r4, r7, pc}
 8002e70:	40007000 	.word	0x40007000
 8002e74:	ffffe7ff 	.word	0xffffe7ff

08002e78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e7c:	b672      	cpsid	i
}
 8002e7e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e80:	46c0      	nop			@ (mov r8, r8)
 8002e82:	e7fd      	b.n	8002e80 <Error_Handler+0x8>

08002e84 <Meas_Init>:
#include "measurement.h"
#include "stm32l0xx_hal.h"
#include "microphone.h"
#include "humidTemp.h"

void Meas_Init(I2C_HandleTypeDef* humidTempI2c, I2S_HandleTypeDef* micI2s, CRC_HandleTypeDef* sensorCrc){
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
	HT_Init(humidTempI2c, sensorCrc);
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	0011      	movs	r1, r2
 8002e96:	0018      	movs	r0, r3
 8002e98:	f7ff fca0 	bl	80027dc <HT_Init>
//	MIC_Init(micI2s);

}
 8002e9c:	46c0      	nop			@ (mov r8, r8)
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	b004      	add	sp, #16
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ea8:	4b07      	ldr	r3, [pc, #28]	@ (8002ec8 <HAL_MspInit+0x24>)
 8002eaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002eac:	4b06      	ldr	r3, [pc, #24]	@ (8002ec8 <HAL_MspInit+0x24>)
 8002eae:	2101      	movs	r1, #1
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eb4:	4b04      	ldr	r3, [pc, #16]	@ (8002ec8 <HAL_MspInit+0x24>)
 8002eb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002eb8:	4b03      	ldr	r3, [pc, #12]	@ (8002ec8 <HAL_MspInit+0x24>)
 8002eba:	2180      	movs	r1, #128	@ 0x80
 8002ebc:	0549      	lsls	r1, r1, #21
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ec2:	46c0      	nop			@ (mov r8, r8)
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40021000 	.word	0x40021000

08002ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ed0:	46c0      	nop			@ (mov r8, r8)
 8002ed2:	e7fd      	b.n	8002ed0 <NMI_Handler+0x4>

08002ed4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ed8:	46c0      	nop			@ (mov r8, r8)
 8002eda:	e7fd      	b.n	8002ed8 <HardFault_Handler+0x4>

08002edc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002ee0:	46c0      	nop			@ (mov r8, r8)
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eea:	46c0      	nop			@ (mov r8, r8)
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ef4:	f000 fc2e 	bl	8003754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ef8:	46c0      	nop			@ (mov r8, r8)
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
	...

08002f00 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002f04:	4b05      	ldr	r3, [pc, #20]	@ (8002f1c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8002f06:	0018      	movs	r0, r3
 8002f08:	f001 f859 	bl	8003fbe <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002f0c:	4b04      	ldr	r3, [pc, #16]	@ (8002f20 <DMA1_Channel2_3_IRQHandler+0x20>)
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f001 f855 	bl	8003fbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002f14:	46c0      	nop			@ (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	46c0      	nop			@ (mov r8, r8)
 8002f1c:	200002c0 	.word	0x200002c0
 8002f20:	20000278 	.word	0x20000278

08002f24 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002f28:	4b03      	ldr	r3, [pc, #12]	@ (8002f38 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f001 f847 	bl	8003fbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8002f30:	46c0      	nop			@ (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	46c0      	nop			@ (mov r8, r8)
 8002f38:	20000344 	.word	0x20000344

08002f3c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002f40:	4b09      	ldr	r3, [pc, #36]	@ (8002f68 <I2C1_IRQHandler+0x2c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	699a      	ldr	r2, [r3, #24]
 8002f46:	23e0      	movs	r3, #224	@ 0xe0
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d004      	beq.n	8002f58 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8002f4e:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <I2C1_IRQHandler+0x2c>)
 8002f50:	0018      	movs	r0, r3
 8002f52:	f001 fd75 	bl	8004a40 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8002f56:	e003      	b.n	8002f60 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8002f58:	4b03      	ldr	r3, [pc, #12]	@ (8002f68 <I2C1_IRQHandler+0x2c>)
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	f001 fd56 	bl	8004a0c <HAL_I2C_EV_IRQHandler>
}
 8002f60:	46c0      	nop			@ (mov r8, r8)
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	46c0      	nop			@ (mov r8, r8)
 8002f68:	20000224 	.word	0x20000224

08002f6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  return 1;
 8002f70:	2301      	movs	r3, #1
}
 8002f72:	0018      	movs	r0, r3
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <_kill>:

int _kill(int pid, int sig)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f82:	f005 fecf 	bl	8008d24 <__errno>
 8002f86:	0003      	movs	r3, r0
 8002f88:	2216      	movs	r2, #22
 8002f8a:	601a      	str	r2, [r3, #0]
  return -1;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	425b      	negs	r3, r3
}
 8002f90:	0018      	movs	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	b002      	add	sp, #8
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <_exit>:

void _exit (int status)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	425a      	negs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	0011      	movs	r1, r2
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f7ff ffe5 	bl	8002f78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002fae:	46c0      	nop			@ (mov r8, r8)
 8002fb0:	e7fd      	b.n	8002fae <_exit+0x16>

08002fb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b086      	sub	sp, #24
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	60f8      	str	r0, [r7, #12]
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	617b      	str	r3, [r7, #20]
 8002fc2:	e00a      	b.n	8002fda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fc4:	e000      	b.n	8002fc8 <_read+0x16>
 8002fc6:	bf00      	nop
 8002fc8:	0001      	movs	r1, r0
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	1c5a      	adds	r2, r3, #1
 8002fce:	60ba      	str	r2, [r7, #8]
 8002fd0:	b2ca      	uxtb	r2, r1
 8002fd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	617b      	str	r3, [r7, #20]
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	dbf0      	blt.n	8002fc4 <_read+0x12>
  }

  return len;
 8002fe2:	687b      	ldr	r3, [r7, #4]
}
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b006      	add	sp, #24
 8002fea:	bd80      	pop	{r7, pc}

08002fec <_close>:
  }
  return len;
}

int _close(int file)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	425b      	negs	r3, r3
}
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b002      	add	sp, #8
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2280      	movs	r2, #128	@ 0x80
 800300e:	0192      	lsls	r2, r2, #6
 8003010:	605a      	str	r2, [r3, #4]
  return 0;
 8003012:	2300      	movs	r3, #0
}
 8003014:	0018      	movs	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	b002      	add	sp, #8
 800301a:	bd80      	pop	{r7, pc}

0800301c <_isatty>:

int _isatty(int file)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003024:	2301      	movs	r3, #1
}
 8003026:	0018      	movs	r0, r3
 8003028:	46bd      	mov	sp, r7
 800302a:	b002      	add	sp, #8
 800302c:	bd80      	pop	{r7, pc}

0800302e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b084      	sub	sp, #16
 8003032:	af00      	add	r7, sp, #0
 8003034:	60f8      	str	r0, [r7, #12]
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800303a:	2300      	movs	r3, #0
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	b004      	add	sp, #16
 8003042:	bd80      	pop	{r7, pc}

08003044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800304c:	4a14      	ldr	r2, [pc, #80]	@ (80030a0 <_sbrk+0x5c>)
 800304e:	4b15      	ldr	r3, [pc, #84]	@ (80030a4 <_sbrk+0x60>)
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003058:	4b13      	ldr	r3, [pc, #76]	@ (80030a8 <_sbrk+0x64>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d102      	bne.n	8003066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003060:	4b11      	ldr	r3, [pc, #68]	@ (80030a8 <_sbrk+0x64>)
 8003062:	4a12      	ldr	r2, [pc, #72]	@ (80030ac <_sbrk+0x68>)
 8003064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003066:	4b10      	ldr	r3, [pc, #64]	@ (80030a8 <_sbrk+0x64>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	18d3      	adds	r3, r2, r3
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	429a      	cmp	r2, r3
 8003072:	d207      	bcs.n	8003084 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003074:	f005 fe56 	bl	8008d24 <__errno>
 8003078:	0003      	movs	r3, r0
 800307a:	220c      	movs	r2, #12
 800307c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800307e:	2301      	movs	r3, #1
 8003080:	425b      	negs	r3, r3
 8003082:	e009      	b.n	8003098 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003084:	4b08      	ldr	r3, [pc, #32]	@ (80030a8 <_sbrk+0x64>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800308a:	4b07      	ldr	r3, [pc, #28]	@ (80030a8 <_sbrk+0x64>)
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	18d2      	adds	r2, r2, r3
 8003092:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <_sbrk+0x64>)
 8003094:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003096:	68fb      	ldr	r3, [r7, #12]
}
 8003098:	0018      	movs	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	b006      	add	sp, #24
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20005000 	.word	0x20005000
 80030a4:	00000400 	.word	0x00000400
 80030a8:	2000038c 	.word	0x2000038c
 80030ac:	20000608 	.word	0x20000608

080030b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030b4:	46c0      	nop			@ (mov r8, r8)
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
	...

080030bc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart4;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80030c0:	4b14      	ldr	r3, [pc, #80]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030c2:	4a15      	ldr	r2, [pc, #84]	@ (8003118 <MX_USART1_UART_Init+0x5c>)
 80030c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80030c6:	4b13      	ldr	r3, [pc, #76]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030c8:	22e1      	movs	r2, #225	@ 0xe1
 80030ca:	0252      	lsls	r2, r2, #9
 80030cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80030ce:	4b11      	ldr	r3, [pc, #68]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030da:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030dc:	2200      	movs	r2, #0
 80030de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030e2:	220c      	movs	r2, #12
 80030e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030ec:	4b09      	ldr	r3, [pc, #36]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030f2:	4b08      	ldr	r3, [pc, #32]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030f8:	4b06      	ldr	r3, [pc, #24]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80030fe:	4b05      	ldr	r3, [pc, #20]	@ (8003114 <MX_USART1_UART_Init+0x58>)
 8003100:	0018      	movs	r0, r3
 8003102:	f004 fa1f 	bl	8007544 <HAL_UART_Init>
 8003106:	1e03      	subs	r3, r0, #0
 8003108:	d001      	beq.n	800310e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800310a:	f7ff feb5 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	20000390 	.word	0x20000390
 8003118:	40013800 	.word	0x40013800

0800311c <MX_USART4_UART_Init>:
/* USART4 init function */

void MX_USART4_UART_Init(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8003120:	4b14      	ldr	r3, [pc, #80]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 8003122:	4a15      	ldr	r2, [pc, #84]	@ (8003178 <MX_USART4_UART_Init+0x5c>)
 8003124:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003126:	4b13      	ldr	r3, [pc, #76]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 8003128:	22e1      	movs	r2, #225	@ 0xe1
 800312a:	0252      	lsls	r2, r2, #9
 800312c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800312e:	4b11      	ldr	r3, [pc, #68]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 8003130:	2200      	movs	r2, #0
 8003132:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003134:	4b0f      	ldr	r3, [pc, #60]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 8003136:	2200      	movs	r2, #0
 8003138:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800313a:	4b0e      	ldr	r3, [pc, #56]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 800313c:	2200      	movs	r2, #0
 800313e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003140:	4b0c      	ldr	r3, [pc, #48]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 8003142:	220c      	movs	r2, #12
 8003144:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003146:	4b0b      	ldr	r3, [pc, #44]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 8003148:	2200      	movs	r2, #0
 800314a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800314c:	4b09      	ldr	r3, [pc, #36]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 800314e:	2200      	movs	r2, #0
 8003150:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003152:	4b08      	ldr	r3, [pc, #32]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 8003154:	2200      	movs	r2, #0
 8003156:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003158:	4b06      	ldr	r3, [pc, #24]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 800315a:	2200      	movs	r2, #0
 800315c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800315e:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <MX_USART4_UART_Init+0x58>)
 8003160:	0018      	movs	r0, r3
 8003162:	f004 f9ef 	bl	8007544 <HAL_UART_Init>
 8003166:	1e03      	subs	r3, r0, #0
 8003168:	d001      	beq.n	800316e <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 800316a:	f7ff fe85 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	20000418 	.word	0x20000418
 8003178:	40004c00 	.word	0x40004c00

0800317c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800317c:	b590      	push	{r4, r7, lr}
 800317e:	b08b      	sub	sp, #44	@ 0x2c
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003184:	2414      	movs	r4, #20
 8003186:	193b      	adds	r3, r7, r4
 8003188:	0018      	movs	r0, r3
 800318a:	2314      	movs	r3, #20
 800318c:	001a      	movs	r2, r3
 800318e:	2100      	movs	r1, #0
 8003190:	f005 fd6e 	bl	8008c70 <memset>
  if(uartHandle->Instance==USART1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a42      	ldr	r2, [pc, #264]	@ (80032a4 <HAL_UART_MspInit+0x128>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d12b      	bne.n	80031f6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800319e:	4b42      	ldr	r3, [pc, #264]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 80031a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031a2:	4b41      	ldr	r3, [pc, #260]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 80031a4:	2180      	movs	r1, #128	@ 0x80
 80031a6:	01c9      	lsls	r1, r1, #7
 80031a8:	430a      	orrs	r2, r1
 80031aa:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ac:	4b3e      	ldr	r3, [pc, #248]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 80031ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031b0:	4b3d      	ldr	r3, [pc, #244]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 80031b2:	2101      	movs	r1, #1
 80031b4:	430a      	orrs	r2, r1
 80031b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80031b8:	4b3b      	ldr	r3, [pc, #236]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 80031ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031bc:	2201      	movs	r2, #1
 80031be:	4013      	ands	r3, r2
 80031c0:	613b      	str	r3, [r7, #16]
 80031c2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80031c4:	193b      	adds	r3, r7, r4
 80031c6:	22c0      	movs	r2, #192	@ 0xc0
 80031c8:	00d2      	lsls	r2, r2, #3
 80031ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031cc:	0021      	movs	r1, r4
 80031ce:	187b      	adds	r3, r7, r1
 80031d0:	2202      	movs	r2, #2
 80031d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d4:	187b      	adds	r3, r7, r1
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031da:	187b      	adds	r3, r7, r1
 80031dc:	2203      	movs	r2, #3
 80031de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80031e0:	187b      	adds	r3, r7, r1
 80031e2:	2204      	movs	r2, #4
 80031e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031e6:	187a      	adds	r2, r7, r1
 80031e8:	23a0      	movs	r3, #160	@ 0xa0
 80031ea:	05db      	lsls	r3, r3, #23
 80031ec:	0011      	movs	r1, r2
 80031ee:	0018      	movs	r0, r3
 80031f0:	f000 ffce 	bl	8004190 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }
}
 80031f4:	e051      	b.n	800329a <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART4)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a2c      	ldr	r2, [pc, #176]	@ (80032ac <HAL_UART_MspInit+0x130>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d14c      	bne.n	800329a <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART4_CLK_ENABLE();
 8003200:	4b29      	ldr	r3, [pc, #164]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 8003202:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003204:	4b28      	ldr	r3, [pc, #160]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 8003206:	2180      	movs	r1, #128	@ 0x80
 8003208:	0309      	lsls	r1, r1, #12
 800320a:	430a      	orrs	r2, r1
 800320c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800320e:	4b26      	ldr	r3, [pc, #152]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 8003210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003212:	4b25      	ldr	r3, [pc, #148]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 8003214:	2101      	movs	r1, #1
 8003216:	430a      	orrs	r2, r1
 8003218:	62da      	str	r2, [r3, #44]	@ 0x2c
 800321a:	4b23      	ldr	r3, [pc, #140]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 800321c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321e:	2201      	movs	r2, #1
 8003220:	4013      	ands	r3, r2
 8003222:	60fb      	str	r3, [r7, #12]
 8003224:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003226:	4b20      	ldr	r3, [pc, #128]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 8003228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800322a:	4b1f      	ldr	r3, [pc, #124]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 800322c:	2104      	movs	r1, #4
 800322e:	430a      	orrs	r2, r1
 8003230:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003232:	4b1d      	ldr	r3, [pc, #116]	@ (80032a8 <HAL_UART_MspInit+0x12c>)
 8003234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003236:	2204      	movs	r2, #4
 8003238:	4013      	ands	r3, r2
 800323a:	60bb      	str	r3, [r7, #8]
 800323c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800323e:	2414      	movs	r4, #20
 8003240:	193b      	adds	r3, r7, r4
 8003242:	2202      	movs	r2, #2
 8003244:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003246:	193b      	adds	r3, r7, r4
 8003248:	2202      	movs	r2, #2
 800324a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800324c:	193b      	adds	r3, r7, r4
 800324e:	2200      	movs	r2, #0
 8003250:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003252:	193b      	adds	r3, r7, r4
 8003254:	2203      	movs	r2, #3
 8003256:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8003258:	193b      	adds	r3, r7, r4
 800325a:	2206      	movs	r2, #6
 800325c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800325e:	193a      	adds	r2, r7, r4
 8003260:	23a0      	movs	r3, #160	@ 0xa0
 8003262:	05db      	lsls	r3, r3, #23
 8003264:	0011      	movs	r1, r2
 8003266:	0018      	movs	r0, r3
 8003268:	f000 ff92 	bl	8004190 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800326c:	0021      	movs	r1, r4
 800326e:	187b      	adds	r3, r7, r1
 8003270:	2280      	movs	r2, #128	@ 0x80
 8003272:	00d2      	lsls	r2, r2, #3
 8003274:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003276:	187b      	adds	r3, r7, r1
 8003278:	2202      	movs	r2, #2
 800327a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327c:	187b      	adds	r3, r7, r1
 800327e:	2200      	movs	r2, #0
 8003280:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003282:	187b      	adds	r3, r7, r1
 8003284:	2203      	movs	r2, #3
 8003286:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8003288:	187b      	adds	r3, r7, r1
 800328a:	2206      	movs	r2, #6
 800328c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800328e:	187b      	adds	r3, r7, r1
 8003290:	4a07      	ldr	r2, [pc, #28]	@ (80032b0 <HAL_UART_MspInit+0x134>)
 8003292:	0019      	movs	r1, r3
 8003294:	0010      	movs	r0, r2
 8003296:	f000 ff7b 	bl	8004190 <HAL_GPIO_Init>
}
 800329a:	46c0      	nop			@ (mov r8, r8)
 800329c:	46bd      	mov	sp, r7
 800329e:	b00b      	add	sp, #44	@ 0x2c
 80032a0:	bd90      	pop	{r4, r7, pc}
 80032a2:	46c0      	nop			@ (mov r8, r8)
 80032a4:	40013800 	.word	0x40013800
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40004c00 	.word	0x40004c00
 80032b0:	50000800 	.word	0x50000800

080032b4 <AddTimestamp>:
    // Timestamp not yet reached
    return false;
}


static void AddTimestamp(char* stamp){
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
    sprintf(stamp,"[%08lu] ",(uint32_t)HAL_GetTick());
 80032bc:	f000 fa5c 	bl	8003778 <HAL_GetTick>
 80032c0:	0002      	movs	r2, r0
 80032c2:	4904      	ldr	r1, [pc, #16]	@ (80032d4 <AddTimestamp+0x20>)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	0018      	movs	r0, r3
 80032c8:	f005 fc2e 	bl	8008b28 <siprintf>
}
 80032cc:	46c0      	nop			@ (mov r8, r8)
 80032ce:	46bd      	mov	sp, r7
 80032d0:	b002      	add	sp, #8
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	0800af88 	.word	0x0800af88

080032d8 <CreateLine>:

void CreateLine(VerboseLevel verboseLevel, char* tag, char* format, ...){
 80032d8:	b40c      	push	{r2, r3}
 80032da:	b5b0      	push	{r4, r5, r7, lr}
 80032dc:	4c2b      	ldr	r4, [pc, #172]	@ (800338c <CreateLine+0xb4>)
 80032de:	44a5      	add	sp, r4
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	0002      	movs	r2, r0
 80032e4:	6039      	str	r1, [r7, #0]
 80032e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003390 <CreateLine+0xb8>)
 80032e8:	2182      	movs	r1, #130	@ 0x82
 80032ea:	00c9      	lsls	r1, r1, #3
 80032ec:	185b      	adds	r3, r3, r1
 80032ee:	19db      	adds	r3, r3, r7
 80032f0:	701a      	strb	r2, [r3, #0]

	if (verboseLevel > CurrentVerboseLevel) {
 80032f2:	4b28      	ldr	r3, [pc, #160]	@ (8003394 <CreateLine+0xbc>)
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	4a26      	ldr	r2, [pc, #152]	@ (8003390 <CreateLine+0xb8>)
 80032f8:	1852      	adds	r2, r2, r1
 80032fa:	19d2      	adds	r2, r2, r7
 80032fc:	7812      	ldrb	r2, [r2, #0]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d83b      	bhi.n	800337a <CreateLine+0xa2>
		return;
	}
	char textBuffer[TEXTBUFFER_LEN];

	// Format the initial part of the message with the tag and timestamp
	sprintf(textBuffer, "%s ", tag);
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	4924      	ldr	r1, [pc, #144]	@ (8003398 <CreateLine+0xc0>)
 8003306:	240c      	movs	r4, #12
 8003308:	193b      	adds	r3, r7, r4
 800330a:	0018      	movs	r0, r3
 800330c:	f005 fc0c 	bl	8008b28 <siprintf>

	if(CurrentVerboseLevel > VERBOSE_MINIMAL){
 8003310:	4b20      	ldr	r3, [pc, #128]	@ (8003394 <CreateLine+0xbc>)
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d909      	bls.n	800332c <CreateLine+0x54>
		AddTimestamp(&textBuffer[strlen(textBuffer)]);
 8003318:	193b      	adds	r3, r7, r4
 800331a:	0018      	movs	r0, r3
 800331c:	f7fc fef4 	bl	8000108 <strlen>
 8003320:	0002      	movs	r2, r0
 8003322:	193b      	adds	r3, r7, r4
 8003324:	189b      	adds	r3, r3, r2
 8003326:	0018      	movs	r0, r3
 8003328:	f7ff ffc4 	bl	80032b4 <AddTimestamp>
	}
	int lineOffset = strlen(textBuffer);
 800332c:	240c      	movs	r4, #12
 800332e:	193b      	adds	r3, r7, r4
 8003330:	0018      	movs	r0, r3
 8003332:	f7fc fee9 	bl	8000108 <strlen>
 8003336:	0003      	movs	r3, r0
 8003338:	4918      	ldr	r1, [pc, #96]	@ (800339c <CreateLine+0xc4>)
 800333a:	187a      	adds	r2, r7, r1
 800333c:	6013      	str	r3, [r2, #0]

	// Format the rest of the message with the variable arguments
	va_list args;
	va_start(args, format);
 800333e:	4b18      	ldr	r3, [pc, #96]	@ (80033a0 <CreateLine+0xc8>)
 8003340:	2508      	movs	r5, #8
 8003342:	195b      	adds	r3, r3, r5
 8003344:	19db      	adds	r3, r3, r7
 8003346:	60bb      	str	r3, [r7, #8]
	vsnprintf(&textBuffer[lineOffset], TEXTBUFFER_LEN - lineOffset, format, args);
 8003348:	193a      	adds	r2, r7, r4
 800334a:	187b      	adds	r3, r7, r1
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	18d0      	adds	r0, r2, r3
 8003350:	187b      	adds	r3, r7, r1
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2280      	movs	r2, #128	@ 0x80
 8003356:	00d2      	lsls	r2, r2, #3
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	0019      	movs	r1, r3
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2283      	movs	r2, #131	@ 0x83
 8003360:	00d2      	lsls	r2, r2, #3
 8003362:	1952      	adds	r2, r2, r5
 8003364:	19d2      	adds	r2, r2, r7
 8003366:	6812      	ldr	r2, [r2, #0]
 8003368:	f005 fc76 	bl	8008c58 <vsniprintf>
	va_end(args);

	// Print the final formatted message
	printf("%s\r\n", textBuffer);
 800336c:	193a      	adds	r2, r7, r4
 800336e:	4b0d      	ldr	r3, [pc, #52]	@ (80033a4 <CreateLine+0xcc>)
 8003370:	0011      	movs	r1, r2
 8003372:	0018      	movs	r0, r3
 8003374:	f005 fbc8 	bl	8008b08 <iprintf>
 8003378:	e000      	b.n	800337c <CreateLine+0xa4>
		return;
 800337a:	46c0      	nop			@ (mov r8, r8)

}
 800337c:	46bd      	mov	sp, r7
 800337e:	2382      	movs	r3, #130	@ 0x82
 8003380:	00db      	lsls	r3, r3, #3
 8003382:	449d      	add	sp, r3
 8003384:	bcb0      	pop	{r4, r5, r7}
 8003386:	bc08      	pop	{r3}
 8003388:	b002      	add	sp, #8
 800338a:	4718      	bx	r3
 800338c:	fffffbf0 	.word	0xfffffbf0
 8003390:	fffffbf7 	.word	0xfffffbf7
 8003394:	20000004 	.word	0x20000004
 8003398:	0800af94 	.word	0x0800af94
 800339c:	0000040c 	.word	0x0000040c
 80033a0:	0000041c 	.word	0x0000041c
 80033a4:	0800af98 	.word	0x0800af98

080033a8 <_write>:

int _write( int fd, const void *buf, size_t count ){
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, buf, count, 100);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	68b9      	ldr	r1, [r7, #8]
 80033ba:	4804      	ldr	r0, [pc, #16]	@ (80033cc <_write+0x24>)
 80033bc:	2364      	movs	r3, #100	@ 0x64
 80033be:	f004 f915 	bl	80075ec <HAL_UART_Transmit>
    return count;
 80033c2:	687b      	ldr	r3, [r7, #4]
}
 80033c4:	0018      	movs	r0, r3
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b004      	add	sp, #16
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	20000390 	.word	0x20000390

080033d0 <SetVerboseLevel>:

void SetVerboseLevel(VerboseLevel level) {
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	0002      	movs	r2, r0
 80033d8:	1dfb      	adds	r3, r7, #7
 80033da:	701a      	strb	r2, [r3, #0]
    CurrentVerboseLevel = level;
 80033dc:	4b03      	ldr	r3, [pc, #12]	@ (80033ec <SetVerboseLevel+0x1c>)
 80033de:	1dfa      	adds	r2, r7, #7
 80033e0:	7812      	ldrb	r2, [r2, #0]
 80033e2:	701a      	strb	r2, [r3, #0]
}
 80033e4:	46c0      	nop			@ (mov r8, r8)
 80033e6:	46bd      	mov	sp, r7
 80033e8:	b002      	add	sp, #8
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	20000004 	.word	0x20000004

080033f0 <ReadRegister>:
}AvgRegDef;


//static AvgRegDef AvgReg;

static void ReadRegister(uint8_t address, uint8_t* buffer, uint8_t nrBytes){
 80033f0:	b590      	push	{r4, r7, lr}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6039      	str	r1, [r7, #0]
 80033f8:	0011      	movs	r1, r2
 80033fa:	1dfb      	adds	r3, r7, #7
 80033fc:	1c02      	adds	r2, r0, #0
 80033fe:	701a      	strb	r2, [r3, #0]
 8003400:	1dbb      	adds	r3, r7, #6
 8003402:	1c0a      	adds	r2, r1, #0
 8003404:	701a      	strb	r2, [r3, #0]
	if (ReadFunction != NULL) {
 8003406:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <ReadRegister+0x38>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d008      	beq.n	8003420 <ReadRegister+0x30>
		ReadFunction(address, buffer, nrBytes);
 800340e:	4b06      	ldr	r3, [pc, #24]	@ (8003428 <ReadRegister+0x38>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	1dba      	adds	r2, r7, #6
 8003414:	7814      	ldrb	r4, [r2, #0]
 8003416:	6839      	ldr	r1, [r7, #0]
 8003418:	1dfa      	adds	r2, r7, #7
 800341a:	7810      	ldrb	r0, [r2, #0]
 800341c:	0022      	movs	r2, r4
 800341e:	4798      	blx	r3
	}
}
 8003420:	46c0      	nop			@ (mov r8, r8)
 8003422:	46bd      	mov	sp, r7
 8003424:	b003      	add	sp, #12
 8003426:	bd90      	pop	{r4, r7, pc}
 8003428:	200004a0 	.word	0x200004a0

0800342c <WriteRegister>:

static void WriteRegister(uint8_t address, uint8_t* buffer, uint8_t nrBytes){
 800342c:	b590      	push	{r4, r7, lr}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6039      	str	r1, [r7, #0]
 8003434:	0011      	movs	r1, r2
 8003436:	1dfb      	adds	r3, r7, #7
 8003438:	1c02      	adds	r2, r0, #0
 800343a:	701a      	strb	r2, [r3, #0]
 800343c:	1dbb      	adds	r3, r7, #6
 800343e:	1c0a      	adds	r2, r1, #0
 8003440:	701a      	strb	r2, [r3, #0]
    if (WriteFunction != NULL) {
 8003442:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <WriteRegister+0x38>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d008      	beq.n	800345c <WriteRegister+0x30>
        WriteFunction(address, buffer, nrBytes);
 800344a:	4b06      	ldr	r3, [pc, #24]	@ (8003464 <WriteRegister+0x38>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	1dba      	adds	r2, r7, #6
 8003450:	7814      	ldrb	r4, [r2, #0]
 8003452:	6839      	ldr	r1, [r7, #0]
 8003454:	1dfa      	adds	r2, r7, #7
 8003456:	7810      	ldrb	r0, [r2, #0]
 8003458:	0022      	movs	r2, r4
 800345a:	4798      	blx	r3
    }
}
 800345c:	46c0      	nop			@ (mov r8, r8)
 800345e:	46bd      	mov	sp, r7
 8003460:	b003      	add	sp, #12
 8003462:	bd90      	pop	{r4, r7, pc}
 8003464:	200004a4 	.word	0x200004a4

08003468 <CalculateCRC>:

static uint8_t CalculateCRC(uint8_t* data, uint8_t length){
 8003468:	b5b0      	push	{r4, r5, r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	000a      	movs	r2, r1
 8003472:	1cfb      	adds	r3, r7, #3
 8003474:	701a      	strb	r2, [r3, #0]
	if(CrcFunction != NULL){
 8003476:	4b0f      	ldr	r3, [pc, #60]	@ (80034b4 <CalculateCRC+0x4c>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d014      	beq.n	80034a8 <CalculateCRC+0x40>
		uint8_t crcValue = CrcFunction(data, length);
 800347e:	4b0d      	ldr	r3, [pc, #52]	@ (80034b4 <CalculateCRC+0x4c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	250f      	movs	r5, #15
 8003484:	197c      	adds	r4, r7, r5
 8003486:	1cfa      	adds	r2, r7, #3
 8003488:	7811      	ldrb	r1, [r2, #0]
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	0010      	movs	r0, r2
 800348e:	4798      	blx	r3
 8003490:	0003      	movs	r3, r0
 8003492:	7023      	strb	r3, [r4, #0]
		Info("CRC calculated value: 0x%X", crcValue);
 8003494:	197b      	adds	r3, r7, r5
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	4a07      	ldr	r2, [pc, #28]	@ (80034b8 <CalculateCRC+0x50>)
 800349a:	4908      	ldr	r1, [pc, #32]	@ (80034bc <CalculateCRC+0x54>)
 800349c:	2002      	movs	r0, #2
 800349e:	f7ff ff1b 	bl	80032d8 <CreateLine>
		return crcValue;
 80034a2:	197b      	adds	r3, r7, r5
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	e000      	b.n	80034aa <CalculateCRC+0x42>
	}
	return 0;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	0018      	movs	r0, r3
 80034ac:	46bd      	mov	sp, r7
 80034ae:	b004      	add	sp, #16
 80034b0:	bdb0      	pop	{r4, r5, r7, pc}
 80034b2:	46c0      	nop			@ (mov r8, r8)
 80034b4:	200004a8 	.word	0x200004a8
 80034b8:	0800afa0 	.word	0x0800afa0
 80034bc:	0800afbc 	.word	0x0800afbc

080034c0 <HIDS_Init>:
//    for (uint8_t reg = 0; reg < CAL_REGISTERS; ++reg) {
//        ReadRegister(reg, calibBuffer + (reg - CalRegisters[0]), 1);
//    }
}

void HIDS_Init(I2CReadCb readFunction, I2CWriteCB writeFunction, CRC crcFunction){
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
	ReadFunction = readFunction;
 80034cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003508 <HIDS_Init+0x48>)
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	601a      	str	r2, [r3, #0]
	WriteFunction = writeFunction;
 80034d2:	4b0e      	ldr	r3, [pc, #56]	@ (800350c <HIDS_Init+0x4c>)
 80034d4:	68ba      	ldr	r2, [r7, #8]
 80034d6:	601a      	str	r2, [r3, #0]
	CrcFunction = crcFunction;
 80034d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003510 <HIDS_Init+0x50>)
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	601a      	str	r2, [r3, #0]
	if(!HIDS_DeviceConnected()){
 80034de:	f000 f87d 	bl	80035dc <HIDS_DeviceConnected>
 80034e2:	0003      	movs	r3, r0
 80034e4:	001a      	movs	r2, r3
 80034e6:	2301      	movs	r3, #1
 80034e8:	4053      	eors	r3, r2
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d006      	beq.n	80034fe <HIDS_Init+0x3e>
		Error("HIDS device not connected!");
 80034f0:	4a08      	ldr	r2, [pc, #32]	@ (8003514 <HIDS_Init+0x54>)
 80034f2:	4b09      	ldr	r3, [pc, #36]	@ (8003518 <HIDS_Init+0x58>)
 80034f4:	0019      	movs	r1, r3
 80034f6:	2001      	movs	r0, #1
 80034f8:	f7ff feee 	bl	80032d8 <CreateLine>
		return;
 80034fc:	e001      	b.n	8003502 <HIDS_Init+0x42>
	}
	HIDS_StartMeasurement();
 80034fe:	f000 f80d 	bl	800351c <HIDS_StartMeasurement>
}
 8003502:	46bd      	mov	sp, r7
 8003504:	b004      	add	sp, #16
 8003506:	bd80      	pop	{r7, pc}
 8003508:	200004a0 	.word	0x200004a0
 800350c:	200004a4 	.word	0x200004a4
 8003510:	200004a8 	.word	0x200004a8
 8003514:	0800afc0 	.word	0x0800afc0
 8003518:	0800afdc 	.word	0x0800afdc

0800351c <HIDS_StartMeasurement>:
//	HidsBuffer[1] = AvgReg.RegisterValue;
//	WriteRegister(HIDS_I2C_ADDRESS, HidsBuffer, 2);
//}


void HIDS_StartMeasurement(void){
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
	WriteRegister(HIDS_I2C_ADDRESS, &MeasureMode, 1);
 8003520:	4b04      	ldr	r3, [pc, #16]	@ (8003534 <HIDS_StartMeasurement+0x18>)
 8003522:	2201      	movs	r2, #1
 8003524:	0019      	movs	r1, r3
 8003526:	2044      	movs	r0, #68	@ 0x44
 8003528:	f7ff ff80 	bl	800342c <WriteRegister>
}
 800352c:	46c0      	nop			@ (mov r8, r8)
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	46c0      	nop			@ (mov r8, r8)
 8003534:	20000005 	.word	0x20000005

08003538 <checkCRC>:
void HIDS_SetHeaterMode(HIDSHeaterModes modeHeater){

}


static bool checkCRC(uint8_t* data){
 8003538:	b590      	push	{r4, r7, lr}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]

	// Check CRC for the first segment
	uint8_t crcData1[2] = {data[0], data[1]};
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	781a      	ldrb	r2, [r3, #0]
 8003544:	210c      	movs	r1, #12
 8003546:	187b      	adds	r3, r7, r1
 8003548:	701a      	strb	r2, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	785a      	ldrb	r2, [r3, #1]
 800354e:	187b      	adds	r3, r7, r1
 8003550:	705a      	strb	r2, [r3, #1]
	uint8_t crc1 = data[2];
 8003552:	240f      	movs	r4, #15
 8003554:	193b      	adds	r3, r7, r4
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	7892      	ldrb	r2, [r2, #2]
 800355a:	701a      	strb	r2, [r3, #0]
	if (CalculateCRC(crcData1, 2) != crc1) {
 800355c:	187b      	adds	r3, r7, r1
 800355e:	2102      	movs	r1, #2
 8003560:	0018      	movs	r0, r3
 8003562:	f7ff ff81 	bl	8003468 <CalculateCRC>
 8003566:	0003      	movs	r3, r0
 8003568:	001a      	movs	r2, r3
 800356a:	193b      	adds	r3, r7, r4
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	4293      	cmp	r3, r2
 8003570:	d007      	beq.n	8003582 <checkCRC+0x4a>
		Info("CRC check failed for the first segment.");
 8003572:	4a17      	ldr	r2, [pc, #92]	@ (80035d0 <checkCRC+0x98>)
 8003574:	4b17      	ldr	r3, [pc, #92]	@ (80035d4 <checkCRC+0x9c>)
 8003576:	0019      	movs	r1, r3
 8003578:	2002      	movs	r0, #2
 800357a:	f7ff fead 	bl	80032d8 <CreateLine>
		return false;
 800357e:	2300      	movs	r3, #0
 8003580:	e021      	b.n	80035c6 <checkCRC+0x8e>
	}

	// Check CRC for the second segment
	uint8_t crcData2[2] = {data[3], data[4]};
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	78da      	ldrb	r2, [r3, #3]
 8003586:	2108      	movs	r1, #8
 8003588:	187b      	adds	r3, r7, r1
 800358a:	701a      	strb	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	791a      	ldrb	r2, [r3, #4]
 8003590:	187b      	adds	r3, r7, r1
 8003592:	705a      	strb	r2, [r3, #1]
	uint8_t crc2 = data[5];
 8003594:	240e      	movs	r4, #14
 8003596:	193b      	adds	r3, r7, r4
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	7952      	ldrb	r2, [r2, #5]
 800359c:	701a      	strb	r2, [r3, #0]
	if (CalculateCRC(crcData2, 2) != crc2) {
 800359e:	187b      	adds	r3, r7, r1
 80035a0:	2102      	movs	r1, #2
 80035a2:	0018      	movs	r0, r3
 80035a4:	f7ff ff60 	bl	8003468 <CalculateCRC>
 80035a8:	0003      	movs	r3, r0
 80035aa:	001a      	movs	r2, r3
 80035ac:	193b      	adds	r3, r7, r4
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d007      	beq.n	80035c4 <checkCRC+0x8c>
		Info("CRC check failed for the second segment.");
 80035b4:	4a08      	ldr	r2, [pc, #32]	@ (80035d8 <checkCRC+0xa0>)
 80035b6:	4b07      	ldr	r3, [pc, #28]	@ (80035d4 <checkCRC+0x9c>)
 80035b8:	0019      	movs	r1, r3
 80035ba:	2002      	movs	r0, #2
 80035bc:	f7ff fe8c 	bl	80032d8 <CreateLine>
		return false;
 80035c0:	2300      	movs	r3, #0
 80035c2:	e000      	b.n	80035c6 <checkCRC+0x8e>
	}
	return true;
 80035c4:	2301      	movs	r3, #1
}
 80035c6:	0018      	movs	r0, r3
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b005      	add	sp, #20
 80035cc:	bd90      	pop	{r4, r7, pc}
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	0800afe0 	.word	0x0800afe0
 80035d4:	0800afbc 	.word	0x0800afbc
 80035d8:	0800b008 	.word	0x0800b008

080035dc <HIDS_DeviceConnected>:

bool HIDS_DeviceConnected(void){
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af02      	add	r7, sp, #8
	uint8_t serialReg = 0x89;
 80035e2:	1dbb      	adds	r3, r7, #6
 80035e4:	2289      	movs	r2, #137	@ 0x89
 80035e6:	701a      	strb	r2, [r3, #0]
	WriteRegister(HIDS_I2C_ADDRESS, &serialReg, 1);
 80035e8:	1dbb      	adds	r3, r7, #6
 80035ea:	2201      	movs	r2, #1
 80035ec:	0019      	movs	r1, r3
 80035ee:	2044      	movs	r0, #68	@ 0x44
 80035f0:	f7ff ff1c 	bl	800342c <WriteRegister>
	HAL_Delay(1);
 80035f4:	2001      	movs	r0, #1
 80035f6:	f000 f8c9 	bl	800378c <HAL_Delay>
	ReadRegister(HIDS_I2C_ADDRESS, SerialBuffer, SERIAL_BUFFER_LENGTH);
 80035fa:	4b14      	ldr	r3, [pc, #80]	@ (800364c <HIDS_DeviceConnected+0x70>)
 80035fc:	2206      	movs	r2, #6
 80035fe:	0019      	movs	r1, r3
 8003600:	2044      	movs	r0, #68	@ 0x44
 8003602:	f7ff fef5 	bl	80033f0 <ReadRegister>

	for (uint8_t i = 0; i < SERIAL_BUFFER_LENGTH; i++) {
 8003606:	1dfb      	adds	r3, r7, #7
 8003608:	2200      	movs	r2, #0
 800360a:	701a      	strb	r2, [r3, #0]
 800360c:	e011      	b.n	8003632 <HIDS_DeviceConnected+0x56>
		Info("Device serial ID[%d]: 0x%X", i, SerialBuffer[i]);
 800360e:	1dfb      	adds	r3, r7, #7
 8003610:	7818      	ldrb	r0, [r3, #0]
 8003612:	1dfb      	adds	r3, r7, #7
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	4a0d      	ldr	r2, [pc, #52]	@ (800364c <HIDS_DeviceConnected+0x70>)
 8003618:	5cd3      	ldrb	r3, [r2, r3]
 800361a:	4a0d      	ldr	r2, [pc, #52]	@ (8003650 <HIDS_DeviceConnected+0x74>)
 800361c:	490d      	ldr	r1, [pc, #52]	@ (8003654 <HIDS_DeviceConnected+0x78>)
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	0003      	movs	r3, r0
 8003622:	2002      	movs	r0, #2
 8003624:	f7ff fe58 	bl	80032d8 <CreateLine>
	for (uint8_t i = 0; i < SERIAL_BUFFER_LENGTH; i++) {
 8003628:	1dfb      	adds	r3, r7, #7
 800362a:	781a      	ldrb	r2, [r3, #0]
 800362c:	1dfb      	adds	r3, r7, #7
 800362e:	3201      	adds	r2, #1
 8003630:	701a      	strb	r2, [r3, #0]
 8003632:	1dfb      	adds	r3, r7, #7
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	2b05      	cmp	r3, #5
 8003638:	d9e9      	bls.n	800360e <HIDS_DeviceConnected+0x32>
	}
	return checkCRC(SerialBuffer);
 800363a:	4b04      	ldr	r3, [pc, #16]	@ (800364c <HIDS_DeviceConnected+0x70>)
 800363c:	0018      	movs	r0, r3
 800363e:	f7ff ff7b 	bl	8003538 <checkCRC>
 8003642:	0003      	movs	r3, r0
}
 8003644:	0018      	movs	r0, r3
 8003646:	46bd      	mov	sp, r7
 8003648:	b002      	add	sp, #8
 800364a:	bd80      	pop	{r7, pc}
 800364c:	200004ac 	.word	0x200004ac
 8003650:	0800b034 	.word	0x0800b034
 8003654:	0800afbc 	.word	0x0800afbc

08003658 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003658:	480d      	ldr	r0, [pc, #52]	@ (8003690 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800365a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 800365c:	f7ff fd28 	bl	80030b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003660:	480c      	ldr	r0, [pc, #48]	@ (8003694 <LoopForever+0x6>)
  ldr r1, =_edata
 8003662:	490d      	ldr	r1, [pc, #52]	@ (8003698 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003664:	4a0d      	ldr	r2, [pc, #52]	@ (800369c <LoopForever+0xe>)
  movs r3, #0
 8003666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003668:	e002      	b.n	8003670 <LoopCopyDataInit>

0800366a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800366a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800366c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800366e:	3304      	adds	r3, #4

08003670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003674:	d3f9      	bcc.n	800366a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003676:	4a0a      	ldr	r2, [pc, #40]	@ (80036a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003678:	4c0a      	ldr	r4, [pc, #40]	@ (80036a4 <LoopForever+0x16>)
  movs r3, #0
 800367a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800367c:	e001      	b.n	8003682 <LoopFillZerobss>

0800367e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800367e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003680:	3204      	adds	r2, #4

08003682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003684:	d3fb      	bcc.n	800367e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003686:	f005 fb53 	bl	8008d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800368a:	f7ff fb65 	bl	8002d58 <main>

0800368e <LoopForever>:

LoopForever:
    b LoopForever
 800368e:	e7fe      	b.n	800368e <LoopForever>
   ldr   r0, =_estack
 8003690:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003698:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800369c:	0800b4f8 	.word	0x0800b4f8
  ldr r2, =_sbss
 80036a0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80036a4:	20000604 	.word	0x20000604

080036a8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036a8:	e7fe      	b.n	80036a8 <ADC1_COMP_IRQHandler>
	...

080036ac <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036b2:	1dfb      	adds	r3, r7, #7
 80036b4:	2200      	movs	r2, #0
 80036b6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80036b8:	4b0b      	ldr	r3, [pc, #44]	@ (80036e8 <HAL_Init+0x3c>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4b0a      	ldr	r3, [pc, #40]	@ (80036e8 <HAL_Init+0x3c>)
 80036be:	2140      	movs	r1, #64	@ 0x40
 80036c0:	430a      	orrs	r2, r1
 80036c2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036c4:	2003      	movs	r0, #3
 80036c6:	f000 f811 	bl	80036ec <HAL_InitTick>
 80036ca:	1e03      	subs	r3, r0, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80036ce:	1dfb      	adds	r3, r7, #7
 80036d0:	2201      	movs	r2, #1
 80036d2:	701a      	strb	r2, [r3, #0]
 80036d4:	e001      	b.n	80036da <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80036d6:	f7ff fbe5 	bl	8002ea4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80036da:	1dfb      	adds	r3, r7, #7
 80036dc:	781b      	ldrb	r3, [r3, #0]
}
 80036de:	0018      	movs	r0, r3
 80036e0:	46bd      	mov	sp, r7
 80036e2:	b002      	add	sp, #8
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	46c0      	nop			@ (mov r8, r8)
 80036e8:	40022000 	.word	0x40022000

080036ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036ec:	b590      	push	{r4, r7, lr}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036f4:	4b14      	ldr	r3, [pc, #80]	@ (8003748 <HAL_InitTick+0x5c>)
 80036f6:	681c      	ldr	r4, [r3, #0]
 80036f8:	4b14      	ldr	r3, [pc, #80]	@ (800374c <HAL_InitTick+0x60>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	0019      	movs	r1, r3
 80036fe:	23fa      	movs	r3, #250	@ 0xfa
 8003700:	0098      	lsls	r0, r3, #2
 8003702:	f7fc fd1d 	bl	8000140 <__udivsi3>
 8003706:	0003      	movs	r3, r0
 8003708:	0019      	movs	r1, r3
 800370a:	0020      	movs	r0, r4
 800370c:	f7fc fd18 	bl	8000140 <__udivsi3>
 8003710:	0003      	movs	r3, r0
 8003712:	0018      	movs	r0, r3
 8003714:	f000 f92f 	bl	8003976 <HAL_SYSTICK_Config>
 8003718:	1e03      	subs	r3, r0, #0
 800371a:	d001      	beq.n	8003720 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e00f      	b.n	8003740 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b03      	cmp	r3, #3
 8003724:	d80b      	bhi.n	800373e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003726:	6879      	ldr	r1, [r7, #4]
 8003728:	2301      	movs	r3, #1
 800372a:	425b      	negs	r3, r3
 800372c:	2200      	movs	r2, #0
 800372e:	0018      	movs	r0, r3
 8003730:	f000 f8fc 	bl	800392c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003734:	4b06      	ldr	r3, [pc, #24]	@ (8003750 <HAL_InitTick+0x64>)
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800373a:	2300      	movs	r3, #0
 800373c:	e000      	b.n	8003740 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
}
 8003740:	0018      	movs	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	b003      	add	sp, #12
 8003746:	bd90      	pop	{r4, r7, pc}
 8003748:	20000000 	.word	0x20000000
 800374c:	2000000c 	.word	0x2000000c
 8003750:	20000008 	.word	0x20000008

08003754 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003758:	4b05      	ldr	r3, [pc, #20]	@ (8003770 <HAL_IncTick+0x1c>)
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	001a      	movs	r2, r3
 800375e:	4b05      	ldr	r3, [pc, #20]	@ (8003774 <HAL_IncTick+0x20>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	18d2      	adds	r2, r2, r3
 8003764:	4b03      	ldr	r3, [pc, #12]	@ (8003774 <HAL_IncTick+0x20>)
 8003766:	601a      	str	r2, [r3, #0]
}
 8003768:	46c0      	nop			@ (mov r8, r8)
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	46c0      	nop			@ (mov r8, r8)
 8003770:	2000000c 	.word	0x2000000c
 8003774:	200004b4 	.word	0x200004b4

08003778 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
  return uwTick;
 800377c:	4b02      	ldr	r3, [pc, #8]	@ (8003788 <HAL_GetTick+0x10>)
 800377e:	681b      	ldr	r3, [r3, #0]
}
 8003780:	0018      	movs	r0, r3
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	46c0      	nop			@ (mov r8, r8)
 8003788:	200004b4 	.word	0x200004b4

0800378c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003794:	f7ff fff0 	bl	8003778 <HAL_GetTick>
 8003798:	0003      	movs	r3, r0
 800379a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	3301      	adds	r3, #1
 80037a4:	d005      	beq.n	80037b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037a6:	4b0a      	ldr	r3, [pc, #40]	@ (80037d0 <HAL_Delay+0x44>)
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	001a      	movs	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	189b      	adds	r3, r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037b2:	46c0      	nop			@ (mov r8, r8)
 80037b4:	f7ff ffe0 	bl	8003778 <HAL_GetTick>
 80037b8:	0002      	movs	r2, r0
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d8f7      	bhi.n	80037b4 <HAL_Delay+0x28>
  {
  }
}
 80037c4:	46c0      	nop			@ (mov r8, r8)
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	46bd      	mov	sp, r7
 80037ca:	b004      	add	sp, #16
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	46c0      	nop			@ (mov r8, r8)
 80037d0:	2000000c 	.word	0x2000000c

080037d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	0002      	movs	r2, r0
 80037dc:	1dfb      	adds	r3, r7, #7
 80037de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80037e0:	1dfb      	adds	r3, r7, #7
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80037e6:	d809      	bhi.n	80037fc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037e8:	1dfb      	adds	r3, r7, #7
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	001a      	movs	r2, r3
 80037ee:	231f      	movs	r3, #31
 80037f0:	401a      	ands	r2, r3
 80037f2:	4b04      	ldr	r3, [pc, #16]	@ (8003804 <__NVIC_EnableIRQ+0x30>)
 80037f4:	2101      	movs	r1, #1
 80037f6:	4091      	lsls	r1, r2
 80037f8:	000a      	movs	r2, r1
 80037fa:	601a      	str	r2, [r3, #0]
  }
}
 80037fc:	46c0      	nop			@ (mov r8, r8)
 80037fe:	46bd      	mov	sp, r7
 8003800:	b002      	add	sp, #8
 8003802:	bd80      	pop	{r7, pc}
 8003804:	e000e100 	.word	0xe000e100

08003808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003808:	b590      	push	{r4, r7, lr}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	0002      	movs	r2, r0
 8003810:	6039      	str	r1, [r7, #0]
 8003812:	1dfb      	adds	r3, r7, #7
 8003814:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003816:	1dfb      	adds	r3, r7, #7
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b7f      	cmp	r3, #127	@ 0x7f
 800381c:	d828      	bhi.n	8003870 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800381e:	4a2f      	ldr	r2, [pc, #188]	@ (80038dc <__NVIC_SetPriority+0xd4>)
 8003820:	1dfb      	adds	r3, r7, #7
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	b25b      	sxtb	r3, r3
 8003826:	089b      	lsrs	r3, r3, #2
 8003828:	33c0      	adds	r3, #192	@ 0xc0
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	589b      	ldr	r3, [r3, r2]
 800382e:	1dfa      	adds	r2, r7, #7
 8003830:	7812      	ldrb	r2, [r2, #0]
 8003832:	0011      	movs	r1, r2
 8003834:	2203      	movs	r2, #3
 8003836:	400a      	ands	r2, r1
 8003838:	00d2      	lsls	r2, r2, #3
 800383a:	21ff      	movs	r1, #255	@ 0xff
 800383c:	4091      	lsls	r1, r2
 800383e:	000a      	movs	r2, r1
 8003840:	43d2      	mvns	r2, r2
 8003842:	401a      	ands	r2, r3
 8003844:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	019b      	lsls	r3, r3, #6
 800384a:	22ff      	movs	r2, #255	@ 0xff
 800384c:	401a      	ands	r2, r3
 800384e:	1dfb      	adds	r3, r7, #7
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	0018      	movs	r0, r3
 8003854:	2303      	movs	r3, #3
 8003856:	4003      	ands	r3, r0
 8003858:	00db      	lsls	r3, r3, #3
 800385a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800385c:	481f      	ldr	r0, [pc, #124]	@ (80038dc <__NVIC_SetPriority+0xd4>)
 800385e:	1dfb      	adds	r3, r7, #7
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	b25b      	sxtb	r3, r3
 8003864:	089b      	lsrs	r3, r3, #2
 8003866:	430a      	orrs	r2, r1
 8003868:	33c0      	adds	r3, #192	@ 0xc0
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800386e:	e031      	b.n	80038d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003870:	4a1b      	ldr	r2, [pc, #108]	@ (80038e0 <__NVIC_SetPriority+0xd8>)
 8003872:	1dfb      	adds	r3, r7, #7
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	0019      	movs	r1, r3
 8003878:	230f      	movs	r3, #15
 800387a:	400b      	ands	r3, r1
 800387c:	3b08      	subs	r3, #8
 800387e:	089b      	lsrs	r3, r3, #2
 8003880:	3306      	adds	r3, #6
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	18d3      	adds	r3, r2, r3
 8003886:	3304      	adds	r3, #4
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	1dfa      	adds	r2, r7, #7
 800388c:	7812      	ldrb	r2, [r2, #0]
 800388e:	0011      	movs	r1, r2
 8003890:	2203      	movs	r2, #3
 8003892:	400a      	ands	r2, r1
 8003894:	00d2      	lsls	r2, r2, #3
 8003896:	21ff      	movs	r1, #255	@ 0xff
 8003898:	4091      	lsls	r1, r2
 800389a:	000a      	movs	r2, r1
 800389c:	43d2      	mvns	r2, r2
 800389e:	401a      	ands	r2, r3
 80038a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	019b      	lsls	r3, r3, #6
 80038a6:	22ff      	movs	r2, #255	@ 0xff
 80038a8:	401a      	ands	r2, r3
 80038aa:	1dfb      	adds	r3, r7, #7
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	0018      	movs	r0, r3
 80038b0:	2303      	movs	r3, #3
 80038b2:	4003      	ands	r3, r0
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038b8:	4809      	ldr	r0, [pc, #36]	@ (80038e0 <__NVIC_SetPriority+0xd8>)
 80038ba:	1dfb      	adds	r3, r7, #7
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	001c      	movs	r4, r3
 80038c0:	230f      	movs	r3, #15
 80038c2:	4023      	ands	r3, r4
 80038c4:	3b08      	subs	r3, #8
 80038c6:	089b      	lsrs	r3, r3, #2
 80038c8:	430a      	orrs	r2, r1
 80038ca:	3306      	adds	r3, #6
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	18c3      	adds	r3, r0, r3
 80038d0:	3304      	adds	r3, #4
 80038d2:	601a      	str	r2, [r3, #0]
}
 80038d4:	46c0      	nop			@ (mov r8, r8)
 80038d6:	46bd      	mov	sp, r7
 80038d8:	b003      	add	sp, #12
 80038da:	bd90      	pop	{r4, r7, pc}
 80038dc:	e000e100 	.word	0xe000e100
 80038e0:	e000ed00 	.word	0xe000ed00

080038e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	1e5a      	subs	r2, r3, #1
 80038f0:	2380      	movs	r3, #128	@ 0x80
 80038f2:	045b      	lsls	r3, r3, #17
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d301      	bcc.n	80038fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038f8:	2301      	movs	r3, #1
 80038fa:	e010      	b.n	800391e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003928 <SysTick_Config+0x44>)
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	3a01      	subs	r2, #1
 8003902:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003904:	2301      	movs	r3, #1
 8003906:	425b      	negs	r3, r3
 8003908:	2103      	movs	r1, #3
 800390a:	0018      	movs	r0, r3
 800390c:	f7ff ff7c 	bl	8003808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003910:	4b05      	ldr	r3, [pc, #20]	@ (8003928 <SysTick_Config+0x44>)
 8003912:	2200      	movs	r2, #0
 8003914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003916:	4b04      	ldr	r3, [pc, #16]	@ (8003928 <SysTick_Config+0x44>)
 8003918:	2207      	movs	r2, #7
 800391a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800391c:	2300      	movs	r3, #0
}
 800391e:	0018      	movs	r0, r3
 8003920:	46bd      	mov	sp, r7
 8003922:	b002      	add	sp, #8
 8003924:	bd80      	pop	{r7, pc}
 8003926:	46c0      	nop			@ (mov r8, r8)
 8003928:	e000e010 	.word	0xe000e010

0800392c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	60b9      	str	r1, [r7, #8]
 8003934:	607a      	str	r2, [r7, #4]
 8003936:	210f      	movs	r1, #15
 8003938:	187b      	adds	r3, r7, r1
 800393a:	1c02      	adds	r2, r0, #0
 800393c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	187b      	adds	r3, r7, r1
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	b25b      	sxtb	r3, r3
 8003946:	0011      	movs	r1, r2
 8003948:	0018      	movs	r0, r3
 800394a:	f7ff ff5d 	bl	8003808 <__NVIC_SetPriority>
}
 800394e:	46c0      	nop			@ (mov r8, r8)
 8003950:	46bd      	mov	sp, r7
 8003952:	b004      	add	sp, #16
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b082      	sub	sp, #8
 800395a:	af00      	add	r7, sp, #0
 800395c:	0002      	movs	r2, r0
 800395e:	1dfb      	adds	r3, r7, #7
 8003960:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003962:	1dfb      	adds	r3, r7, #7
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	b25b      	sxtb	r3, r3
 8003968:	0018      	movs	r0, r3
 800396a:	f7ff ff33 	bl	80037d4 <__NVIC_EnableIRQ>
}
 800396e:	46c0      	nop			@ (mov r8, r8)
 8003970:	46bd      	mov	sp, r7
 8003972:	b002      	add	sp, #8
 8003974:	bd80      	pop	{r7, pc}

08003976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b082      	sub	sp, #8
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	0018      	movs	r0, r3
 8003982:	f7ff ffaf 	bl	80038e4 <SysTick_Config>
 8003986:	0003      	movs	r3, r0
}
 8003988:	0018      	movs	r0, r3
 800398a:	46bd      	mov	sp, r7
 800398c:	b002      	add	sp, #8
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e056      	b.n	8003a50 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	7f5b      	ldrb	r3, [r3, #29]
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d106      	bne.n	80039ba <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	0018      	movs	r0, r3
 80039b6:	f7fe fda3 	bl	8002500 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2202      	movs	r2, #2
 80039be:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	791b      	ldrb	r3, [r3, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d10c      	bne.n	80039e2 <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a22      	ldr	r2, [pc, #136]	@ (8003a58 <HAL_CRC_Init+0xc8>)
 80039ce:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689a      	ldr	r2, [r3, #8]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2118      	movs	r1, #24
 80039dc:	438a      	bics	r2, r1
 80039de:	609a      	str	r2, [r3, #8]
 80039e0:	e00b      	b.n	80039fa <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6899      	ldr	r1, [r3, #8]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68da      	ldr	r2, [r3, #12]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	0018      	movs	r0, r3
 80039ee:	f000 f94c 	bl	8003c8a <HAL_CRCEx_Polynomial_Set>
 80039f2:	1e03      	subs	r3, r0, #0
 80039f4:	d001      	beq.n	80039fa <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e02a      	b.n	8003a50 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	795b      	ldrb	r3, [r3, #5]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d105      	bne.n	8003a0e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2201      	movs	r2, #1
 8003a08:	4252      	negs	r2, r2
 8003a0a:	611a      	str	r2, [r3, #16]
 8003a0c:	e004      	b.n	8003a18 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	6912      	ldr	r2, [r2, #16]
 8003a16:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2260      	movs	r2, #96	@ 0x60
 8003a20:	4393      	bics	r3, r2
 8003a22:	0019      	movs	r1, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	695a      	ldr	r2, [r3, #20]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2280      	movs	r2, #128	@ 0x80
 8003a38:	4393      	bics	r3, r2
 8003a3a:	0019      	movs	r1, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	699a      	ldr	r2, [r3, #24]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	430a      	orrs	r2, r1
 8003a46:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	0018      	movs	r0, r3
 8003a52:	46bd      	mov	sp, r7
 8003a54:	b002      	add	sp, #8
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	04c11db7 	.word	0x04c11db7

08003a5c <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2101      	movs	r1, #1
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d005      	beq.n	8003a96 <HAL_CRC_Calculate+0x3a>
 8003a8a:	d82d      	bhi.n	8003ae8 <HAL_CRC_Calculate+0x8c>
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d019      	beq.n	8003ac4 <HAL_CRC_Calculate+0x68>
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d020      	beq.n	8003ad6 <HAL_CRC_Calculate+0x7a>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8003a94:	e028      	b.n	8003ae8 <HAL_CRC_Calculate+0x8c>
      for (index = 0U; index < BufferLength; index++)
 8003a96:	2300      	movs	r3, #0
 8003a98:	617b      	str	r3, [r7, #20]
 8003a9a:	e00a      	b.n	8003ab2 <HAL_CRC_Calculate+0x56>
        hcrc->Instance->DR = pBuffer[index];
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	18d2      	adds	r2, r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6812      	ldr	r2, [r2, #0]
 8003aaa:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	617b      	str	r3, [r7, #20]
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d3f0      	bcc.n	8003a9c <HAL_CRC_Calculate+0x40>
      temp = hcrc->Instance->DR;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	613b      	str	r3, [r7, #16]
      break;
 8003ac2:	e012      	b.n	8003aea <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	68b9      	ldr	r1, [r7, #8]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	0018      	movs	r0, r3
 8003acc:	f000 f815 	bl	8003afa <CRC_Handle_8>
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	613b      	str	r3, [r7, #16]
      break;
 8003ad4:	e009      	b.n	8003aea <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	68b9      	ldr	r1, [r7, #8]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	0018      	movs	r0, r3
 8003ade:	f000 f89d 	bl	8003c1c <CRC_Handle_16>
 8003ae2:	0003      	movs	r3, r0
 8003ae4:	613b      	str	r3, [r7, #16]
      break;
 8003ae6:	e000      	b.n	8003aea <HAL_CRC_Calculate+0x8e>
      break;
 8003ae8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2201      	movs	r2, #1
 8003aee:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8003af0:	693b      	ldr	r3, [r7, #16]
}
 8003af2:	0018      	movs	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	b006      	add	sp, #24
 8003af8:	bd80      	pop	{r7, pc}

08003afa <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b088      	sub	sp, #32
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	60f8      	str	r0, [r7, #12]
 8003b02:	60b9      	str	r1, [r7, #8]
 8003b04:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8003b06:	2300      	movs	r3, #0
 8003b08:	61fb      	str	r3, [r7, #28]
 8003b0a:	e023      	b.n	8003b54 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	18d3      	adds	r3, r2, r3
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	68b9      	ldr	r1, [r7, #8]
 8003b20:	18cb      	adds	r3, r1, r3
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003b26:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	3302      	adds	r3, #2
 8003b2e:	68b9      	ldr	r1, [r7, #8]
 8003b30:	18cb      	adds	r3, r1, r3
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003b36:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	3303      	adds	r3, #3
 8003b3e:	68b9      	ldr	r1, [r7, #8]
 8003b40:	18cb      	adds	r3, r1, r3
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	0019      	movs	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003b4a:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003b4c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	3301      	adds	r3, #1
 8003b52:	61fb      	str	r3, [r7, #28]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	089b      	lsrs	r3, r3, #2
 8003b58:	69fa      	ldr	r2, [r7, #28]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d3d6      	bcc.n	8003b0c <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2203      	movs	r2, #3
 8003b62:	4013      	ands	r3, r2
 8003b64:	d053      	beq.n	8003c0e <CRC_Handle_8+0x114>
  {
    if ((BufferLength % 4U) == 1U)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2203      	movs	r2, #3
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d107      	bne.n	8003b80 <CRC_Handle_8+0x86>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	18d2      	adds	r2, r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	7812      	ldrb	r2, [r2, #0]
 8003b7e:	701a      	strb	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2203      	movs	r2, #3
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d119      	bne.n	8003bbe <CRC_Handle_8+0xc4>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	18d3      	adds	r3, r2, r3
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	021b      	lsls	r3, r3, #8
 8003b96:	b21a      	sxth	r2, r3
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	68b9      	ldr	r1, [r7, #8]
 8003ba0:	18cb      	adds	r3, r1, r3
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	b21b      	sxth	r3, r3
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	b21a      	sxth	r2, r3
 8003baa:	211a      	movs	r1, #26
 8003bac:	187b      	adds	r3, r7, r1
 8003bae:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	187a      	adds	r2, r7, r1
 8003bba:	8812      	ldrh	r2, [r2, #0]
 8003bbc:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2203      	movs	r2, #3
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	2b03      	cmp	r3, #3
 8003bc6:	d122      	bne.n	8003c0e <CRC_Handle_8+0x114>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	18d3      	adds	r3, r2, r3
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	021b      	lsls	r3, r3, #8
 8003bd4:	b21a      	sxth	r2, r3
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	3301      	adds	r3, #1
 8003bdc:	68b9      	ldr	r1, [r7, #8]
 8003bde:	18cb      	adds	r3, r1, r3
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	b21b      	sxth	r3, r3
 8003be4:	4313      	orrs	r3, r2
 8003be6:	b21a      	sxth	r2, r3
 8003be8:	211a      	movs	r1, #26
 8003bea:	187b      	adds	r3, r7, r1
 8003bec:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	187a      	adds	r2, r7, r1
 8003bf8:	8812      	ldrh	r2, [r2, #0]
 8003bfa:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	3302      	adds	r3, #2
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	18d2      	adds	r2, r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	7812      	ldrb	r2, [r2, #0]
 8003c0c:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
}
 8003c14:	0018      	movs	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	b008      	add	sp, #32
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003c28:	2300      	movs	r3, #0
 8003c2a:	617b      	str	r3, [r7, #20]
 8003c2c:	e013      	b.n	8003c56 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	68ba      	ldr	r2, [r7, #8]
 8003c34:	18d3      	adds	r3, r2, r3
 8003c36:	881b      	ldrh	r3, [r3, #0]
 8003c38:	041a      	lsls	r2, r3, #16
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	3302      	adds	r3, #2
 8003c40:	68b9      	ldr	r1, [r7, #8]
 8003c42:	18cb      	adds	r3, r1, r3
 8003c44:	881b      	ldrh	r3, [r3, #0]
 8003c46:	0019      	movs	r1, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	3301      	adds	r3, #1
 8003c54:	617b      	str	r3, [r7, #20]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	085b      	lsrs	r3, r3, #1
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d3e6      	bcc.n	8003c2e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	4013      	ands	r3, r2
 8003c66:	d009      	beq.n	8003c7c <CRC_Handle_16+0x60>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	18d3      	adds	r3, r2, r3
 8003c76:	881a      	ldrh	r2, [r3, #0]
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
}
 8003c82:	0018      	movs	r0, r3
 8003c84:	46bd      	mov	sp, r7
 8003c86:	b006      	add	sp, #24
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b086      	sub	sp, #24
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	60f8      	str	r0, [r7, #12]
 8003c92:	60b9      	str	r1, [r7, #8]
 8003c94:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c96:	2117      	movs	r1, #23
 8003c98:	187b      	adds	r3, r7, r1
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003c9e:	231f      	movs	r3, #31
 8003ca0:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d103      	bne.n	8003cb2 <HAL_CRCEx_Polynomial_Set+0x28>
  {
    status =  HAL_ERROR;
 8003caa:	187b      	adds	r3, r7, r1
 8003cac:	2201      	movs	r2, #1
 8003cae:	701a      	strb	r2, [r3, #0]
 8003cb0:	e045      	b.n	8003d3e <HAL_CRCEx_Polynomial_Set+0xb4>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003cb2:	46c0      	nop			@ (mov r8, r8)
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1e5a      	subs	r2, r3, #1
 8003cb8:	613a      	str	r2, [r7, #16]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d008      	beq.n	8003cd0 <HAL_CRCEx_Polynomial_Set+0x46>
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	221f      	movs	r2, #31
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	40da      	lsrs	r2, r3
 8003cc8:	0013      	movs	r3, r2
 8003cca:	2201      	movs	r2, #1
 8003ccc:	4013      	ands	r3, r2
 8003cce:	d0f1      	beq.n	8003cb4 <HAL_CRCEx_Polynomial_Set+0x2a>
    {
    }

    switch (PolyLength)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b18      	cmp	r3, #24
 8003cd4:	d00f      	beq.n	8003cf6 <HAL_CRCEx_Polynomial_Set+0x6c>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2b18      	cmp	r3, #24
 8003cda:	d824      	bhi.n	8003d26 <HAL_CRCEx_Polynomial_Set+0x9c>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b10      	cmp	r3, #16
 8003ce0:	d011      	beq.n	8003d06 <HAL_CRCEx_Polynomial_Set+0x7c>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b10      	cmp	r3, #16
 8003ce6:	d81e      	bhi.n	8003d26 <HAL_CRCEx_Polynomial_Set+0x9c>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d020      	beq.n	8003d30 <HAL_CRCEx_Polynomial_Set+0xa6>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d010      	beq.n	8003d16 <HAL_CRCEx_Polynomial_Set+0x8c>
 8003cf4:	e017      	b.n	8003d26 <HAL_CRCEx_Polynomial_Set+0x9c>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	2b06      	cmp	r3, #6
 8003cfa:	d91b      	bls.n	8003d34 <HAL_CRCEx_Polynomial_Set+0xaa>
        {
          status =   HAL_ERROR;
 8003cfc:	2317      	movs	r3, #23
 8003cfe:	18fb      	adds	r3, r7, r3
 8003d00:	2201      	movs	r2, #1
 8003d02:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003d04:	e016      	b.n	8003d34 <HAL_CRCEx_Polynomial_Set+0xaa>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	2b07      	cmp	r3, #7
 8003d0a:	d915      	bls.n	8003d38 <HAL_CRCEx_Polynomial_Set+0xae>
        {
          status =   HAL_ERROR;
 8003d0c:	2317      	movs	r3, #23
 8003d0e:	18fb      	adds	r3, r7, r3
 8003d10:	2201      	movs	r2, #1
 8003d12:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003d14:	e010      	b.n	8003d38 <HAL_CRCEx_Polynomial_Set+0xae>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	2b0f      	cmp	r3, #15
 8003d1a:	d90f      	bls.n	8003d3c <HAL_CRCEx_Polynomial_Set+0xb2>
        {
          status =   HAL_ERROR;
 8003d1c:	2317      	movs	r3, #23
 8003d1e:	18fb      	adds	r3, r7, r3
 8003d20:	2201      	movs	r2, #1
 8003d22:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003d24:	e00a      	b.n	8003d3c <HAL_CRCEx_Polynomial_Set+0xb2>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003d26:	2317      	movs	r3, #23
 8003d28:	18fb      	adds	r3, r7, r3
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	701a      	strb	r2, [r3, #0]
        break;
 8003d2e:	e006      	b.n	8003d3e <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003d30:	46c0      	nop			@ (mov r8, r8)
 8003d32:	e004      	b.n	8003d3e <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003d34:	46c0      	nop			@ (mov r8, r8)
 8003d36:	e002      	b.n	8003d3e <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003d38:	46c0      	nop			@ (mov r8, r8)
 8003d3a:	e000      	b.n	8003d3e <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003d3c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  if (status == HAL_OK)
 8003d3e:	2317      	movs	r3, #23
 8003d40:	18fb      	adds	r3, r7, r3
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10e      	bne.n	8003d66 <HAL_CRCEx_Polynomial_Set+0xdc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	2218      	movs	r2, #24
 8003d58:	4393      	bics	r3, r2
 8003d5a:	0019      	movs	r1, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003d66:	2317      	movs	r3, #23
 8003d68:	18fb      	adds	r3, r7, r3
 8003d6a:	781b      	ldrb	r3, [r3, #0]
}
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	b006      	add	sp, #24
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e061      	b.n	8003e4a <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a32      	ldr	r2, [pc, #200]	@ (8003e54 <HAL_DMA_Init+0xe0>)
 8003d8c:	4694      	mov	ip, r2
 8003d8e:	4463      	add	r3, ip
 8003d90:	2114      	movs	r1, #20
 8003d92:	0018      	movs	r0, r3
 8003d94:	f7fc f9d4 	bl	8000140 <__udivsi3>
 8003d98:	0003      	movs	r3, r0
 8003d9a:	009a      	lsls	r2, r3, #2
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a2d      	ldr	r2, [pc, #180]	@ (8003e58 <HAL_DMA_Init+0xe4>)
 8003da4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2225      	movs	r2, #37	@ 0x25
 8003daa:	2102      	movs	r1, #2
 8003dac:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	4a28      	ldr	r2, [pc, #160]	@ (8003e5c <HAL_DMA_Init+0xe8>)
 8003dba:	4013      	ands	r3, r2
 8003dbc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003dc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	2380      	movs	r3, #128	@ 0x80
 8003dfa:	01db      	lsls	r3, r3, #7
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d018      	beq.n	8003e32 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003e00:	4b17      	ldr	r3, [pc, #92]	@ (8003e60 <HAL_DMA_Init+0xec>)
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e08:	211c      	movs	r1, #28
 8003e0a:	400b      	ands	r3, r1
 8003e0c:	210f      	movs	r1, #15
 8003e0e:	4099      	lsls	r1, r3
 8003e10:	000b      	movs	r3, r1
 8003e12:	43d9      	mvns	r1, r3
 8003e14:	4b12      	ldr	r3, [pc, #72]	@ (8003e60 <HAL_DMA_Init+0xec>)
 8003e16:	400a      	ands	r2, r1
 8003e18:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003e1a:	4b11      	ldr	r3, [pc, #68]	@ (8003e60 <HAL_DMA_Init+0xec>)
 8003e1c:	6819      	ldr	r1, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e26:	201c      	movs	r0, #28
 8003e28:	4003      	ands	r3, r0
 8003e2a:	409a      	lsls	r2, r3
 8003e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e60 <HAL_DMA_Init+0xec>)
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2225      	movs	r2, #37	@ 0x25
 8003e3c:	2101      	movs	r1, #1
 8003e3e:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2224      	movs	r2, #36	@ 0x24
 8003e44:	2100      	movs	r1, #0
 8003e46:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	b004      	add	sp, #16
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	46c0      	nop			@ (mov r8, r8)
 8003e54:	bffdfff8 	.word	0xbffdfff8
 8003e58:	40020000 	.word	0x40020000
 8003e5c:	ffff800f 	.word	0xffff800f
 8003e60:	400200a8 	.word	0x400200a8

08003e64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
 8003e70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e72:	2317      	movs	r3, #23
 8003e74:	18fb      	adds	r3, r7, r3
 8003e76:	2200      	movs	r2, #0
 8003e78:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2224      	movs	r2, #36	@ 0x24
 8003e7e:	5c9b      	ldrb	r3, [r3, r2]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d101      	bne.n	8003e88 <HAL_DMA_Start_IT+0x24>
 8003e84:	2302      	movs	r3, #2
 8003e86:	e04f      	b.n	8003f28 <HAL_DMA_Start_IT+0xc4>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2224      	movs	r2, #36	@ 0x24
 8003e8c:	2101      	movs	r1, #1
 8003e8e:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2225      	movs	r2, #37	@ 0x25
 8003e94:	5c9b      	ldrb	r3, [r3, r2]
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d13a      	bne.n	8003f12 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2225      	movs	r2, #37	@ 0x25
 8003ea0:	2102      	movs	r1, #2
 8003ea2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	438a      	bics	r2, r1
 8003eb8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	68b9      	ldr	r1, [r7, #8]
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 f936 	bl	8004132 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d008      	beq.n	8003ee0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	210e      	movs	r1, #14
 8003eda:	430a      	orrs	r2, r1
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	e00f      	b.n	8003f00 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2104      	movs	r1, #4
 8003eec:	438a      	bics	r2, r1
 8003eee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	210a      	movs	r1, #10
 8003efc:	430a      	orrs	r2, r1
 8003efe:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2101      	movs	r1, #1
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	e007      	b.n	8003f22 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2224      	movs	r2, #36	@ 0x24
 8003f16:	2100      	movs	r1, #0
 8003f18:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f1a:	2317      	movs	r3, #23
 8003f1c:	18fb      	adds	r3, r7, r3
 8003f1e:	2202      	movs	r2, #2
 8003f20:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8003f22:	2317      	movs	r3, #23
 8003f24:	18fb      	adds	r3, r7, r3
 8003f26:	781b      	ldrb	r3, [r3, #0]
}
 8003f28:	0018      	movs	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	b006      	add	sp, #24
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f38:	210f      	movs	r1, #15
 8003f3a:	187b      	adds	r3, r7, r1
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2225      	movs	r2, #37	@ 0x25
 8003f44:	5c9b      	ldrb	r3, [r3, r2]
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d006      	beq.n	8003f5a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2204      	movs	r2, #4
 8003f50:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003f52:	187b      	adds	r3, r7, r1
 8003f54:	2201      	movs	r2, #1
 8003f56:	701a      	strb	r2, [r3, #0]
 8003f58:	e02a      	b.n	8003fb0 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	210e      	movs	r1, #14
 8003f66:	438a      	bics	r2, r1
 8003f68:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2101      	movs	r1, #1
 8003f76:	438a      	bics	r2, r1
 8003f78:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7e:	221c      	movs	r2, #28
 8003f80:	401a      	ands	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f86:	2101      	movs	r1, #1
 8003f88:	4091      	lsls	r1, r2
 8003f8a:	000a      	movs	r2, r1
 8003f8c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2225      	movs	r2, #37	@ 0x25
 8003f92:	2101      	movs	r1, #1
 8003f94:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2224      	movs	r2, #36	@ 0x24
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d004      	beq.n	8003fb0 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	0010      	movs	r0, r2
 8003fae:	4798      	blx	r3
    }
  }
  return status;
 8003fb0:	230f      	movs	r3, #15
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	781b      	ldrb	r3, [r3, #0]
}
 8003fb6:	0018      	movs	r0, r3
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	b004      	add	sp, #16
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b084      	sub	sp, #16
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fda:	221c      	movs	r2, #28
 8003fdc:	4013      	ands	r3, r2
 8003fde:	2204      	movs	r2, #4
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	0013      	movs	r3, r2
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	d026      	beq.n	8004038 <HAL_DMA_IRQHandler+0x7a>
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	2204      	movs	r2, #4
 8003fee:	4013      	ands	r3, r2
 8003ff0:	d022      	beq.n	8004038 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d107      	bne.n	800400e <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2104      	movs	r1, #4
 800400a:	438a      	bics	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004012:	221c      	movs	r2, #28
 8004014:	401a      	ands	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	2104      	movs	r1, #4
 800401c:	4091      	lsls	r1, r2
 800401e:	000a      	movs	r2, r1
 8004020:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004026:	2b00      	cmp	r3, #0
 8004028:	d100      	bne.n	800402c <HAL_DMA_IRQHandler+0x6e>
 800402a:	e071      	b.n	8004110 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	0010      	movs	r0, r2
 8004034:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8004036:	e06b      	b.n	8004110 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403c:	221c      	movs	r2, #28
 800403e:	4013      	ands	r3, r2
 8004040:	2202      	movs	r2, #2
 8004042:	409a      	lsls	r2, r3
 8004044:	0013      	movs	r3, r2
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	4013      	ands	r3, r2
 800404a:	d02d      	beq.n	80040a8 <HAL_DMA_IRQHandler+0xea>
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2202      	movs	r2, #2
 8004050:	4013      	ands	r3, r2
 8004052:	d029      	beq.n	80040a8 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2220      	movs	r2, #32
 800405c:	4013      	ands	r3, r2
 800405e:	d10b      	bne.n	8004078 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	210a      	movs	r1, #10
 800406c:	438a      	bics	r2, r1
 800406e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2225      	movs	r2, #37	@ 0x25
 8004074:	2101      	movs	r1, #1
 8004076:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407c:	221c      	movs	r2, #28
 800407e:	401a      	ands	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004084:	2102      	movs	r1, #2
 8004086:	4091      	lsls	r1, r2
 8004088:	000a      	movs	r2, r1
 800408a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2224      	movs	r2, #36	@ 0x24
 8004090:	2100      	movs	r1, #0
 8004092:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004098:	2b00      	cmp	r3, #0
 800409a:	d039      	beq.n	8004110 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	0010      	movs	r0, r2
 80040a4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80040a6:	e033      	b.n	8004110 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ac:	221c      	movs	r2, #28
 80040ae:	4013      	ands	r3, r2
 80040b0:	2208      	movs	r2, #8
 80040b2:	409a      	lsls	r2, r3
 80040b4:	0013      	movs	r3, r2
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	4013      	ands	r3, r2
 80040ba:	d02a      	beq.n	8004112 <HAL_DMA_IRQHandler+0x154>
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2208      	movs	r2, #8
 80040c0:	4013      	ands	r3, r2
 80040c2:	d026      	beq.n	8004112 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	210e      	movs	r1, #14
 80040d0:	438a      	bics	r2, r1
 80040d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d8:	221c      	movs	r2, #28
 80040da:	401a      	ands	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e0:	2101      	movs	r1, #1
 80040e2:	4091      	lsls	r1, r2
 80040e4:	000a      	movs	r2, r1
 80040e6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2225      	movs	r2, #37	@ 0x25
 80040f2:	2101      	movs	r1, #1
 80040f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2224      	movs	r2, #36	@ 0x24
 80040fa:	2100      	movs	r1, #0
 80040fc:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004102:	2b00      	cmp	r3, #0
 8004104:	d005      	beq.n	8004112 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	0010      	movs	r0, r2
 800410e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004110:	46c0      	nop			@ (mov r8, r8)
 8004112:	46c0      	nop			@ (mov r8, r8)
}
 8004114:	46bd      	mov	sp, r7
 8004116:	b004      	add	sp, #16
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b082      	sub	sp, #8
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2225      	movs	r2, #37	@ 0x25
 8004126:	5c9b      	ldrb	r3, [r3, r2]
 8004128:	b2db      	uxtb	r3, r3
}
 800412a:	0018      	movs	r0, r3
 800412c:	46bd      	mov	sp, r7
 800412e:	b002      	add	sp, #8
 8004130:	bd80      	pop	{r7, pc}

08004132 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b084      	sub	sp, #16
 8004136:	af00      	add	r7, sp, #0
 8004138:	60f8      	str	r0, [r7, #12]
 800413a:	60b9      	str	r1, [r7, #8]
 800413c:	607a      	str	r2, [r7, #4]
 800413e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004144:	221c      	movs	r2, #28
 8004146:	401a      	ands	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	2101      	movs	r1, #1
 800414e:	4091      	lsls	r1, r2
 8004150:	000a      	movs	r2, r1
 8004152:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	2b10      	cmp	r3, #16
 8004162:	d108      	bne.n	8004176 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004174:	e007      	b.n	8004186 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	60da      	str	r2, [r3, #12]
}
 8004186:	46c0      	nop			@ (mov r8, r8)
 8004188:	46bd      	mov	sp, r7
 800418a:	b004      	add	sp, #16
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800419a:	2300      	movs	r3, #0
 800419c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800419e:	2300      	movs	r3, #0
 80041a0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80041a2:	2300      	movs	r3, #0
 80041a4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80041a6:	e155      	b.n	8004454 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2101      	movs	r1, #1
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4091      	lsls	r1, r2
 80041b2:	000a      	movs	r2, r1
 80041b4:	4013      	ands	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d100      	bne.n	80041c0 <HAL_GPIO_Init+0x30>
 80041be:	e146      	b.n	800444e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2203      	movs	r2, #3
 80041c6:	4013      	ands	r3, r2
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d005      	beq.n	80041d8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	2203      	movs	r2, #3
 80041d2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d130      	bne.n	800423a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	2203      	movs	r2, #3
 80041e4:	409a      	lsls	r2, r3
 80041e6:	0013      	movs	r3, r2
 80041e8:	43da      	mvns	r2, r3
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	4013      	ands	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	68da      	ldr	r2, [r3, #12]
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	409a      	lsls	r2, r3
 80041fa:	0013      	movs	r3, r2
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4313      	orrs	r3, r2
 8004200:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	693a      	ldr	r2, [r7, #16]
 8004206:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800420e:	2201      	movs	r2, #1
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	409a      	lsls	r2, r3
 8004214:	0013      	movs	r3, r2
 8004216:	43da      	mvns	r2, r3
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	4013      	ands	r3, r2
 800421c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	091b      	lsrs	r3, r3, #4
 8004224:	2201      	movs	r2, #1
 8004226:	401a      	ands	r2, r3
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	409a      	lsls	r2, r3
 800422c:	0013      	movs	r3, r2
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	4313      	orrs	r3, r2
 8004232:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2203      	movs	r2, #3
 8004240:	4013      	ands	r3, r2
 8004242:	2b03      	cmp	r3, #3
 8004244:	d017      	beq.n	8004276 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	2203      	movs	r2, #3
 8004252:	409a      	lsls	r2, r3
 8004254:	0013      	movs	r3, r2
 8004256:	43da      	mvns	r2, r3
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	4013      	ands	r3, r2
 800425c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	689a      	ldr	r2, [r3, #8]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	409a      	lsls	r2, r3
 8004268:	0013      	movs	r3, r2
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2203      	movs	r2, #3
 800427c:	4013      	ands	r3, r2
 800427e:	2b02      	cmp	r3, #2
 8004280:	d123      	bne.n	80042ca <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	08da      	lsrs	r2, r3, #3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	3208      	adds	r2, #8
 800428a:	0092      	lsls	r2, r2, #2
 800428c:	58d3      	ldr	r3, [r2, r3]
 800428e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	2207      	movs	r2, #7
 8004294:	4013      	ands	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	220f      	movs	r2, #15
 800429a:	409a      	lsls	r2, r3
 800429c:	0013      	movs	r3, r2
 800429e:	43da      	mvns	r2, r3
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	4013      	ands	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	691a      	ldr	r2, [r3, #16]
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2107      	movs	r1, #7
 80042ae:	400b      	ands	r3, r1
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	409a      	lsls	r2, r3
 80042b4:	0013      	movs	r3, r2
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	08da      	lsrs	r2, r3, #3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	3208      	adds	r2, #8
 80042c4:	0092      	lsls	r2, r2, #2
 80042c6:	6939      	ldr	r1, [r7, #16]
 80042c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	2203      	movs	r2, #3
 80042d6:	409a      	lsls	r2, r3
 80042d8:	0013      	movs	r3, r2
 80042da:	43da      	mvns	r2, r3
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	4013      	ands	r3, r2
 80042e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2203      	movs	r2, #3
 80042e8:	401a      	ands	r2, r3
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	409a      	lsls	r2, r3
 80042f0:	0013      	movs	r3, r2
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	23c0      	movs	r3, #192	@ 0xc0
 8004304:	029b      	lsls	r3, r3, #10
 8004306:	4013      	ands	r3, r2
 8004308:	d100      	bne.n	800430c <HAL_GPIO_Init+0x17c>
 800430a:	e0a0      	b.n	800444e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800430c:	4b57      	ldr	r3, [pc, #348]	@ (800446c <HAL_GPIO_Init+0x2dc>)
 800430e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004310:	4b56      	ldr	r3, [pc, #344]	@ (800446c <HAL_GPIO_Init+0x2dc>)
 8004312:	2101      	movs	r1, #1
 8004314:	430a      	orrs	r2, r1
 8004316:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004318:	4a55      	ldr	r2, [pc, #340]	@ (8004470 <HAL_GPIO_Init+0x2e0>)
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	089b      	lsrs	r3, r3, #2
 800431e:	3302      	adds	r3, #2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	589b      	ldr	r3, [r3, r2]
 8004324:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2203      	movs	r2, #3
 800432a:	4013      	ands	r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	220f      	movs	r2, #15
 8004330:	409a      	lsls	r2, r3
 8004332:	0013      	movs	r3, r2
 8004334:	43da      	mvns	r2, r3
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	4013      	ands	r3, r2
 800433a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	23a0      	movs	r3, #160	@ 0xa0
 8004340:	05db      	lsls	r3, r3, #23
 8004342:	429a      	cmp	r2, r3
 8004344:	d01f      	beq.n	8004386 <HAL_GPIO_Init+0x1f6>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a4a      	ldr	r2, [pc, #296]	@ (8004474 <HAL_GPIO_Init+0x2e4>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d019      	beq.n	8004382 <HAL_GPIO_Init+0x1f2>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a49      	ldr	r2, [pc, #292]	@ (8004478 <HAL_GPIO_Init+0x2e8>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d013      	beq.n	800437e <HAL_GPIO_Init+0x1ee>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a48      	ldr	r2, [pc, #288]	@ (800447c <HAL_GPIO_Init+0x2ec>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00d      	beq.n	800437a <HAL_GPIO_Init+0x1ea>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a47      	ldr	r2, [pc, #284]	@ (8004480 <HAL_GPIO_Init+0x2f0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d007      	beq.n	8004376 <HAL_GPIO_Init+0x1e6>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a46      	ldr	r2, [pc, #280]	@ (8004484 <HAL_GPIO_Init+0x2f4>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d101      	bne.n	8004372 <HAL_GPIO_Init+0x1e2>
 800436e:	2305      	movs	r3, #5
 8004370:	e00a      	b.n	8004388 <HAL_GPIO_Init+0x1f8>
 8004372:	2306      	movs	r3, #6
 8004374:	e008      	b.n	8004388 <HAL_GPIO_Init+0x1f8>
 8004376:	2304      	movs	r3, #4
 8004378:	e006      	b.n	8004388 <HAL_GPIO_Init+0x1f8>
 800437a:	2303      	movs	r3, #3
 800437c:	e004      	b.n	8004388 <HAL_GPIO_Init+0x1f8>
 800437e:	2302      	movs	r3, #2
 8004380:	e002      	b.n	8004388 <HAL_GPIO_Init+0x1f8>
 8004382:	2301      	movs	r3, #1
 8004384:	e000      	b.n	8004388 <HAL_GPIO_Init+0x1f8>
 8004386:	2300      	movs	r3, #0
 8004388:	697a      	ldr	r2, [r7, #20]
 800438a:	2103      	movs	r1, #3
 800438c:	400a      	ands	r2, r1
 800438e:	0092      	lsls	r2, r2, #2
 8004390:	4093      	lsls	r3, r2
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004398:	4935      	ldr	r1, [pc, #212]	@ (8004470 <HAL_GPIO_Init+0x2e0>)
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	089b      	lsrs	r3, r3, #2
 800439e:	3302      	adds	r3, #2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043a6:	4b38      	ldr	r3, [pc, #224]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	43da      	mvns	r2, r3
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	4013      	ands	r3, r2
 80043b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	2380      	movs	r3, #128	@ 0x80
 80043bc:	035b      	lsls	r3, r3, #13
 80043be:	4013      	ands	r3, r2
 80043c0:	d003      	beq.n	80043ca <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80043ca:	4b2f      	ldr	r3, [pc, #188]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80043d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	43da      	mvns	r2, r3
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	4013      	ands	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685a      	ldr	r2, [r3, #4]
 80043e4:	2380      	movs	r3, #128	@ 0x80
 80043e6:	039b      	lsls	r3, r3, #14
 80043e8:	4013      	ands	r3, r2
 80043ea:	d003      	beq.n	80043f4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80043f4:	4b24      	ldr	r3, [pc, #144]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80043fa:	4b23      	ldr	r3, [pc, #140]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	43da      	mvns	r2, r3
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	4013      	ands	r3, r2
 8004408:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	2380      	movs	r3, #128	@ 0x80
 8004410:	029b      	lsls	r3, r3, #10
 8004412:	4013      	ands	r3, r2
 8004414:	d003      	beq.n	800441e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	4313      	orrs	r3, r2
 800441c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800441e:	4b1a      	ldr	r3, [pc, #104]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004424:	4b18      	ldr	r3, [pc, #96]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	43da      	mvns	r2, r3
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	4013      	ands	r3, r2
 8004432:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	2380      	movs	r3, #128	@ 0x80
 800443a:	025b      	lsls	r3, r3, #9
 800443c:	4013      	ands	r3, r2
 800443e:	d003      	beq.n	8004448 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	4313      	orrs	r3, r2
 8004446:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004448:	4b0f      	ldr	r3, [pc, #60]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	3301      	adds	r3, #1
 8004452:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	40da      	lsrs	r2, r3
 800445c:	1e13      	subs	r3, r2, #0
 800445e:	d000      	beq.n	8004462 <HAL_GPIO_Init+0x2d2>
 8004460:	e6a2      	b.n	80041a8 <HAL_GPIO_Init+0x18>
  }
}
 8004462:	46c0      	nop			@ (mov r8, r8)
 8004464:	46c0      	nop			@ (mov r8, r8)
 8004466:	46bd      	mov	sp, r7
 8004468:	b006      	add	sp, #24
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40021000 	.word	0x40021000
 8004470:	40010000 	.word	0x40010000
 8004474:	50000400 	.word	0x50000400
 8004478:	50000800 	.word	0x50000800
 800447c:	50000c00 	.word	0x50000c00
 8004480:	50001000 	.word	0x50001000
 8004484:	50001c00 	.word	0x50001c00
 8004488:	40010400 	.word	0x40010400

0800448c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	0008      	movs	r0, r1
 8004496:	0011      	movs	r1, r2
 8004498:	1cbb      	adds	r3, r7, #2
 800449a:	1c02      	adds	r2, r0, #0
 800449c:	801a      	strh	r2, [r3, #0]
 800449e:	1c7b      	adds	r3, r7, #1
 80044a0:	1c0a      	adds	r2, r1, #0
 80044a2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80044a4:	1c7b      	adds	r3, r7, #1
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d004      	beq.n	80044b6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044ac:	1cbb      	adds	r3, r7, #2
 80044ae:	881a      	ldrh	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80044b4:	e003      	b.n	80044be <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80044b6:	1cbb      	adds	r3, r7, #2
 80044b8:	881a      	ldrh	r2, [r3, #0]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80044be:	46c0      	nop			@ (mov r8, r8)
 80044c0:	46bd      	mov	sp, r7
 80044c2:	b002      	add	sp, #8
 80044c4:	bd80      	pop	{r7, pc}
	...

080044c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e082      	b.n	80045e0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2241      	movs	r2, #65	@ 0x41
 80044de:	5c9b      	ldrb	r3, [r3, r2]
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d107      	bne.n	80044f6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2240      	movs	r2, #64	@ 0x40
 80044ea:	2100      	movs	r1, #0
 80044ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	0018      	movs	r0, r3
 80044f2:	f7fe faed 	bl	8002ad0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2241      	movs	r2, #65	@ 0x41
 80044fa:	2124      	movs	r1, #36	@ 0x24
 80044fc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2101      	movs	r1, #1
 800450a:	438a      	bics	r2, r1
 800450c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685a      	ldr	r2, [r3, #4]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4934      	ldr	r1, [pc, #208]	@ (80045e8 <HAL_I2C_Init+0x120>)
 8004518:	400a      	ands	r2, r1
 800451a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4931      	ldr	r1, [pc, #196]	@ (80045ec <HAL_I2C_Init+0x124>)
 8004528:	400a      	ands	r2, r1
 800452a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d108      	bne.n	8004546 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689a      	ldr	r2, [r3, #8]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2180      	movs	r1, #128	@ 0x80
 800453e:	0209      	lsls	r1, r1, #8
 8004540:	430a      	orrs	r2, r1
 8004542:	609a      	str	r2, [r3, #8]
 8004544:	e007      	b.n	8004556 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2184      	movs	r1, #132	@ 0x84
 8004550:	0209      	lsls	r1, r1, #8
 8004552:	430a      	orrs	r2, r1
 8004554:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	2b02      	cmp	r3, #2
 800455c:	d104      	bne.n	8004568 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2280      	movs	r2, #128	@ 0x80
 8004564:	0112      	lsls	r2, r2, #4
 8004566:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	491f      	ldr	r1, [pc, #124]	@ (80045f0 <HAL_I2C_Init+0x128>)
 8004574:	430a      	orrs	r2, r1
 8004576:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68da      	ldr	r2, [r3, #12]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	491a      	ldr	r1, [pc, #104]	@ (80045ec <HAL_I2C_Init+0x124>)
 8004584:	400a      	ands	r2, r1
 8004586:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	691a      	ldr	r2, [r3, #16]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	695b      	ldr	r3, [r3, #20]
 8004590:	431a      	orrs	r2, r3
 8004592:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	430a      	orrs	r2, r1
 80045a0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69d9      	ldr	r1, [r3, #28]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a1a      	ldr	r2, [r3, #32]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2101      	movs	r1, #1
 80045be:	430a      	orrs	r2, r1
 80045c0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2241      	movs	r2, #65	@ 0x41
 80045cc:	2120      	movs	r1, #32
 80045ce:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2242      	movs	r2, #66	@ 0x42
 80045da:	2100      	movs	r1, #0
 80045dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	0018      	movs	r0, r3
 80045e2:	46bd      	mov	sp, r7
 80045e4:	b002      	add	sp, #8
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	f0ffffff 	.word	0xf0ffffff
 80045ec:	ffff7fff 	.word	0xffff7fff
 80045f0:	02008000 	.word	0x02008000

080045f4 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 80045f4:	b5b0      	push	{r4, r5, r7, lr}
 80045f6:	b088      	sub	sp, #32
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	0008      	movs	r0, r1
 80045fe:	607a      	str	r2, [r7, #4]
 8004600:	0019      	movs	r1, r3
 8004602:	230a      	movs	r3, #10
 8004604:	18fb      	adds	r3, r7, r3
 8004606:	1c02      	adds	r2, r0, #0
 8004608:	801a      	strh	r2, [r3, #0]
 800460a:	2308      	movs	r3, #8
 800460c:	18fb      	adds	r3, r7, r3
 800460e:	1c0a      	adds	r2, r1, #0
 8004610:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2241      	movs	r2, #65	@ 0x41
 8004616:	5c9b      	ldrb	r3, [r3, r2]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b20      	cmp	r3, #32
 800461c:	d000      	beq.n	8004620 <HAL_I2C_Master_Transmit_DMA+0x2c>
 800461e:	e0dd      	b.n	80047dc <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699a      	ldr	r2, [r3, #24]
 8004626:	2380      	movs	r3, #128	@ 0x80
 8004628:	021b      	lsls	r3, r3, #8
 800462a:	401a      	ands	r2, r3
 800462c:	2380      	movs	r3, #128	@ 0x80
 800462e:	021b      	lsls	r3, r3, #8
 8004630:	429a      	cmp	r2, r3
 8004632:	d101      	bne.n	8004638 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8004634:	2302      	movs	r3, #2
 8004636:	e0d2      	b.n	80047de <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2240      	movs	r2, #64	@ 0x40
 800463c:	5c9b      	ldrb	r3, [r3, r2]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d101      	bne.n	8004646 <HAL_I2C_Master_Transmit_DMA+0x52>
 8004642:	2302      	movs	r3, #2
 8004644:	e0cb      	b.n	80047de <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2240      	movs	r2, #64	@ 0x40
 800464a:	2101      	movs	r1, #1
 800464c:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2241      	movs	r2, #65	@ 0x41
 8004652:	2121      	movs	r1, #33	@ 0x21
 8004654:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2242      	movs	r2, #66	@ 0x42
 800465a:	2110      	movs	r1, #16
 800465c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2208      	movs	r2, #8
 800466e:	18ba      	adds	r2, r7, r2
 8004670:	8812      	ldrh	r2, [r2, #0]
 8004672:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	4a5c      	ldr	r2, [pc, #368]	@ (80047e8 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8004678:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	4a5b      	ldr	r2, [pc, #364]	@ (80047ec <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 800467e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004684:	b29b      	uxth	r3, r3
 8004686:	2bff      	cmp	r3, #255	@ 0xff
 8004688:	d906      	bls.n	8004698 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	22ff      	movs	r2, #255	@ 0xff
 800468e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004690:	2380      	movs	r3, #128	@ 0x80
 8004692:	045b      	lsls	r3, r3, #17
 8004694:	617b      	str	r3, [r7, #20]
 8004696:	e007      	b.n	80046a8 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80046a2:	2380      	movs	r3, #128	@ 0x80
 80046a4:	049b      	lsls	r3, r3, #18
 80046a6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d100      	bne.n	80046b2 <HAL_I2C_Master_Transmit_DMA+0xbe>
 80046b0:	e078      	b.n	80047a4 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d023      	beq.n	8004702 <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046be:	4a4c      	ldr	r2, [pc, #304]	@ (80047f0 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 80046c0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c6:	4a4b      	ldr	r2, [pc, #300]	@ (80047f4 <HAL_I2C_Master_Transmit_DMA+0x200>)
 80046c8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ce:	2200      	movs	r2, #0
 80046d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d6:	2200      	movs	r2, #0
 80046d8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80046de:	6879      	ldr	r1, [r7, #4]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	3328      	adds	r3, #40	@ 0x28
 80046e6:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80046ec:	2513      	movs	r5, #19
 80046ee:	197c      	adds	r4, r7, r5
 80046f0:	f7ff fbb8 	bl	8003e64 <HAL_DMA_Start_IT>
 80046f4:	0003      	movs	r3, r0
 80046f6:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80046f8:	197b      	adds	r3, r7, r5
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d13d      	bne.n	800477c <HAL_I2C_Master_Transmit_DMA+0x188>
 8004700:	e013      	b.n	800472a <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2241      	movs	r2, #65	@ 0x41
 8004706:	2120      	movs	r1, #32
 8004708:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2242      	movs	r2, #66	@ 0x42
 800470e:	2100      	movs	r1, #0
 8004710:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004716:	2280      	movs	r2, #128	@ 0x80
 8004718:	431a      	orrs	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2240      	movs	r2, #64	@ 0x40
 8004722:	2100      	movs	r1, #0
 8004724:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e059      	b.n	80047de <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800472e:	b2da      	uxtb	r2, r3
 8004730:	697c      	ldr	r4, [r7, #20]
 8004732:	230a      	movs	r3, #10
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	8819      	ldrh	r1, [r3, #0]
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	4b2f      	ldr	r3, [pc, #188]	@ (80047f8 <HAL_I2C_Master_Transmit_DMA+0x204>)
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	0023      	movs	r3, r4
 8004740:	f001 fcf6 	bl	8006130 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004748:	b29a      	uxth	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	b29a      	uxth	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2240      	movs	r2, #64	@ 0x40
 800475a:	2100      	movs	r1, #0
 800475c:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2110      	movs	r1, #16
 8004762:	0018      	movs	r0, r3
 8004764:	f001 fd1e 	bl	80061a4 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2180      	movs	r1, #128	@ 0x80
 8004774:	01c9      	lsls	r1, r1, #7
 8004776:	430a      	orrs	r2, r1
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	e02d      	b.n	80047d8 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2241      	movs	r2, #65	@ 0x41
 8004780:	2120      	movs	r1, #32
 8004782:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2242      	movs	r2, #66	@ 0x42
 8004788:	2100      	movs	r1, #0
 800478a:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004790:	2210      	movs	r2, #16
 8004792:	431a      	orrs	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2240      	movs	r2, #64	@ 0x40
 800479c:	2100      	movs	r1, #0
 800479e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e01c      	b.n	80047de <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	4a15      	ldr	r2, [pc, #84]	@ (80047fc <HAL_I2C_Master_Transmit_DMA+0x208>)
 80047a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047ae:	b2da      	uxtb	r2, r3
 80047b0:	2380      	movs	r3, #128	@ 0x80
 80047b2:	049c      	lsls	r4, r3, #18
 80047b4:	230a      	movs	r3, #10
 80047b6:	18fb      	adds	r3, r7, r3
 80047b8:	8819      	ldrh	r1, [r3, #0]
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	4b0e      	ldr	r3, [pc, #56]	@ (80047f8 <HAL_I2C_Master_Transmit_DMA+0x204>)
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	0023      	movs	r3, r4
 80047c2:	f001 fcb5 	bl	8006130 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2240      	movs	r2, #64	@ 0x40
 80047ca:	2100      	movs	r1, #0
 80047cc:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2101      	movs	r1, #1
 80047d2:	0018      	movs	r0, r3
 80047d4:	f001 fce6 	bl	80061a4 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	e000      	b.n	80047de <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80047dc:	2302      	movs	r3, #2
  }
}
 80047de:	0018      	movs	r0, r3
 80047e0:	46bd      	mov	sp, r7
 80047e2:	b006      	add	sp, #24
 80047e4:	bdb0      	pop	{r4, r5, r7, pc}
 80047e6:	46c0      	nop			@ (mov r8, r8)
 80047e8:	ffff0000 	.word	0xffff0000
 80047ec:	08004fc9 	.word	0x08004fc9
 80047f0:	08005f81 	.word	0x08005f81
 80047f4:	080060c1 	.word	0x080060c1
 80047f8:	80002000 	.word	0x80002000
 80047fc:	08004b75 	.word	0x08004b75

08004800 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8004800:	b5b0      	push	{r4, r5, r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af02      	add	r7, sp, #8
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	0008      	movs	r0, r1
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	0019      	movs	r1, r3
 800480e:	230a      	movs	r3, #10
 8004810:	18fb      	adds	r3, r7, r3
 8004812:	1c02      	adds	r2, r0, #0
 8004814:	801a      	strh	r2, [r3, #0]
 8004816:	2308      	movs	r3, #8
 8004818:	18fb      	adds	r3, r7, r3
 800481a:	1c0a      	adds	r2, r1, #0
 800481c:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2241      	movs	r2, #65	@ 0x41
 8004822:	5c9b      	ldrb	r3, [r3, r2]
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b20      	cmp	r3, #32
 8004828:	d000      	beq.n	800482c <HAL_I2C_Master_Receive_DMA+0x2c>
 800482a:	e0dd      	b.n	80049e8 <HAL_I2C_Master_Receive_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	699a      	ldr	r2, [r3, #24]
 8004832:	2380      	movs	r3, #128	@ 0x80
 8004834:	021b      	lsls	r3, r3, #8
 8004836:	401a      	ands	r2, r3
 8004838:	2380      	movs	r3, #128	@ 0x80
 800483a:	021b      	lsls	r3, r3, #8
 800483c:	429a      	cmp	r2, r3
 800483e:	d101      	bne.n	8004844 <HAL_I2C_Master_Receive_DMA+0x44>
    {
      return HAL_BUSY;
 8004840:	2302      	movs	r3, #2
 8004842:	e0d2      	b.n	80049ea <HAL_I2C_Master_Receive_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2240      	movs	r2, #64	@ 0x40
 8004848:	5c9b      	ldrb	r3, [r3, r2]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d101      	bne.n	8004852 <HAL_I2C_Master_Receive_DMA+0x52>
 800484e:	2302      	movs	r3, #2
 8004850:	e0cb      	b.n	80049ea <HAL_I2C_Master_Receive_DMA+0x1ea>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2240      	movs	r2, #64	@ 0x40
 8004856:	2101      	movs	r1, #1
 8004858:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2241      	movs	r2, #65	@ 0x41
 800485e:	2122      	movs	r1, #34	@ 0x22
 8004860:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2242      	movs	r2, #66	@ 0x42
 8004866:	2110      	movs	r1, #16
 8004868:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2208      	movs	r2, #8
 800487a:	18ba      	adds	r2, r7, r2
 800487c:	8812      	ldrh	r2, [r2, #0]
 800487e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4a5c      	ldr	r2, [pc, #368]	@ (80049f4 <HAL_I2C_Master_Receive_DMA+0x1f4>)
 8004884:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4a5b      	ldr	r2, [pc, #364]	@ (80049f8 <HAL_I2C_Master_Receive_DMA+0x1f8>)
 800488a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	2bff      	cmp	r3, #255	@ 0xff
 8004894:	d906      	bls.n	80048a4 <HAL_I2C_Master_Receive_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	22ff      	movs	r2, #255	@ 0xff
 800489a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800489c:	2380      	movs	r3, #128	@ 0x80
 800489e:	045b      	lsls	r3, r3, #17
 80048a0:	617b      	str	r3, [r7, #20]
 80048a2:	e007      	b.n	80048b4 <HAL_I2C_Master_Receive_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80048ae:	2380      	movs	r3, #128	@ 0x80
 80048b0:	049b      	lsls	r3, r3, #18
 80048b2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d100      	bne.n	80048be <HAL_I2C_Master_Receive_DMA+0xbe>
 80048bc:	e078      	b.n	80049b0 <HAL_I2C_Master_Receive_DMA+0x1b0>
    {
      if (hi2c->hdmarx != NULL)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d023      	beq.n	800490e <HAL_I2C_Master_Receive_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ca:	4a4c      	ldr	r2, [pc, #304]	@ (80049fc <HAL_I2C_Master_Receive_DMA+0x1fc>)
 80048cc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d2:	4a4b      	ldr	r2, [pc, #300]	@ (8004a00 <HAL_I2C_Master_Receive_DMA+0x200>)
 80048d4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048da:	2200      	movs	r2, #0
 80048dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e2:	2200      	movs	r2, #0
 80048e4:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	3324      	adds	r3, #36	@ 0x24
 80048f0:	0019      	movs	r1, r3
 80048f2:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80048f8:	2513      	movs	r5, #19
 80048fa:	197c      	adds	r4, r7, r5
 80048fc:	f7ff fab2 	bl	8003e64 <HAL_DMA_Start_IT>
 8004900:	0003      	movs	r3, r0
 8004902:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004904:	197b      	adds	r3, r7, r5
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d13d      	bne.n	8004988 <HAL_I2C_Master_Receive_DMA+0x188>
 800490c:	e013      	b.n	8004936 <HAL_I2C_Master_Receive_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2241      	movs	r2, #65	@ 0x41
 8004912:	2120      	movs	r1, #32
 8004914:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2242      	movs	r2, #66	@ 0x42
 800491a:	2100      	movs	r1, #0
 800491c:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004922:	2280      	movs	r2, #128	@ 0x80
 8004924:	431a      	orrs	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2240      	movs	r2, #64	@ 0x40
 800492e:	2100      	movs	r1, #0
 8004930:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e059      	b.n	80049ea <HAL_I2C_Master_Receive_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800493a:	b2da      	uxtb	r2, r3
 800493c:	697c      	ldr	r4, [r7, #20]
 800493e:	230a      	movs	r3, #10
 8004940:	18fb      	adds	r3, r7, r3
 8004942:	8819      	ldrh	r1, [r3, #0]
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	4b2f      	ldr	r3, [pc, #188]	@ (8004a04 <HAL_I2C_Master_Receive_DMA+0x204>)
 8004948:	9300      	str	r3, [sp, #0]
 800494a:	0023      	movs	r3, r4
 800494c:	f001 fbf0 	bl	8006130 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004954:	b29a      	uxth	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	b29a      	uxth	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2240      	movs	r2, #64	@ 0x40
 8004966:	2100      	movs	r1, #0
 8004968:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2110      	movs	r1, #16
 800496e:	0018      	movs	r0, r3
 8004970:	f001 fc18 	bl	80061a4 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2180      	movs	r1, #128	@ 0x80
 8004980:	0209      	lsls	r1, r1, #8
 8004982:	430a      	orrs	r2, r1
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	e02d      	b.n	80049e4 <HAL_I2C_Master_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2241      	movs	r2, #65	@ 0x41
 800498c:	2120      	movs	r1, #32
 800498e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2242      	movs	r2, #66	@ 0x42
 8004994:	2100      	movs	r1, #0
 8004996:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499c:	2210      	movs	r2, #16
 800499e:	431a      	orrs	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2240      	movs	r2, #64	@ 0x40
 80049a8:	2100      	movs	r1, #0
 80049aa:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e01c      	b.n	80049ea <HAL_I2C_Master_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4a15      	ldr	r2, [pc, #84]	@ (8004a08 <HAL_I2C_Master_Receive_DMA+0x208>)
 80049b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049ba:	b2da      	uxtb	r2, r3
 80049bc:	2380      	movs	r3, #128	@ 0x80
 80049be:	049c      	lsls	r4, r3, #18
 80049c0:	230a      	movs	r3, #10
 80049c2:	18fb      	adds	r3, r7, r3
 80049c4:	8819      	ldrh	r1, [r3, #0]
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	4b0e      	ldr	r3, [pc, #56]	@ (8004a04 <HAL_I2C_Master_Receive_DMA+0x204>)
 80049ca:	9300      	str	r3, [sp, #0]
 80049cc:	0023      	movs	r3, r4
 80049ce:	f001 fbaf 	bl	8006130 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2240      	movs	r2, #64	@ 0x40
 80049d6:	2100      	movs	r1, #0
 80049d8:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2101      	movs	r1, #1
 80049de:	0018      	movs	r0, r3
 80049e0:	f001 fbe0 	bl	80061a4 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80049e4:	2300      	movs	r3, #0
 80049e6:	e000      	b.n	80049ea <HAL_I2C_Master_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80049e8:	2302      	movs	r3, #2
  }
}
 80049ea:	0018      	movs	r0, r3
 80049ec:	46bd      	mov	sp, r7
 80049ee:	b006      	add	sp, #24
 80049f0:	bdb0      	pop	{r4, r5, r7, pc}
 80049f2:	46c0      	nop			@ (mov r8, r8)
 80049f4:	ffff0000 	.word	0xffff0000
 80049f8:	08004fc9 	.word	0x08004fc9
 80049fc:	08006021 	.word	0x08006021
 8004a00:	080060c1 	.word	0x080060c1
 8004a04:	80002400 	.word	0x80002400
 8004a08:	08004b75 	.word	0x08004b75

08004a0c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d005      	beq.n	8004a38 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	68f9      	ldr	r1, [r7, #12]
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	4798      	blx	r3
  }
}
 8004a38:	46c0      	nop			@ (mov r8, r8)
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	b004      	add	sp, #16
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	2380      	movs	r3, #128	@ 0x80
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	4013      	ands	r3, r2
 8004a60:	d00e      	beq.n	8004a80 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	2280      	movs	r2, #128	@ 0x80
 8004a66:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004a68:	d00a      	beq.n	8004a80 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	2201      	movs	r2, #1
 8004a70:	431a      	orrs	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2280      	movs	r2, #128	@ 0x80
 8004a7c:	0052      	lsls	r2, r2, #1
 8004a7e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	2380      	movs	r3, #128	@ 0x80
 8004a84:	00db      	lsls	r3, r3, #3
 8004a86:	4013      	ands	r3, r2
 8004a88:	d00e      	beq.n	8004aa8 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	2280      	movs	r2, #128	@ 0x80
 8004a8e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004a90:	d00a      	beq.n	8004aa8 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a96:	2208      	movs	r2, #8
 8004a98:	431a      	orrs	r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2280      	movs	r2, #128	@ 0x80
 8004aa4:	00d2      	lsls	r2, r2, #3
 8004aa6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	2380      	movs	r3, #128	@ 0x80
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	4013      	ands	r3, r2
 8004ab0:	d00e      	beq.n	8004ad0 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	2280      	movs	r2, #128	@ 0x80
 8004ab6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004ab8:	d00a      	beq.n	8004ad0 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abe:	2202      	movs	r2, #2
 8004ac0:	431a      	orrs	r2, r3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2280      	movs	r2, #128	@ 0x80
 8004acc:	0092      	lsls	r2, r2, #2
 8004ace:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad4:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	220b      	movs	r2, #11
 8004ada:	4013      	ands	r3, r2
 8004adc:	d005      	beq.n	8004aea <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	0011      	movs	r1, r2
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	f001 f8fd 	bl	8005ce4 <I2C_ITError>
  }
}
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	46bd      	mov	sp, r7
 8004aee:	b006      	add	sp, #24
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b082      	sub	sp, #8
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004afa:	46c0      	nop			@ (mov r8, r8)
 8004afc:	46bd      	mov	sp, r7
 8004afe:	b002      	add	sp, #8
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b082      	sub	sp, #8
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004b0a:	46c0      	nop			@ (mov r8, r8)
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	b002      	add	sp, #8
 8004b10:	bd80      	pop	{r7, pc}

08004b12 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b082      	sub	sp, #8
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
 8004b1a:	0008      	movs	r0, r1
 8004b1c:	0011      	movs	r1, r2
 8004b1e:	1cfb      	adds	r3, r7, #3
 8004b20:	1c02      	adds	r2, r0, #0
 8004b22:	701a      	strb	r2, [r3, #0]
 8004b24:	003b      	movs	r3, r7
 8004b26:	1c0a      	adds	r2, r1, #0
 8004b28:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004b2a:	46c0      	nop			@ (mov r8, r8)
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	b002      	add	sp, #8
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b082      	sub	sp, #8
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004b3a:	46c0      	nop			@ (mov r8, r8)
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	b002      	add	sp, #8
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b082      	sub	sp, #8
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004b4a:	46c0      	nop			@ (mov r8, r8)
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	b002      	add	sp, #8
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b082      	sub	sp, #8
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004b5a:	46c0      	nop			@ (mov r8, r8)
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	b002      	add	sp, #8
 8004b60:	bd80      	pop	{r7, pc}

08004b62 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b62:	b580      	push	{r7, lr}
 8004b64:	b082      	sub	sp, #8
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004b6a:	46c0      	nop			@ (mov r8, r8)
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	b002      	add	sp, #8
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004b74:	b590      	push	{r4, r7, lr}
 8004b76:	b089      	sub	sp, #36	@ 0x24
 8004b78:	af02      	add	r7, sp, #8
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2240      	movs	r2, #64	@ 0x40
 8004b88:	5c9b      	ldrb	r3, [r3, r2]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d101      	bne.n	8004b92 <I2C_Master_ISR_IT+0x1e>
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e113      	b.n	8004dba <I2C_Master_ISR_IT+0x246>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2240      	movs	r2, #64	@ 0x40
 8004b96:	2101      	movs	r1, #1
 8004b98:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	2210      	movs	r2, #16
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	d012      	beq.n	8004bc8 <I2C_Master_ISR_IT+0x54>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2210      	movs	r2, #16
 8004ba6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004ba8:	d00e      	beq.n	8004bc8 <I2C_Master_ISR_IT+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2210      	movs	r2, #16
 8004bb0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb6:	2204      	movs	r2, #4
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	f001 f9ba 	bl	8005f3a <I2C_Flush_TXDR>
 8004bc6:	e0e5      	b.n	8004d94 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2204      	movs	r2, #4
 8004bcc:	4013      	ands	r3, r2
 8004bce:	d021      	beq.n	8004c14 <I2C_Master_ISR_IT+0xa0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2204      	movs	r2, #4
 8004bd4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004bd6:	d01d      	beq.n	8004c14 <I2C_Master_ISR_IT+0xa0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	2204      	movs	r2, #4
 8004bdc:	4393      	bics	r3, r2
 8004bde:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bea:	b2d2      	uxtb	r2, r2
 8004bec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf2:	1c5a      	adds	r2, r3, #1
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004c12:	e0bf      	b.n	8004d94 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	2202      	movs	r2, #2
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d01c      	beq.n	8004c56 <I2C_Master_ISR_IT+0xe2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2202      	movs	r2, #2
 8004c20:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004c22:	d018      	beq.n	8004c56 <I2C_Master_ISR_IT+0xe2>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c28:	781a      	ldrb	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c34:	1c5a      	adds	r2, r3, #1
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004c54:	e09e      	b.n	8004d94 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	2280      	movs	r2, #128	@ 0x80
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	d100      	bne.n	8004c60 <I2C_Master_ISR_IT+0xec>
 8004c5e:	e069      	b.n	8004d34 <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2240      	movs	r2, #64	@ 0x40
 8004c64:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8004c66:	d065      	beq.n	8004d34 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d04a      	beq.n	8004d08 <I2C_Master_ISR_IT+0x194>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d146      	bne.n	8004d08 <I2C_Master_ISR_IT+0x194>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	2112      	movs	r1, #18
 8004c84:	187b      	adds	r3, r7, r1
 8004c86:	0592      	lsls	r2, r2, #22
 8004c88:	0d92      	lsrs	r2, r2, #22
 8004c8a:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	2bff      	cmp	r3, #255	@ 0xff
 8004c94:	d910      	bls.n	8004cb8 <I2C_Master_ISR_IT+0x144>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	22ff      	movs	r2, #255	@ 0xff
 8004c9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	2380      	movs	r3, #128	@ 0x80
 8004ca4:	045c      	lsls	r4, r3, #17
 8004ca6:	187b      	adds	r3, r7, r1
 8004ca8:	8819      	ldrh	r1, [r3, #0]
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	2300      	movs	r3, #0
 8004cae:	9300      	str	r3, [sp, #0]
 8004cb0:	0023      	movs	r3, r4
 8004cb2:	f001 fa3d 	bl	8006130 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cb6:	e03c      	b.n	8004d32 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cbc:	b29a      	uxth	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc6:	4a3f      	ldr	r2, [pc, #252]	@ (8004dc4 <I2C_Master_ISR_IT+0x250>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d00e      	beq.n	8004cea <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd0:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004cd6:	2312      	movs	r3, #18
 8004cd8:	18fb      	adds	r3, r7, r3
 8004cda:	8819      	ldrh	r1, [r3, #0]
 8004cdc:	68f8      	ldr	r0, [r7, #12]
 8004cde:	2300      	movs	r3, #0
 8004ce0:	9300      	str	r3, [sp, #0]
 8004ce2:	0023      	movs	r3, r4
 8004ce4:	f001 fa24 	bl	8006130 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ce8:	e023      	b.n	8004d32 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cee:	b2da      	uxtb	r2, r3
 8004cf0:	2380      	movs	r3, #128	@ 0x80
 8004cf2:	049c      	lsls	r4, r3, #18
 8004cf4:	2312      	movs	r3, #18
 8004cf6:	18fb      	adds	r3, r7, r3
 8004cf8:	8819      	ldrh	r1, [r3, #0]
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	9300      	str	r3, [sp, #0]
 8004d00:	0023      	movs	r3, r4
 8004d02:	f001 fa15 	bl	8006130 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d06:	e014      	b.n	8004d32 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	685a      	ldr	r2, [r3, #4]
 8004d0e:	2380      	movs	r3, #128	@ 0x80
 8004d10:	049b      	lsls	r3, r3, #18
 8004d12:	401a      	ands	r2, r3
 8004d14:	2380      	movs	r3, #128	@ 0x80
 8004d16:	049b      	lsls	r3, r3, #18
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d004      	beq.n	8004d26 <I2C_Master_ISR_IT+0x1b2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	0018      	movs	r0, r3
 8004d20:	f000 fcf4 	bl	800570c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d24:	e036      	b.n	8004d94 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2140      	movs	r1, #64	@ 0x40
 8004d2a:	0018      	movs	r0, r3
 8004d2c:	f000 ffda 	bl	8005ce4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d30:	e030      	b.n	8004d94 <I2C_Master_ISR_IT+0x220>
 8004d32:	e02f      	b.n	8004d94 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	2240      	movs	r2, #64	@ 0x40
 8004d38:	4013      	ands	r3, r2
 8004d3a:	d02b      	beq.n	8004d94 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2240      	movs	r2, #64	@ 0x40
 8004d40:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8004d42:	d027      	beq.n	8004d94 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d11d      	bne.n	8004d8a <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	2380      	movs	r3, #128	@ 0x80
 8004d56:	049b      	lsls	r3, r3, #18
 8004d58:	401a      	ands	r2, r3
 8004d5a:	2380      	movs	r3, #128	@ 0x80
 8004d5c:	049b      	lsls	r3, r3, #18
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d018      	beq.n	8004d94 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d66:	4a17      	ldr	r2, [pc, #92]	@ (8004dc4 <I2C_Master_ISR_IT+0x250>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d109      	bne.n	8004d80 <I2C_Master_ISR_IT+0x20c>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2180      	movs	r1, #128	@ 0x80
 8004d78:	01c9      	lsls	r1, r1, #7
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	605a      	str	r2, [r3, #4]
 8004d7e:	e009      	b.n	8004d94 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	0018      	movs	r0, r3
 8004d84:	f000 fcc2 	bl	800570c <I2C_ITMasterSeqCplt>
 8004d88:	e004      	b.n	8004d94 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2140      	movs	r1, #64	@ 0x40
 8004d8e:	0018      	movs	r0, r3
 8004d90:	f000 ffa8 	bl	8005ce4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2220      	movs	r2, #32
 8004d98:	4013      	ands	r3, r2
 8004d9a:	d009      	beq.n	8004db0 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004da2:	d005      	beq.n	8004db0 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	0011      	movs	r1, r2
 8004daa:	0018      	movs	r0, r3
 8004dac:	f000 fd54 	bl	8005858 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2240      	movs	r2, #64	@ 0x40
 8004db4:	2100      	movs	r1, #0
 8004db6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	0018      	movs	r0, r3
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	b007      	add	sp, #28
 8004dc0:	bd90      	pop	{r4, r7, pc}
 8004dc2:	46c0      	nop			@ (mov r8, r8)
 8004dc4:	ffff0000 	.word	0xffff0000

08004dc8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2240      	movs	r2, #64	@ 0x40
 8004de2:	5c9b      	ldrb	r3, [r3, r2]
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d101      	bne.n	8004dec <I2C_Slave_ISR_IT+0x24>
 8004de8:	2302      	movs	r3, #2
 8004dea:	e0e6      	b.n	8004fba <I2C_Slave_ISR_IT+0x1f2>
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2240      	movs	r2, #64	@ 0x40
 8004df0:	2101      	movs	r1, #1
 8004df2:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	2220      	movs	r2, #32
 8004df8:	4013      	ands	r3, r2
 8004dfa:	d009      	beq.n	8004e10 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004e02:	d005      	beq.n	8004e10 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	0011      	movs	r1, r2
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f000 fdf2 	bl	80059f4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	2210      	movs	r2, #16
 8004e14:	4013      	ands	r3, r2
 8004e16:	d052      	beq.n	8004ebe <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2210      	movs	r2, #16
 8004e1c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004e1e:	d04e      	beq.n	8004ebe <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d12d      	bne.n	8004e86 <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2241      	movs	r2, #65	@ 0x41
 8004e2e:	5c9b      	ldrb	r3, [r3, r2]
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2b28      	cmp	r3, #40	@ 0x28
 8004e34:	d10b      	bne.n	8004e4e <I2C_Slave_ISR_IT+0x86>
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	2380      	movs	r3, #128	@ 0x80
 8004e3a:	049b      	lsls	r3, r3, #18
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d106      	bne.n	8004e4e <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	0011      	movs	r1, r2
 8004e46:	0018      	movs	r0, r3
 8004e48:	f000 fef4 	bl	8005c34 <I2C_ITListenCplt>
 8004e4c:	e036      	b.n	8004ebc <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2241      	movs	r2, #65	@ 0x41
 8004e52:	5c9b      	ldrb	r3, [r3, r2]
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b29      	cmp	r3, #41	@ 0x29
 8004e58:	d110      	bne.n	8004e7c <I2C_Slave_ISR_IT+0xb4>
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	4a59      	ldr	r2, [pc, #356]	@ (8004fc4 <I2C_Slave_ISR_IT+0x1fc>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d00c      	beq.n	8004e7c <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2210      	movs	r2, #16
 8004e68:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	0018      	movs	r0, r3
 8004e6e:	f001 f864 	bl	8005f3a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	0018      	movs	r0, r3
 8004e76:	f000 fc8b 	bl	8005790 <I2C_ITSlaveSeqCplt>
 8004e7a:	e01f      	b.n	8004ebc <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2210      	movs	r2, #16
 8004e82:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004e84:	e091      	b.n	8004faa <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2210      	movs	r2, #16
 8004e8c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e92:	2204      	movs	r2, #4
 8004e94:	431a      	orrs	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d005      	beq.n	8004eac <I2C_Slave_ISR_IT+0xe4>
 8004ea0:	697a      	ldr	r2, [r7, #20]
 8004ea2:	2380      	movs	r3, #128	@ 0x80
 8004ea4:	045b      	lsls	r3, r3, #17
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d000      	beq.n	8004eac <I2C_Slave_ISR_IT+0xe4>
 8004eaa:	e07e      	b.n	8004faa <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	0011      	movs	r1, r2
 8004eb4:	0018      	movs	r0, r3
 8004eb6:	f000 ff15 	bl	8005ce4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004eba:	e076      	b.n	8004faa <I2C_Slave_ISR_IT+0x1e2>
 8004ebc:	e075      	b.n	8004faa <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	2204      	movs	r2, #4
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d02f      	beq.n	8004f26 <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2204      	movs	r2, #4
 8004eca:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004ecc:	d02b      	beq.n	8004f26 <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d018      	beq.n	8004f0a <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee2:	b2d2      	uxtb	r2, r2
 8004ee4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eea:	1c5a      	adds	r2, r3, #1
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	3b01      	subs	r3, #1
 8004f04:	b29a      	uxth	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d14c      	bne.n	8004fae <I2C_Slave_ISR_IT+0x1e6>
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc4 <I2C_Slave_ISR_IT+0x1fc>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d048      	beq.n	8004fae <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f000 fc36 	bl	8005790 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004f24:	e043      	b.n	8004fae <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	2208      	movs	r2, #8
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	d00a      	beq.n	8004f44 <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2208      	movs	r2, #8
 8004f32:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004f34:	d006      	beq.n	8004f44 <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	0011      	movs	r1, r2
 8004f3c:	0018      	movs	r0, r3
 8004f3e:	f000 fb41 	bl	80055c4 <I2C_ITAddrCplt>
 8004f42:	e035      	b.n	8004fb0 <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	2202      	movs	r2, #2
 8004f48:	4013      	ands	r3, r2
 8004f4a:	d031      	beq.n	8004fb0 <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004f52:	d02d      	beq.n	8004fb0 <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d018      	beq.n	8004f90 <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f62:	781a      	ldrb	r2, [r3, #0]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6e:	1c5a      	adds	r2, r3, #1
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004f8e:	e00f      	b.n	8004fb0 <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	2380      	movs	r3, #128	@ 0x80
 8004f94:	045b      	lsls	r3, r3, #17
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d002      	beq.n	8004fa0 <I2C_Slave_ISR_IT+0x1d8>
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d107      	bne.n	8004fb0 <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	0018      	movs	r0, r3
 8004fa4:	f000 fbf4 	bl	8005790 <I2C_ITSlaveSeqCplt>
 8004fa8:	e002      	b.n	8004fb0 <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 8004faa:	46c0      	nop			@ (mov r8, r8)
 8004fac:	e000      	b.n	8004fb0 <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 8004fae:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2240      	movs	r2, #64	@ 0x40
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	0018      	movs	r0, r3
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	b006      	add	sp, #24
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	46c0      	nop			@ (mov r8, r8)
 8004fc4:	ffff0000 	.word	0xffff0000

08004fc8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8004fc8:	b590      	push	{r4, r7, lr}
 8004fca:	b089      	sub	sp, #36	@ 0x24
 8004fcc:	af02      	add	r7, sp, #8
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	60b9      	str	r1, [r7, #8]
 8004fd2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2240      	movs	r2, #64	@ 0x40
 8004fd8:	5c9b      	ldrb	r3, [r3, r2]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d101      	bne.n	8004fe2 <I2C_Master_ISR_DMA+0x1a>
 8004fde:	2302      	movs	r3, #2
 8004fe0:	e0e7      	b.n	80051b2 <I2C_Master_ISR_DMA+0x1ea>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2240      	movs	r2, #64	@ 0x40
 8004fe6:	2101      	movs	r1, #1
 8004fe8:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2210      	movs	r2, #16
 8004fee:	4013      	ands	r3, r2
 8004ff0:	d017      	beq.n	8005022 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2210      	movs	r2, #16
 8004ff6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004ff8:	d013      	beq.n	8005022 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2210      	movs	r2, #16
 8005000:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005006:	2204      	movs	r2, #4
 8005008:	431a      	orrs	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2120      	movs	r1, #32
 8005012:	0018      	movs	r0, r3
 8005014:	f001 f8c6 	bl	80061a4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	0018      	movs	r0, r3
 800501c:	f000 ff8d 	bl	8005f3a <I2C_Flush_TXDR>
 8005020:	e0c2      	b.n	80051a8 <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	2280      	movs	r2, #128	@ 0x80
 8005026:	4013      	ands	r3, r2
 8005028:	d100      	bne.n	800502c <I2C_Master_ISR_DMA+0x64>
 800502a:	e07c      	b.n	8005126 <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2240      	movs	r2, #64	@ 0x40
 8005030:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005032:	d100      	bne.n	8005036 <I2C_Master_ISR_DMA+0x6e>
 8005034:	e077      	b.n	8005126 <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2140      	movs	r1, #64	@ 0x40
 8005042:	438a      	bics	r2, r1
 8005044:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	2b00      	cmp	r3, #0
 800504e:	d055      	beq.n	80050fc <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	b29a      	uxth	r2, r3
 8005058:	2312      	movs	r3, #18
 800505a:	18fb      	adds	r3, r7, r3
 800505c:	0592      	lsls	r2, r2, #22
 800505e:	0d92      	lsrs	r2, r2, #22
 8005060:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005066:	b29b      	uxth	r3, r3
 8005068:	2bff      	cmp	r3, #255	@ 0xff
 800506a:	d906      	bls.n	800507a <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	22ff      	movs	r2, #255	@ 0xff
 8005070:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8005072:	2380      	movs	r3, #128	@ 0x80
 8005074:	045b      	lsls	r3, r3, #17
 8005076:	617b      	str	r3, [r7, #20]
 8005078:	e010      	b.n	800509c <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800507e:	b29a      	uxth	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005088:	4a4c      	ldr	r2, [pc, #304]	@ (80051bc <I2C_Master_ISR_DMA+0x1f4>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d003      	beq.n	8005096 <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005092:	617b      	str	r3, [r7, #20]
 8005094:	e002      	b.n	800509c <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005096:	2380      	movs	r3, #128	@ 0x80
 8005098:	049b      	lsls	r3, r3, #18
 800509a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050a0:	b2da      	uxtb	r2, r3
 80050a2:	697c      	ldr	r4, [r7, #20]
 80050a4:	2312      	movs	r3, #18
 80050a6:	18fb      	adds	r3, r7, r3
 80050a8:	8819      	ldrh	r1, [r3, #0]
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	2300      	movs	r3, #0
 80050ae:	9300      	str	r3, [sp, #0]
 80050b0:	0023      	movs	r3, r4
 80050b2:	f001 f83d 	bl	8006130 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2241      	movs	r2, #65	@ 0x41
 80050cc:	5c9b      	ldrb	r3, [r3, r2]
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b22      	cmp	r3, #34	@ 0x22
 80050d2:	d109      	bne.n	80050e8 <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2180      	movs	r1, #128	@ 0x80
 80050e0:	0209      	lsls	r1, r1, #8
 80050e2:	430a      	orrs	r2, r1
 80050e4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80050e6:	e05f      	b.n	80051a8 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2180      	movs	r1, #128	@ 0x80
 80050f4:	01c9      	lsls	r1, r1, #7
 80050f6:	430a      	orrs	r2, r1
 80050f8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80050fa:	e055      	b.n	80051a8 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	2380      	movs	r3, #128	@ 0x80
 8005104:	049b      	lsls	r3, r3, #18
 8005106:	401a      	ands	r2, r3
 8005108:	2380      	movs	r3, #128	@ 0x80
 800510a:	049b      	lsls	r3, r3, #18
 800510c:	429a      	cmp	r2, r3
 800510e:	d004      	beq.n	800511a <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	0018      	movs	r0, r3
 8005114:	f000 fafa 	bl	800570c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8005118:	e046      	b.n	80051a8 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2140      	movs	r1, #64	@ 0x40
 800511e:	0018      	movs	r0, r3
 8005120:	f000 fde0 	bl	8005ce4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8005124:	e040      	b.n	80051a8 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	2240      	movs	r2, #64	@ 0x40
 800512a:	4013      	ands	r3, r2
 800512c:	d02c      	beq.n	8005188 <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2240      	movs	r2, #64	@ 0x40
 8005132:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005134:	d028      	beq.n	8005188 <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800513a:	b29b      	uxth	r3, r3
 800513c:	2b00      	cmp	r3, #0
 800513e:	d11d      	bne.n	800517c <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	2380      	movs	r3, #128	@ 0x80
 8005148:	049b      	lsls	r3, r3, #18
 800514a:	401a      	ands	r2, r3
 800514c:	2380      	movs	r3, #128	@ 0x80
 800514e:	049b      	lsls	r3, r3, #18
 8005150:	429a      	cmp	r2, r3
 8005152:	d028      	beq.n	80051a6 <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005158:	4a18      	ldr	r2, [pc, #96]	@ (80051bc <I2C_Master_ISR_DMA+0x1f4>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d109      	bne.n	8005172 <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2180      	movs	r1, #128	@ 0x80
 800516a:	01c9      	lsls	r1, r1, #7
 800516c:	430a      	orrs	r2, r1
 800516e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8005170:	e019      	b.n	80051a6 <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	0018      	movs	r0, r3
 8005176:	f000 fac9 	bl	800570c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800517a:	e014      	b.n	80051a6 <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2140      	movs	r1, #64	@ 0x40
 8005180:	0018      	movs	r0, r3
 8005182:	f000 fdaf 	bl	8005ce4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005186:	e00e      	b.n	80051a6 <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	2220      	movs	r2, #32
 800518c:	4013      	ands	r3, r2
 800518e:	d00b      	beq.n	80051a8 <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2220      	movs	r2, #32
 8005194:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005196:	d007      	beq.n	80051a8 <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	0011      	movs	r1, r2
 800519e:	0018      	movs	r0, r3
 80051a0:	f000 fb5a 	bl	8005858 <I2C_ITMasterCplt>
 80051a4:	e000      	b.n	80051a8 <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 80051a6:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2240      	movs	r2, #64	@ 0x40
 80051ac:	2100      	movs	r1, #0
 80051ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	0018      	movs	r0, r3
 80051b4:	46bd      	mov	sp, r7
 80051b6:	b007      	add	sp, #28
 80051b8:	bd90      	pop	{r4, r7, pc}
 80051ba:	46c0      	nop			@ (mov r8, r8)
 80051bc:	ffff0000 	.word	0xffff0000

080051c0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80051c0:	b590      	push	{r4, r7, lr}
 80051c2:	b089      	sub	sp, #36	@ 0x24
 80051c4:	af02      	add	r7, sp, #8
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80051cc:	4b88      	ldr	r3, [pc, #544]	@ (80053f0 <I2C_Mem_ISR_DMA+0x230>)
 80051ce:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2240      	movs	r2, #64	@ 0x40
 80051d4:	5c9b      	ldrb	r3, [r3, r2]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d101      	bne.n	80051de <I2C_Mem_ISR_DMA+0x1e>
 80051da:	2302      	movs	r3, #2
 80051dc:	e104      	b.n	80053e8 <I2C_Mem_ISR_DMA+0x228>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2240      	movs	r2, #64	@ 0x40
 80051e2:	2101      	movs	r1, #1
 80051e4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	2210      	movs	r2, #16
 80051ea:	4013      	ands	r3, r2
 80051ec:	d017      	beq.n	800521e <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2210      	movs	r2, #16
 80051f2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80051f4:	d013      	beq.n	800521e <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2210      	movs	r2, #16
 80051fc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005202:	2204      	movs	r2, #4
 8005204:	431a      	orrs	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2120      	movs	r1, #32
 800520e:	0018      	movs	r0, r3
 8005210:	f000 ffc8 	bl	80061a4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	0018      	movs	r0, r3
 8005218:	f000 fe8f 	bl	8005f3a <I2C_Flush_TXDR>
 800521c:	e0df      	b.n	80053de <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2202      	movs	r2, #2
 8005222:	4013      	ands	r3, r2
 8005224:	d00d      	beq.n	8005242 <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2202      	movs	r2, #2
 800522a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800522c:	d009      	beq.n	8005242 <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005236:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2201      	movs	r2, #1
 800523c:	4252      	negs	r2, r2
 800523e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005240:	e0cd      	b.n	80053de <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	2280      	movs	r2, #128	@ 0x80
 8005246:	4013      	ands	r3, r2
 8005248:	d05e      	beq.n	8005308 <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2240      	movs	r2, #64	@ 0x40
 800524e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005250:	d05a      	beq.n	8005308 <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2110      	movs	r1, #16
 8005256:	0018      	movs	r0, r3
 8005258:	f000 ffa4 	bl	80061a4 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005260:	b29b      	uxth	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d04a      	beq.n	80052fc <I2C_Mem_ISR_DMA+0x13c>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800526a:	b29b      	uxth	r3, r3
 800526c:	2bff      	cmp	r3, #255	@ 0xff
 800526e:	d910      	bls.n	8005292 <I2C_Mem_ISR_DMA+0xd2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	22ff      	movs	r2, #255	@ 0xff
 8005274:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800527a:	b299      	uxth	r1, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005280:	b2da      	uxtb	r2, r3
 8005282:	2380      	movs	r3, #128	@ 0x80
 8005284:	045b      	lsls	r3, r3, #17
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	2400      	movs	r4, #0
 800528a:	9400      	str	r4, [sp, #0]
 800528c:	f000 ff50 	bl	8006130 <I2C_TransferConfig>
 8005290:	e011      	b.n	80052b6 <I2C_Mem_ISR_DMA+0xf6>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005296:	b29a      	uxth	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052a0:	b299      	uxth	r1, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a6:	b2da      	uxtb	r2, r3
 80052a8:	2380      	movs	r3, #128	@ 0x80
 80052aa:	049b      	lsls	r3, r3, #18
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	2400      	movs	r4, #0
 80052b0:	9400      	str	r4, [sp, #0]
 80052b2:	f000 ff3d 	bl	8006130 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2241      	movs	r2, #65	@ 0x41
 80052cc:	5c9b      	ldrb	r3, [r3, r2]
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b22      	cmp	r3, #34	@ 0x22
 80052d2:	d109      	bne.n	80052e8 <I2C_Mem_ISR_DMA+0x128>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2180      	movs	r1, #128	@ 0x80
 80052e0:	0209      	lsls	r1, r1, #8
 80052e2:	430a      	orrs	r2, r1
 80052e4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80052e6:	e07a      	b.n	80053de <I2C_Mem_ISR_DMA+0x21e>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2180      	movs	r1, #128	@ 0x80
 80052f4:	01c9      	lsls	r1, r1, #7
 80052f6:	430a      	orrs	r2, r1
 80052f8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80052fa:	e070      	b.n	80053de <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2140      	movs	r1, #64	@ 0x40
 8005300:	0018      	movs	r0, r3
 8005302:	f000 fcef 	bl	8005ce4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8005306:	e06a      	b.n	80053de <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	2240      	movs	r2, #64	@ 0x40
 800530c:	4013      	ands	r3, r2
 800530e:	d058      	beq.n	80053c2 <I2C_Mem_ISR_DMA+0x202>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2240      	movs	r2, #64	@ 0x40
 8005314:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005316:	d054      	beq.n	80053c2 <I2C_Mem_ISR_DMA+0x202>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2241      	movs	r2, #65	@ 0x41
 800531c:	5c9b      	ldrb	r3, [r3, r2]
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b22      	cmp	r3, #34	@ 0x22
 8005322:	d101      	bne.n	8005328 <I2C_Mem_ISR_DMA+0x168>
    {
      direction = I2C_GENERATE_START_READ;
 8005324:	4b33      	ldr	r3, [pc, #204]	@ (80053f4 <I2C_Mem_ISR_DMA+0x234>)
 8005326:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800532c:	b29b      	uxth	r3, r3
 800532e:	2bff      	cmp	r3, #255	@ 0xff
 8005330:	d911      	bls.n	8005356 <I2C_Mem_ISR_DMA+0x196>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	22ff      	movs	r2, #255	@ 0xff
 8005336:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800533c:	b299      	uxth	r1, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005342:	b2da      	uxtb	r2, r3
 8005344:	2380      	movs	r3, #128	@ 0x80
 8005346:	045c      	lsls	r4, r3, #17
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	0023      	movs	r3, r4
 8005350:	f000 feee 	bl	8006130 <I2C_TransferConfig>
 8005354:	e012      	b.n	800537c <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535a:	b29a      	uxth	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005364:	b299      	uxth	r1, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536a:	b2da      	uxtb	r2, r3
 800536c:	2380      	movs	r3, #128	@ 0x80
 800536e:	049c      	lsls	r4, r3, #18
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	0023      	movs	r3, r4
 8005378:	f000 feda 	bl	8006130 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005380:	b29a      	uxth	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	b29a      	uxth	r2, r3
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2241      	movs	r2, #65	@ 0x41
 8005392:	5c9b      	ldrb	r3, [r3, r2]
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b22      	cmp	r3, #34	@ 0x22
 8005398:	d109      	bne.n	80053ae <I2C_Mem_ISR_DMA+0x1ee>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2180      	movs	r1, #128	@ 0x80
 80053a6:	0209      	lsls	r1, r1, #8
 80053a8:	430a      	orrs	r2, r1
 80053aa:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053ac:	e017      	b.n	80053de <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2180      	movs	r1, #128	@ 0x80
 80053ba:	01c9      	lsls	r1, r1, #7
 80053bc:	430a      	orrs	r2, r1
 80053be:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053c0:	e00d      	b.n	80053de <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2220      	movs	r2, #32
 80053c6:	4013      	ands	r3, r2
 80053c8:	d009      	beq.n	80053de <I2C_Mem_ISR_DMA+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2220      	movs	r2, #32
 80053ce:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80053d0:	d005      	beq.n	80053de <I2C_Mem_ISR_DMA+0x21e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80053d2:	68ba      	ldr	r2, [r7, #8]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	0011      	movs	r1, r2
 80053d8:	0018      	movs	r0, r3
 80053da:	f000 fa3d 	bl	8005858 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2240      	movs	r2, #64	@ 0x40
 80053e2:	2100      	movs	r1, #0
 80053e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	0018      	movs	r0, r3
 80053ea:	46bd      	mov	sp, r7
 80053ec:	b007      	add	sp, #28
 80053ee:	bd90      	pop	{r4, r7, pc}
 80053f0:	80002000 	.word	0x80002000
 80053f4:	80002400 	.word	0x80002400

080053f8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005408:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800540a:	2300      	movs	r3, #0
 800540c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2240      	movs	r2, #64	@ 0x40
 8005412:	5c9b      	ldrb	r3, [r3, r2]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d101      	bne.n	800541c <I2C_Slave_ISR_DMA+0x24>
 8005418:	2302      	movs	r3, #2
 800541a:	e0cd      	b.n	80055b8 <I2C_Slave_ISR_DMA+0x1c0>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2240      	movs	r2, #64	@ 0x40
 8005420:	2101      	movs	r1, #1
 8005422:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2220      	movs	r2, #32
 8005428:	4013      	ands	r3, r2
 800542a:	d009      	beq.n	8005440 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2220      	movs	r2, #32
 8005430:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005432:	d005      	beq.n	8005440 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	0011      	movs	r1, r2
 800543a:	0018      	movs	r0, r3
 800543c:	f000 fada 	bl	80059f4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	2210      	movs	r2, #16
 8005444:	4013      	ands	r3, r2
 8005446:	d100      	bne.n	800544a <I2C_Slave_ISR_DMA+0x52>
 8005448:	e0a3      	b.n	8005592 <I2C_Slave_ISR_DMA+0x19a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2210      	movs	r2, #16
 800544e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005450:	d100      	bne.n	8005454 <I2C_Slave_ISR_DMA+0x5c>
 8005452:	e09e      	b.n	8005592 <I2C_Slave_ISR_DMA+0x19a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	2380      	movs	r3, #128	@ 0x80
 8005458:	01db      	lsls	r3, r3, #7
 800545a:	4013      	ands	r3, r2
 800545c:	d105      	bne.n	800546a <I2C_Slave_ISR_DMA+0x72>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	2380      	movs	r3, #128	@ 0x80
 8005462:	021b      	lsls	r3, r3, #8
 8005464:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005466:	d100      	bne.n	800546a <I2C_Slave_ISR_DMA+0x72>
 8005468:	e08c      	b.n	8005584 <I2C_Slave_ISR_DMA+0x18c>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00c      	beq.n	800548c <I2C_Slave_ISR_DMA+0x94>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	2380      	movs	r3, #128	@ 0x80
 8005476:	021b      	lsls	r3, r3, #8
 8005478:	4013      	ands	r3, r2
 800547a:	d007      	beq.n	800548c <I2C_Slave_ISR_DMA+0x94>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d101      	bne.n	800548c <I2C_Slave_ISR_DMA+0x94>
          {
            treatdmanack = 1U;
 8005488:	2301      	movs	r3, #1
 800548a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00c      	beq.n	80054ae <I2C_Slave_ISR_DMA+0xb6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	2380      	movs	r3, #128	@ 0x80
 8005498:	01db      	lsls	r3, r3, #7
 800549a:	4013      	ands	r3, r2
 800549c:	d007      	beq.n	80054ae <I2C_Slave_ISR_DMA+0xb6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <I2C_Slave_ISR_DMA+0xb6>
          {
            treatdmanack = 1U;
 80054aa:	2301      	movs	r3, #1
 80054ac:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d12d      	bne.n	8005510 <I2C_Slave_ISR_DMA+0x118>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2241      	movs	r2, #65	@ 0x41
 80054b8:	5c9b      	ldrb	r3, [r3, r2]
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b28      	cmp	r3, #40	@ 0x28
 80054be:	d10b      	bne.n	80054d8 <I2C_Slave_ISR_DMA+0xe0>
 80054c0:	69ba      	ldr	r2, [r7, #24]
 80054c2:	2380      	movs	r3, #128	@ 0x80
 80054c4:	049b      	lsls	r3, r3, #18
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d106      	bne.n	80054d8 <I2C_Slave_ISR_DMA+0xe0>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	0011      	movs	r1, r2
 80054d0:	0018      	movs	r0, r3
 80054d2:	f000 fbaf 	bl	8005c34 <I2C_ITListenCplt>
 80054d6:	e054      	b.n	8005582 <I2C_Slave_ISR_DMA+0x18a>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2241      	movs	r2, #65	@ 0x41
 80054dc:	5c9b      	ldrb	r3, [r3, r2]
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	2b29      	cmp	r3, #41	@ 0x29
 80054e2:	d110      	bne.n	8005506 <I2C_Slave_ISR_DMA+0x10e>
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	4a36      	ldr	r2, [pc, #216]	@ (80055c0 <I2C_Slave_ISR_DMA+0x1c8>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d00c      	beq.n	8005506 <I2C_Slave_ISR_DMA+0x10e>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2210      	movs	r2, #16
 80054f2:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	0018      	movs	r0, r3
 80054f8:	f000 fd1f 	bl	8005f3a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	0018      	movs	r0, r3
 8005500:	f000 f946 	bl	8005790 <I2C_ITSlaveSeqCplt>
 8005504:	e03d      	b.n	8005582 <I2C_Slave_ISR_DMA+0x18a>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2210      	movs	r2, #16
 800550c:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800550e:	e03e      	b.n	800558e <I2C_Slave_ISR_DMA+0x196>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2210      	movs	r2, #16
 8005516:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800551c:	2204      	movs	r2, #4
 800551e:	431a      	orrs	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8005524:	2317      	movs	r3, #23
 8005526:	18fb      	adds	r3, r7, r3
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	2141      	movs	r1, #65	@ 0x41
 800552c:	5c52      	ldrb	r2, [r2, r1]
 800552e:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d004      	beq.n	8005540 <I2C_Slave_ISR_DMA+0x148>
 8005536:	69ba      	ldr	r2, [r7, #24]
 8005538:	2380      	movs	r3, #128	@ 0x80
 800553a:	045b      	lsls	r3, r3, #17
 800553c:	429a      	cmp	r2, r3
 800553e:	d126      	bne.n	800558e <I2C_Slave_ISR_DMA+0x196>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005540:	2217      	movs	r2, #23
 8005542:	18bb      	adds	r3, r7, r2
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	2b21      	cmp	r3, #33	@ 0x21
 8005548:	d003      	beq.n	8005552 <I2C_Slave_ISR_DMA+0x15a>
 800554a:	18bb      	adds	r3, r7, r2
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	2b29      	cmp	r3, #41	@ 0x29
 8005550:	d103      	bne.n	800555a <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2221      	movs	r2, #33	@ 0x21
 8005556:	631a      	str	r2, [r3, #48]	@ 0x30
 8005558:	e00b      	b.n	8005572 <I2C_Slave_ISR_DMA+0x17a>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800555a:	2217      	movs	r2, #23
 800555c:	18bb      	adds	r3, r7, r2
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	2b22      	cmp	r3, #34	@ 0x22
 8005562:	d003      	beq.n	800556c <I2C_Slave_ISR_DMA+0x174>
 8005564:	18bb      	adds	r3, r7, r2
 8005566:	781b      	ldrb	r3, [r3, #0]
 8005568:	2b2a      	cmp	r3, #42	@ 0x2a
 800556a:	d102      	bne.n	8005572 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2222      	movs	r2, #34	@ 0x22
 8005570:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	0011      	movs	r1, r2
 800557a:	0018      	movs	r0, r3
 800557c:	f000 fbb2 	bl	8005ce4 <I2C_ITError>
      if (treatdmanack == 1U)
 8005580:	e005      	b.n	800558e <I2C_Slave_ISR_DMA+0x196>
 8005582:	e004      	b.n	800558e <I2C_Slave_ISR_DMA+0x196>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2210      	movs	r2, #16
 800558a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800558c:	e00f      	b.n	80055ae <I2C_Slave_ISR_DMA+0x1b6>
      if (treatdmanack == 1U)
 800558e:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005590:	e00d      	b.n	80055ae <I2C_Slave_ISR_DMA+0x1b6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2208      	movs	r2, #8
 8005596:	4013      	ands	r3, r2
 8005598:	d009      	beq.n	80055ae <I2C_Slave_ISR_DMA+0x1b6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2208      	movs	r2, #8
 800559e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80055a0:	d005      	beq.n	80055ae <I2C_Slave_ISR_DMA+0x1b6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80055a2:	68ba      	ldr	r2, [r7, #8]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	0011      	movs	r1, r2
 80055a8:	0018      	movs	r0, r3
 80055aa:	f000 f80b 	bl	80055c4 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2240      	movs	r2, #64	@ 0x40
 80055b2:	2100      	movs	r1, #0
 80055b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055b6:	2300      	movs	r3, #0
}
 80055b8:	0018      	movs	r0, r3
 80055ba:	46bd      	mov	sp, r7
 80055bc:	b008      	add	sp, #32
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	ffff0000 	.word	0xffff0000

080055c4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80055c4:	b5b0      	push	{r4, r5, r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2241      	movs	r2, #65	@ 0x41
 80055d2:	5c9b      	ldrb	r3, [r3, r2]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	001a      	movs	r2, r3
 80055d8:	2328      	movs	r3, #40	@ 0x28
 80055da:	4013      	ands	r3, r2
 80055dc:	2b28      	cmp	r3, #40	@ 0x28
 80055de:	d000      	beq.n	80055e2 <I2C_ITAddrCplt+0x1e>
 80055e0:	e088      	b.n	80056f4 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	699b      	ldr	r3, [r3, #24]
 80055e8:	0c1b      	lsrs	r3, r3, #16
 80055ea:	b2da      	uxtb	r2, r3
 80055ec:	250f      	movs	r5, #15
 80055ee:	197b      	adds	r3, r7, r5
 80055f0:	2101      	movs	r1, #1
 80055f2:	400a      	ands	r2, r1
 80055f4:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	0c1b      	lsrs	r3, r3, #16
 80055fe:	b29a      	uxth	r2, r3
 8005600:	200c      	movs	r0, #12
 8005602:	183b      	adds	r3, r7, r0
 8005604:	21fe      	movs	r1, #254	@ 0xfe
 8005606:	400a      	ands	r2, r1
 8005608:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	b29a      	uxth	r2, r3
 8005612:	240a      	movs	r4, #10
 8005614:	193b      	adds	r3, r7, r4
 8005616:	0592      	lsls	r2, r2, #22
 8005618:	0d92      	lsrs	r2, r2, #22
 800561a:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	b29a      	uxth	r2, r3
 8005624:	2308      	movs	r3, #8
 8005626:	18fb      	adds	r3, r7, r3
 8005628:	21fe      	movs	r1, #254	@ 0xfe
 800562a:	400a      	ands	r2, r1
 800562c:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	2b02      	cmp	r3, #2
 8005634:	d148      	bne.n	80056c8 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005636:	0021      	movs	r1, r4
 8005638:	187b      	adds	r3, r7, r1
 800563a:	881b      	ldrh	r3, [r3, #0]
 800563c:	09db      	lsrs	r3, r3, #7
 800563e:	b29a      	uxth	r2, r3
 8005640:	183b      	adds	r3, r7, r0
 8005642:	881b      	ldrh	r3, [r3, #0]
 8005644:	4053      	eors	r3, r2
 8005646:	b29b      	uxth	r3, r3
 8005648:	001a      	movs	r2, r3
 800564a:	2306      	movs	r3, #6
 800564c:	4013      	ands	r3, r2
 800564e:	d120      	bne.n	8005692 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8005650:	183b      	adds	r3, r7, r0
 8005652:	187a      	adds	r2, r7, r1
 8005654:	8812      	ldrh	r2, [r2, #0]
 8005656:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800565c:	1c5a      	adds	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005666:	2b02      	cmp	r3, #2
 8005668:	d14c      	bne.n	8005704 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2208      	movs	r2, #8
 8005676:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2240      	movs	r2, #64	@ 0x40
 800567c:	2100      	movs	r1, #0
 800567e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005680:	183b      	adds	r3, r7, r0
 8005682:	881a      	ldrh	r2, [r3, #0]
 8005684:	197b      	adds	r3, r7, r5
 8005686:	7819      	ldrb	r1, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	0018      	movs	r0, r3
 800568c:	f7ff fa41 	bl	8004b12 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005690:	e038      	b.n	8005704 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8005692:	240c      	movs	r4, #12
 8005694:	193b      	adds	r3, r7, r4
 8005696:	2208      	movs	r2, #8
 8005698:	18ba      	adds	r2, r7, r2
 800569a:	8812      	ldrh	r2, [r2, #0]
 800569c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800569e:	2380      	movs	r3, #128	@ 0x80
 80056a0:	021a      	lsls	r2, r3, #8
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	0011      	movs	r1, r2
 80056a6:	0018      	movs	r0, r3
 80056a8:	f000 fe0a 	bl	80062c0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2240      	movs	r2, #64	@ 0x40
 80056b0:	2100      	movs	r1, #0
 80056b2:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80056b4:	193b      	adds	r3, r7, r4
 80056b6:	881a      	ldrh	r2, [r3, #0]
 80056b8:	230f      	movs	r3, #15
 80056ba:	18fb      	adds	r3, r7, r3
 80056bc:	7819      	ldrb	r1, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	0018      	movs	r0, r3
 80056c2:	f7ff fa26 	bl	8004b12 <HAL_I2C_AddrCallback>
}
 80056c6:	e01d      	b.n	8005704 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80056c8:	2380      	movs	r3, #128	@ 0x80
 80056ca:	021a      	lsls	r2, r3, #8
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	0011      	movs	r1, r2
 80056d0:	0018      	movs	r0, r3
 80056d2:	f000 fdf5 	bl	80062c0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2240      	movs	r2, #64	@ 0x40
 80056da:	2100      	movs	r1, #0
 80056dc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80056de:	230c      	movs	r3, #12
 80056e0:	18fb      	adds	r3, r7, r3
 80056e2:	881a      	ldrh	r2, [r3, #0]
 80056e4:	230f      	movs	r3, #15
 80056e6:	18fb      	adds	r3, r7, r3
 80056e8:	7819      	ldrb	r1, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	0018      	movs	r0, r3
 80056ee:	f7ff fa10 	bl	8004b12 <HAL_I2C_AddrCallback>
}
 80056f2:	e007      	b.n	8005704 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2208      	movs	r2, #8
 80056fa:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2240      	movs	r2, #64	@ 0x40
 8005700:	2100      	movs	r1, #0
 8005702:	5499      	strb	r1, [r3, r2]
}
 8005704:	46c0      	nop			@ (mov r8, r8)
 8005706:	46bd      	mov	sp, r7
 8005708:	b004      	add	sp, #16
 800570a:	bdb0      	pop	{r4, r5, r7, pc}

0800570c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b082      	sub	sp, #8
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2242      	movs	r2, #66	@ 0x42
 8005718:	2100      	movs	r1, #0
 800571a:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2241      	movs	r2, #65	@ 0x41
 8005720:	5c9b      	ldrb	r3, [r3, r2]
 8005722:	b2db      	uxtb	r3, r3
 8005724:	2b21      	cmp	r3, #33	@ 0x21
 8005726:	d117      	bne.n	8005758 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2241      	movs	r2, #65	@ 0x41
 800572c:	2120      	movs	r1, #32
 800572e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2211      	movs	r2, #17
 8005734:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2101      	movs	r1, #1
 8005740:	0018      	movs	r0, r3
 8005742:	f000 fdbd 	bl	80062c0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2240      	movs	r2, #64	@ 0x40
 800574a:	2100      	movs	r1, #0
 800574c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	0018      	movs	r0, r3
 8005752:	f7fd f953 	bl	80029fc <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005756:	e016      	b.n	8005786 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2241      	movs	r2, #65	@ 0x41
 800575c:	2120      	movs	r1, #32
 800575e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2212      	movs	r2, #18
 8005764:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2102      	movs	r1, #2
 8005770:	0018      	movs	r0, r3
 8005772:	f000 fda5 	bl	80062c0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2240      	movs	r2, #64	@ 0x40
 800577a:	2100      	movs	r1, #0
 800577c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	0018      	movs	r0, r3
 8005782:	f7fd f925 	bl	80029d0 <HAL_I2C_MasterRxCpltCallback>
}
 8005786:	46c0      	nop			@ (mov r8, r8)
 8005788:	46bd      	mov	sp, r7
 800578a:	b002      	add	sp, #8
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2242      	movs	r2, #66	@ 0x42
 80057a4:	2100      	movs	r1, #0
 80057a6:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	2380      	movs	r3, #128	@ 0x80
 80057ac:	01db      	lsls	r3, r3, #7
 80057ae:	4013      	ands	r3, r2
 80057b0:	d008      	beq.n	80057c4 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4924      	ldr	r1, [pc, #144]	@ (8005850 <I2C_ITSlaveSeqCplt+0xc0>)
 80057be:	400a      	ands	r2, r1
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	e00c      	b.n	80057de <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	2380      	movs	r3, #128	@ 0x80
 80057c8:	021b      	lsls	r3, r3, #8
 80057ca:	4013      	ands	r3, r2
 80057cc:	d007      	beq.n	80057de <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	491e      	ldr	r1, [pc, #120]	@ (8005854 <I2C_ITSlaveSeqCplt+0xc4>)
 80057da:	400a      	ands	r2, r1
 80057dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2241      	movs	r2, #65	@ 0x41
 80057e2:	5c9b      	ldrb	r3, [r3, r2]
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	2b29      	cmp	r3, #41	@ 0x29
 80057e8:	d114      	bne.n	8005814 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2241      	movs	r2, #65	@ 0x41
 80057ee:	2128      	movs	r1, #40	@ 0x28
 80057f0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2221      	movs	r2, #33	@ 0x21
 80057f6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2101      	movs	r1, #1
 80057fc:	0018      	movs	r0, r3
 80057fe:	f000 fd5f 	bl	80062c0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2240      	movs	r2, #64	@ 0x40
 8005806:	2100      	movs	r1, #0
 8005808:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	0018      	movs	r0, r3
 800580e:	f7ff f970 	bl	8004af2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005812:	e019      	b.n	8005848 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2241      	movs	r2, #65	@ 0x41
 8005818:	5c9b      	ldrb	r3, [r3, r2]
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b2a      	cmp	r3, #42	@ 0x2a
 800581e:	d113      	bne.n	8005848 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2241      	movs	r2, #65	@ 0x41
 8005824:	2128      	movs	r1, #40	@ 0x28
 8005826:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2222      	movs	r2, #34	@ 0x22
 800582c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2102      	movs	r1, #2
 8005832:	0018      	movs	r0, r3
 8005834:	f000 fd44 	bl	80062c0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2240      	movs	r2, #64	@ 0x40
 800583c:	2100      	movs	r1, #0
 800583e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	0018      	movs	r0, r3
 8005844:	f7ff f95d 	bl	8004b02 <HAL_I2C_SlaveRxCpltCallback>
}
 8005848:	46c0      	nop			@ (mov r8, r8)
 800584a:	46bd      	mov	sp, r7
 800584c:	b004      	add	sp, #16
 800584e:	bd80      	pop	{r7, pc}
 8005850:	ffffbfff 	.word	0xffffbfff
 8005854:	ffff7fff 	.word	0xffff7fff

08005858 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b086      	sub	sp, #24
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2220      	movs	r2, #32
 800586c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2241      	movs	r2, #65	@ 0x41
 8005872:	5c9b      	ldrb	r3, [r3, r2]
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b21      	cmp	r3, #33	@ 0x21
 8005878:	d108      	bne.n	800588c <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2101      	movs	r1, #1
 800587e:	0018      	movs	r0, r3
 8005880:	f000 fd1e 	bl	80062c0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2211      	movs	r2, #17
 8005888:	631a      	str	r2, [r3, #48]	@ 0x30
 800588a:	e00d      	b.n	80058a8 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2241      	movs	r2, #65	@ 0x41
 8005890:	5c9b      	ldrb	r3, [r3, r2]
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b22      	cmp	r3, #34	@ 0x22
 8005896:	d107      	bne.n	80058a8 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2102      	movs	r1, #2
 800589c:	0018      	movs	r0, r3
 800589e:	f000 fd0f 	bl	80062c0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2212      	movs	r2, #18
 80058a6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	685a      	ldr	r2, [r3, #4]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	494e      	ldr	r1, [pc, #312]	@ (80059ec <I2C_ITMasterCplt+0x194>)
 80058b4:	400a      	ands	r2, r1
 80058b6:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a4b      	ldr	r2, [pc, #300]	@ (80059f0 <I2C_ITMasterCplt+0x198>)
 80058c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	2210      	movs	r2, #16
 80058c8:	4013      	ands	r3, r2
 80058ca:	d009      	beq.n	80058e0 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2210      	movs	r2, #16
 80058d2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d8:	2204      	movs	r2, #4
 80058da:	431a      	orrs	r2, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2241      	movs	r2, #65	@ 0x41
 80058e4:	5c9b      	ldrb	r3, [r3, r2]
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b60      	cmp	r3, #96	@ 0x60
 80058ea:	d109      	bne.n	8005900 <I2C_ITMasterCplt+0xa8>
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	2204      	movs	r2, #4
 80058f0:	4013      	ands	r3, r2
 80058f2:	d005      	beq.n	8005900 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80058fe:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	0018      	movs	r0, r3
 8005904:	f000 fb19 	bl	8005f3a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590c:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2241      	movs	r2, #65	@ 0x41
 8005912:	5c9b      	ldrb	r3, [r3, r2]
 8005914:	b2db      	uxtb	r3, r3
 8005916:	2b60      	cmp	r3, #96	@ 0x60
 8005918:	d002      	beq.n	8005920 <I2C_ITMasterCplt+0xc8>
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d007      	beq.n	8005930 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	0011      	movs	r1, r2
 8005928:	0018      	movs	r0, r3
 800592a:	f000 f9db 	bl	8005ce4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800592e:	e058      	b.n	80059e2 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2241      	movs	r2, #65	@ 0x41
 8005934:	5c9b      	ldrb	r3, [r3, r2]
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b21      	cmp	r3, #33	@ 0x21
 800593a:	d126      	bne.n	800598a <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2241      	movs	r2, #65	@ 0x41
 8005940:	2120      	movs	r1, #32
 8005942:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2242      	movs	r2, #66	@ 0x42
 800594e:	5c9b      	ldrb	r3, [r3, r2]
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b40      	cmp	r3, #64	@ 0x40
 8005954:	d10c      	bne.n	8005970 <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2242      	movs	r2, #66	@ 0x42
 800595a:	2100      	movs	r1, #0
 800595c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2240      	movs	r2, #64	@ 0x40
 8005962:	2100      	movs	r1, #0
 8005964:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	0018      	movs	r0, r3
 800596a:	f7ff f8ea 	bl	8004b42 <HAL_I2C_MemTxCpltCallback>
}
 800596e:	e038      	b.n	80059e2 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2242      	movs	r2, #66	@ 0x42
 8005974:	2100      	movs	r1, #0
 8005976:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2240      	movs	r2, #64	@ 0x40
 800597c:	2100      	movs	r1, #0
 800597e:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	0018      	movs	r0, r3
 8005984:	f7fd f83a 	bl	80029fc <HAL_I2C_MasterTxCpltCallback>
}
 8005988:	e02b      	b.n	80059e2 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2241      	movs	r2, #65	@ 0x41
 800598e:	5c9b      	ldrb	r3, [r3, r2]
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b22      	cmp	r3, #34	@ 0x22
 8005994:	d125      	bne.n	80059e2 <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2241      	movs	r2, #65	@ 0x41
 800599a:	2120      	movs	r1, #32
 800599c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2242      	movs	r2, #66	@ 0x42
 80059a8:	5c9b      	ldrb	r3, [r3, r2]
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b40      	cmp	r3, #64	@ 0x40
 80059ae:	d10c      	bne.n	80059ca <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2242      	movs	r2, #66	@ 0x42
 80059b4:	2100      	movs	r1, #0
 80059b6:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2240      	movs	r2, #64	@ 0x40
 80059bc:	2100      	movs	r1, #0
 80059be:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	0018      	movs	r0, r3
 80059c4:	f7ff f8c5 	bl	8004b52 <HAL_I2C_MemRxCpltCallback>
}
 80059c8:	e00b      	b.n	80059e2 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2242      	movs	r2, #66	@ 0x42
 80059ce:	2100      	movs	r1, #0
 80059d0:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2240      	movs	r2, #64	@ 0x40
 80059d6:	2100      	movs	r1, #0
 80059d8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	0018      	movs	r0, r3
 80059de:	f7fc fff7 	bl	80029d0 <HAL_I2C_MasterRxCpltCallback>
}
 80059e2:	46c0      	nop			@ (mov r8, r8)
 80059e4:	46bd      	mov	sp, r7
 80059e6:	b006      	add	sp, #24
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	46c0      	nop			@ (mov r8, r8)
 80059ec:	fe00e800 	.word	0xfe00e800
 80059f0:	ffff0000 	.word	0xffff0000

080059f4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b086      	sub	sp, #24
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005a0a:	200f      	movs	r0, #15
 8005a0c:	183b      	adds	r3, r7, r0
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	2141      	movs	r1, #65	@ 0x41
 8005a12:	5c52      	ldrb	r2, [r2, r1]
 8005a14:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a1e:	183b      	adds	r3, r7, r0
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	2b21      	cmp	r3, #33	@ 0x21
 8005a24:	d003      	beq.n	8005a2e <I2C_ITSlaveCplt+0x3a>
 8005a26:	183b      	adds	r3, r7, r0
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	2b29      	cmp	r3, #41	@ 0x29
 8005a2c:	d109      	bne.n	8005a42 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005a2e:	4a7b      	ldr	r2, [pc, #492]	@ (8005c1c <I2C_ITSlaveCplt+0x228>)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	0011      	movs	r1, r2
 8005a34:	0018      	movs	r0, r3
 8005a36:	f000 fc43 	bl	80062c0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2221      	movs	r2, #33	@ 0x21
 8005a3e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a40:	e011      	b.n	8005a66 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005a42:	220f      	movs	r2, #15
 8005a44:	18bb      	adds	r3, r7, r2
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	2b22      	cmp	r3, #34	@ 0x22
 8005a4a:	d003      	beq.n	8005a54 <I2C_ITSlaveCplt+0x60>
 8005a4c:	18bb      	adds	r3, r7, r2
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a52:	d108      	bne.n	8005a66 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005a54:	4a72      	ldr	r2, [pc, #456]	@ (8005c20 <I2C_ITSlaveCplt+0x22c>)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	0011      	movs	r1, r2
 8005a5a:	0018      	movs	r0, r3
 8005a5c:	f000 fc30 	bl	80062c0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2222      	movs	r2, #34	@ 0x22
 8005a64:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	685a      	ldr	r2, [r3, #4]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2180      	movs	r1, #128	@ 0x80
 8005a72:	0209      	lsls	r1, r1, #8
 8005a74:	430a      	orrs	r2, r1
 8005a76:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	685a      	ldr	r2, [r3, #4]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4968      	ldr	r1, [pc, #416]	@ (8005c24 <I2C_ITSlaveCplt+0x230>)
 8005a84:	400a      	ands	r2, r1
 8005a86:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	0018      	movs	r0, r3
 8005a8c:	f000 fa55 	bl	8005f3a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005a90:	693a      	ldr	r2, [r7, #16]
 8005a92:	2380      	movs	r3, #128	@ 0x80
 8005a94:	01db      	lsls	r3, r3, #7
 8005a96:	4013      	ands	r3, r2
 8005a98:	d013      	beq.n	8005ac2 <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4960      	ldr	r1, [pc, #384]	@ (8005c28 <I2C_ITSlaveCplt+0x234>)
 8005aa6:	400a      	ands	r2, r1
 8005aa8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d01f      	beq.n	8005af2 <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ac0:	e017      	b.n	8005af2 <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	2380      	movs	r3, #128	@ 0x80
 8005ac6:	021b      	lsls	r3, r3, #8
 8005ac8:	4013      	ands	r3, r2
 8005aca:	d012      	beq.n	8005af2 <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4955      	ldr	r1, [pc, #340]	@ (8005c2c <I2C_ITSlaveCplt+0x238>)
 8005ad8:	400a      	ands	r2, r1
 8005ada:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d006      	beq.n	8005af2 <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	2204      	movs	r2, #4
 8005af6:	4013      	ands	r3, r2
 8005af8:	d020      	beq.n	8005b3c <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2204      	movs	r2, #4
 8005afe:	4393      	bics	r3, r2
 8005b00:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b0c:	b2d2      	uxtb	r2, r2
 8005b0e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b14:	1c5a      	adds	r2, r3, #1
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00c      	beq.n	8005b3c <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b26:	3b01      	subs	r3, #1
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d005      	beq.n	8005b52 <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b4a:	2204      	movs	r2, #4
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2242      	movs	r2, #66	@ 0x42
 8005b56:	2100      	movs	r1, #0
 8005b58:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d013      	beq.n	8005b90 <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	0011      	movs	r1, r2
 8005b70:	0018      	movs	r0, r3
 8005b72:	f000 f8b7 	bl	8005ce4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2241      	movs	r2, #65	@ 0x41
 8005b7a:	5c9b      	ldrb	r3, [r3, r2]
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b28      	cmp	r3, #40	@ 0x28
 8005b80:	d147      	bne.n	8005c12 <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005b82:	697a      	ldr	r2, [r7, #20]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	0011      	movs	r1, r2
 8005b88:	0018      	movs	r0, r3
 8005b8a:	f000 f853 	bl	8005c34 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005b8e:	e040      	b.n	8005c12 <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b94:	4a26      	ldr	r2, [pc, #152]	@ (8005c30 <I2C_ITSlaveCplt+0x23c>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d016      	beq.n	8005bc8 <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	0018      	movs	r0, r3
 8005b9e:	f7ff fdf7 	bl	8005790 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a22      	ldr	r2, [pc, #136]	@ (8005c30 <I2C_ITSlaveCplt+0x23c>)
 8005ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2241      	movs	r2, #65	@ 0x41
 8005bac:	2120      	movs	r1, #32
 8005bae:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2240      	movs	r2, #64	@ 0x40
 8005bba:	2100      	movs	r1, #0
 8005bbc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	0018      	movs	r0, r3
 8005bc2:	f7fe ffb6 	bl	8004b32 <HAL_I2C_ListenCpltCallback>
}
 8005bc6:	e024      	b.n	8005c12 <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2241      	movs	r2, #65	@ 0x41
 8005bcc:	5c9b      	ldrb	r3, [r3, r2]
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	2b22      	cmp	r3, #34	@ 0x22
 8005bd2:	d10f      	bne.n	8005bf4 <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2241      	movs	r2, #65	@ 0x41
 8005bd8:	2120      	movs	r1, #32
 8005bda:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2240      	movs	r2, #64	@ 0x40
 8005be6:	2100      	movs	r1, #0
 8005be8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	0018      	movs	r0, r3
 8005bee:	f7fe ff88 	bl	8004b02 <HAL_I2C_SlaveRxCpltCallback>
}
 8005bf2:	e00e      	b.n	8005c12 <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2241      	movs	r2, #65	@ 0x41
 8005bf8:	2120      	movs	r1, #32
 8005bfa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2240      	movs	r2, #64	@ 0x40
 8005c06:	2100      	movs	r1, #0
 8005c08:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	0018      	movs	r0, r3
 8005c0e:	f7fe ff70 	bl	8004af2 <HAL_I2C_SlaveTxCpltCallback>
}
 8005c12:	46c0      	nop			@ (mov r8, r8)
 8005c14:	46bd      	mov	sp, r7
 8005c16:	b006      	add	sp, #24
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	46c0      	nop			@ (mov r8, r8)
 8005c1c:	00008001 	.word	0x00008001
 8005c20:	00008002 	.word	0x00008002
 8005c24:	fe00e800 	.word	0xfe00e800
 8005c28:	ffffbfff 	.word	0xffffbfff
 8005c2c:	ffff7fff 	.word	0xffff7fff
 8005c30:	ffff0000 	.word	0xffff0000

08005c34 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a26      	ldr	r2, [pc, #152]	@ (8005cdc <I2C_ITListenCplt+0xa8>)
 8005c42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2241      	movs	r2, #65	@ 0x41
 8005c4e:	2120      	movs	r1, #32
 8005c50:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2242      	movs	r2, #66	@ 0x42
 8005c56:	2100      	movs	r1, #0
 8005c58:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	2204      	movs	r2, #4
 8005c64:	4013      	ands	r3, r2
 8005c66:	d022      	beq.n	8005cae <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c72:	b2d2      	uxtb	r2, r2
 8005c74:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7a:	1c5a      	adds	r2, r3, #1
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d012      	beq.n	8005cae <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca6:	2204      	movs	r2, #4
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005cae:	4a0c      	ldr	r2, [pc, #48]	@ (8005ce0 <I2C_ITListenCplt+0xac>)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	0011      	movs	r1, r2
 8005cb4:	0018      	movs	r0, r3
 8005cb6:	f000 fb03 	bl	80062c0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2210      	movs	r2, #16
 8005cc0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2240      	movs	r2, #64	@ 0x40
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	0018      	movs	r0, r3
 8005cce:	f7fe ff30 	bl	8004b32 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005cd2:	46c0      	nop			@ (mov r8, r8)
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	b002      	add	sp, #8
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	46c0      	nop			@ (mov r8, r8)
 8005cdc:	ffff0000 	.word	0xffff0000
 8005ce0:	00008003 	.word	0x00008003

08005ce4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005cee:	200f      	movs	r0, #15
 8005cf0:	183b      	adds	r3, r7, r0
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	2141      	movs	r1, #65	@ 0x41
 8005cf6:	5c52      	ldrb	r2, [r2, r1]
 8005cf8:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2242      	movs	r2, #66	@ 0x42
 8005cfe:	2100      	movs	r1, #0
 8005d00:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a72      	ldr	r2, [pc, #456]	@ (8005ed0 <I2C_ITError+0x1ec>)
 8005d06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	431a      	orrs	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005d1a:	183b      	adds	r3, r7, r0
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	2b28      	cmp	r3, #40	@ 0x28
 8005d20:	d007      	beq.n	8005d32 <I2C_ITError+0x4e>
 8005d22:	183b      	adds	r3, r7, r0
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	2b29      	cmp	r3, #41	@ 0x29
 8005d28:	d003      	beq.n	8005d32 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005d2a:	183b      	adds	r3, r7, r0
 8005d2c:	781b      	ldrb	r3, [r3, #0]
 8005d2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d30:	d10c      	bne.n	8005d4c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2103      	movs	r1, #3
 8005d36:	0018      	movs	r0, r3
 8005d38:	f000 fac2 	bl	80062c0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2241      	movs	r2, #65	@ 0x41
 8005d40:	2128      	movs	r1, #40	@ 0x28
 8005d42:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a63      	ldr	r2, [pc, #396]	@ (8005ed4 <I2C_ITError+0x1f0>)
 8005d48:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d4a:	e032      	b.n	8005db2 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005d4c:	4a62      	ldr	r2, [pc, #392]	@ (8005ed8 <I2C_ITError+0x1f4>)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	0011      	movs	r1, r2
 8005d52:	0018      	movs	r0, r3
 8005d54:	f000 fab4 	bl	80062c0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	0018      	movs	r0, r3
 8005d5c:	f000 f8ed 	bl	8005f3a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2241      	movs	r2, #65	@ 0x41
 8005d64:	5c9b      	ldrb	r3, [r3, r2]
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	2b60      	cmp	r3, #96	@ 0x60
 8005d6a:	d01f      	beq.n	8005dac <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2241      	movs	r2, #65	@ 0x41
 8005d70:	2120      	movs	r1, #32
 8005d72:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	2220      	movs	r2, #32
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	2b20      	cmp	r3, #32
 8005d80:	d114      	bne.n	8005dac <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	2210      	movs	r2, #16
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	2b10      	cmp	r3, #16
 8005d8e:	d109      	bne.n	8005da4 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2210      	movs	r2, #16
 8005d96:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d9c:	2204      	movs	r2, #4
 8005d9e:	431a      	orrs	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2220      	movs	r2, #32
 8005daa:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d03b      	beq.n	8005e38 <I2C_ITError+0x154>
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	2b11      	cmp	r3, #17
 8005dc4:	d002      	beq.n	8005dcc <I2C_ITError+0xe8>
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	2b21      	cmp	r3, #33	@ 0x21
 8005dca:	d135      	bne.n	8005e38 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	2380      	movs	r3, #128	@ 0x80
 8005dd4:	01db      	lsls	r3, r3, #7
 8005dd6:	401a      	ands	r2, r3
 8005dd8:	2380      	movs	r3, #128	@ 0x80
 8005dda:	01db      	lsls	r3, r3, #7
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d107      	bne.n	8005df0 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	493c      	ldr	r1, [pc, #240]	@ (8005edc <I2C_ITError+0x1f8>)
 8005dec:	400a      	ands	r2, r1
 8005dee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df4:	0018      	movs	r0, r3
 8005df6:	f7fe f990 	bl	800411a <HAL_DMA_GetState>
 8005dfa:	0003      	movs	r3, r0
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d016      	beq.n	8005e2e <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e04:	4a36      	ldr	r2, [pc, #216]	@ (8005ee0 <I2C_ITError+0x1fc>)
 8005e06:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2240      	movs	r2, #64	@ 0x40
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e14:	0018      	movs	r0, r3
 8005e16:	f7fe f88b 	bl	8003f30 <HAL_DMA_Abort_IT>
 8005e1a:	1e03      	subs	r3, r0, #0
 8005e1c:	d051      	beq.n	8005ec2 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e28:	0018      	movs	r0, r3
 8005e2a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005e2c:	e049      	b.n	8005ec2 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	0018      	movs	r0, r3
 8005e32:	f000 f859 	bl	8005ee8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005e36:	e044      	b.n	8005ec2 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d03b      	beq.n	8005eb8 <I2C_ITError+0x1d4>
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	2b12      	cmp	r3, #18
 8005e44:	d002      	beq.n	8005e4c <I2C_ITError+0x168>
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	2b22      	cmp	r3, #34	@ 0x22
 8005e4a:	d135      	bne.n	8005eb8 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	2380      	movs	r3, #128	@ 0x80
 8005e54:	021b      	lsls	r3, r3, #8
 8005e56:	401a      	ands	r2, r3
 8005e58:	2380      	movs	r3, #128	@ 0x80
 8005e5a:	021b      	lsls	r3, r3, #8
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d107      	bne.n	8005e70 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	491e      	ldr	r1, [pc, #120]	@ (8005ee4 <I2C_ITError+0x200>)
 8005e6c:	400a      	ands	r2, r1
 8005e6e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e74:	0018      	movs	r0, r3
 8005e76:	f7fe f950 	bl	800411a <HAL_DMA_GetState>
 8005e7a:	0003      	movs	r3, r0
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d016      	beq.n	8005eae <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e84:	4a16      	ldr	r2, [pc, #88]	@ (8005ee0 <I2C_ITError+0x1fc>)
 8005e86:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2240      	movs	r2, #64	@ 0x40
 8005e8c:	2100      	movs	r1, #0
 8005e8e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e94:	0018      	movs	r0, r3
 8005e96:	f7fe f84b 	bl	8003f30 <HAL_DMA_Abort_IT>
 8005e9a:	1e03      	subs	r3, r0, #0
 8005e9c:	d013      	beq.n	8005ec6 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea8:	0018      	movs	r0, r3
 8005eaa:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005eac:	e00b      	b.n	8005ec6 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	0018      	movs	r0, r3
 8005eb2:	f000 f819 	bl	8005ee8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005eb6:	e006      	b.n	8005ec6 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	0018      	movs	r0, r3
 8005ebc:	f000 f814 	bl	8005ee8 <I2C_TreatErrorCallback>
  }
}
 8005ec0:	e002      	b.n	8005ec8 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005ec2:	46c0      	nop			@ (mov r8, r8)
 8005ec4:	e000      	b.n	8005ec8 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ec6:	46c0      	nop			@ (mov r8, r8)
}
 8005ec8:	46c0      	nop			@ (mov r8, r8)
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	b004      	add	sp, #16
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	ffff0000 	.word	0xffff0000
 8005ed4:	08004dc9 	.word	0x08004dc9
 8005ed8:	00008003 	.word	0x00008003
 8005edc:	ffffbfff 	.word	0xffffbfff
 8005ee0:	080060f3 	.word	0x080060f3
 8005ee4:	ffff7fff 	.word	0xffff7fff

08005ee8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2241      	movs	r2, #65	@ 0x41
 8005ef4:	5c9b      	ldrb	r3, [r3, r2]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b60      	cmp	r3, #96	@ 0x60
 8005efa:	d10f      	bne.n	8005f1c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2241      	movs	r2, #65	@ 0x41
 8005f00:	2120      	movs	r1, #32
 8005f02:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2240      	movs	r2, #64	@ 0x40
 8005f0e:	2100      	movs	r1, #0
 8005f10:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	0018      	movs	r0, r3
 8005f16:	f7fe fe24 	bl	8004b62 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005f1a:	e00a      	b.n	8005f32 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2240      	movs	r2, #64	@ 0x40
 8005f26:	2100      	movs	r1, #0
 8005f28:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	0018      	movs	r0, r3
 8005f2e:	f7fc fd7b 	bl	8002a28 <HAL_I2C_ErrorCallback>
}
 8005f32:	46c0      	nop			@ (mov r8, r8)
 8005f34:	46bd      	mov	sp, r7
 8005f36:	b002      	add	sp, #8
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b082      	sub	sp, #8
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	2202      	movs	r2, #2
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d103      	bne.n	8005f58 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2200      	movs	r2, #0
 8005f56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	699b      	ldr	r3, [r3, #24]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d007      	beq.n	8005f76 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	699a      	ldr	r2, [r3, #24]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2101      	movs	r1, #1
 8005f72:	430a      	orrs	r2, r1
 8005f74:	619a      	str	r2, [r3, #24]
  }
}
 8005f76:	46c0      	nop			@ (mov r8, r8)
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	b002      	add	sp, #8
 8005f7c:	bd80      	pop	{r7, pc}
	...

08005f80 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4920      	ldr	r1, [pc, #128]	@ (800601c <I2C_DMAMasterTransmitCplt+0x9c>)
 8005f9a:	400a      	ands	r2, r1
 8005f9c:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d105      	bne.n	8005fb4 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2120      	movs	r1, #32
 8005fac:	0018      	movs	r0, r3
 8005fae:	f000 f8f9 	bl	80061a4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005fb2:	e02e      	b.n	8006012 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8005fbc:	189a      	adds	r2, r3, r2
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	2bff      	cmp	r3, #255	@ 0xff
 8005fca:	d903      	bls.n	8005fd4 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	22ff      	movs	r2, #255	@ 0xff
 8005fd0:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005fd2:	e004      	b.n	8005fde <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd8:	b29a      	uxth	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe6:	0019      	movs	r1, r3
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	3328      	adds	r3, #40	@ 0x28
 8005fee:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005ff4:	f7fd ff36 	bl	8003e64 <HAL_DMA_Start_IT>
 8005ff8:	1e03      	subs	r3, r0, #0
 8005ffa:	d005      	beq.n	8006008 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2110      	movs	r1, #16
 8006000:	0018      	movs	r0, r3
 8006002:	f7ff fe6f 	bl	8005ce4 <I2C_ITError>
}
 8006006:	e004      	b.n	8006012 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2140      	movs	r1, #64	@ 0x40
 800600c:	0018      	movs	r0, r3
 800600e:	f000 f8c9 	bl	80061a4 <I2C_Enable_IRQ>
}
 8006012:	46c0      	nop			@ (mov r8, r8)
 8006014:	46bd      	mov	sp, r7
 8006016:	b004      	add	sp, #16
 8006018:	bd80      	pop	{r7, pc}
 800601a:	46c0      	nop			@ (mov r8, r8)
 800601c:	ffffbfff 	.word	0xffffbfff

08006020 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4920      	ldr	r1, [pc, #128]	@ (80060bc <I2C_DMAMasterReceiveCplt+0x9c>)
 800603a:	400a      	ands	r2, r1
 800603c:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006042:	b29b      	uxth	r3, r3
 8006044:	2b00      	cmp	r3, #0
 8006046:	d105      	bne.n	8006054 <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2120      	movs	r1, #32
 800604c:	0018      	movs	r0, r3
 800604e:	f000 f8a9 	bl	80061a4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8006052:	e02e      	b.n	80060b2 <I2C_DMAMasterReceiveCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800605c:	189a      	adds	r2, r3, r2
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006066:	b29b      	uxth	r3, r3
 8006068:	2bff      	cmp	r3, #255	@ 0xff
 800606a:	d903      	bls.n	8006074 <I2C_DMAMasterReceiveCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	22ff      	movs	r2, #255	@ 0xff
 8006070:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006072:	e004      	b.n	800607e <I2C_DMAMasterReceiveCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006078:	b29a      	uxth	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	3324      	adds	r3, #36	@ 0x24
 8006088:	0019      	movs	r1, r3
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608e:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8006094:	f7fd fee6 	bl	8003e64 <HAL_DMA_Start_IT>
 8006098:	1e03      	subs	r3, r0, #0
 800609a:	d005      	beq.n	80060a8 <I2C_DMAMasterReceiveCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2110      	movs	r1, #16
 80060a0:	0018      	movs	r0, r3
 80060a2:	f7ff fe1f 	bl	8005ce4 <I2C_ITError>
}
 80060a6:	e004      	b.n	80060b2 <I2C_DMAMasterReceiveCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2140      	movs	r1, #64	@ 0x40
 80060ac:	0018      	movs	r0, r3
 80060ae:	f000 f879 	bl	80061a4 <I2C_Enable_IRQ>
}
 80060b2:	46c0      	nop			@ (mov r8, r8)
 80060b4:	46bd      	mov	sp, r7
 80060b6:	b004      	add	sp, #16
 80060b8:	bd80      	pop	{r7, pc}
 80060ba:	46c0      	nop			@ (mov r8, r8)
 80060bc:	ffff7fff 	.word	0xffff7fff

080060c0 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060cc:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2180      	movs	r1, #128	@ 0x80
 80060da:	0209      	lsls	r1, r1, #8
 80060dc:	430a      	orrs	r2, r1
 80060de:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2110      	movs	r1, #16
 80060e4:	0018      	movs	r0, r3
 80060e6:	f7ff fdfd 	bl	8005ce4 <I2C_ITError>
}
 80060ea:	46c0      	nop			@ (mov r8, r8)
 80060ec:	46bd      	mov	sp, r7
 80060ee:	b004      	add	sp, #16
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b084      	sub	sp, #16
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006104:	2b00      	cmp	r3, #0
 8006106:	d003      	beq.n	8006110 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610c:	2200      	movs	r2, #0
 800610e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006114:	2b00      	cmp	r3, #0
 8006116:	d003      	beq.n	8006120 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800611c:	2200      	movs	r2, #0
 800611e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	0018      	movs	r0, r3
 8006124:	f7ff fee0 	bl	8005ee8 <I2C_TreatErrorCallback>
}
 8006128:	46c0      	nop			@ (mov r8, r8)
 800612a:	46bd      	mov	sp, r7
 800612c:	b004      	add	sp, #16
 800612e:	bd80      	pop	{r7, pc}

08006130 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006130:	b590      	push	{r4, r7, lr}
 8006132:	b087      	sub	sp, #28
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	0008      	movs	r0, r1
 800613a:	0011      	movs	r1, r2
 800613c:	607b      	str	r3, [r7, #4]
 800613e:	240a      	movs	r4, #10
 8006140:	193b      	adds	r3, r7, r4
 8006142:	1c02      	adds	r2, r0, #0
 8006144:	801a      	strh	r2, [r3, #0]
 8006146:	2009      	movs	r0, #9
 8006148:	183b      	adds	r3, r7, r0
 800614a:	1c0a      	adds	r2, r1, #0
 800614c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800614e:	193b      	adds	r3, r7, r4
 8006150:	881b      	ldrh	r3, [r3, #0]
 8006152:	059b      	lsls	r3, r3, #22
 8006154:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006156:	183b      	adds	r3, r7, r0
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	0419      	lsls	r1, r3, #16
 800615c:	23ff      	movs	r3, #255	@ 0xff
 800615e:	041b      	lsls	r3, r3, #16
 8006160:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006162:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616a:	4313      	orrs	r3, r2
 800616c:	005b      	lsls	r3, r3, #1
 800616e:	085b      	lsrs	r3, r3, #1
 8006170:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800617a:	0d51      	lsrs	r1, r2, #21
 800617c:	2280      	movs	r2, #128	@ 0x80
 800617e:	00d2      	lsls	r2, r2, #3
 8006180:	400a      	ands	r2, r1
 8006182:	4907      	ldr	r1, [pc, #28]	@ (80061a0 <I2C_TransferConfig+0x70>)
 8006184:	430a      	orrs	r2, r1
 8006186:	43d2      	mvns	r2, r2
 8006188:	401a      	ands	r2, r3
 800618a:	0011      	movs	r1, r2
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	697a      	ldr	r2, [r7, #20]
 8006192:	430a      	orrs	r2, r1
 8006194:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006196:	46c0      	nop			@ (mov r8, r8)
 8006198:	46bd      	mov	sp, r7
 800619a:	b007      	add	sp, #28
 800619c:	bd90      	pop	{r4, r7, pc}
 800619e:	46c0      	nop			@ (mov r8, r8)
 80061a0:	03ff63ff 	.word	0x03ff63ff

080061a4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	000a      	movs	r2, r1
 80061ae:	1cbb      	adds	r3, r7, #2
 80061b0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80061b2:	2300      	movs	r3, #0
 80061b4:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061ba:	4b3e      	ldr	r3, [pc, #248]	@ (80062b4 <I2C_Enable_IRQ+0x110>)
 80061bc:	429a      	cmp	r2, r3
 80061be:	d035      	beq.n	800622c <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80061c4:	4b3c      	ldr	r3, [pc, #240]	@ (80062b8 <I2C_Enable_IRQ+0x114>)
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d030      	beq.n	800622c <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80061ce:	4b3b      	ldr	r3, [pc, #236]	@ (80062bc <I2C_Enable_IRQ+0x118>)
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d02b      	beq.n	800622c <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80061d4:	1cbb      	adds	r3, r7, #2
 80061d6:	2200      	movs	r2, #0
 80061d8:	5e9b      	ldrsh	r3, [r3, r2]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	da03      	bge.n	80061e6 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	22b8      	movs	r2, #184	@ 0xb8
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80061e6:	1cbb      	adds	r3, r7, #2
 80061e8:	881b      	ldrh	r3, [r3, #0]
 80061ea:	2201      	movs	r2, #1
 80061ec:	4013      	ands	r3, r2
 80061ee:	d003      	beq.n	80061f8 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	22f2      	movs	r2, #242	@ 0xf2
 80061f4:	4313      	orrs	r3, r2
 80061f6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80061f8:	1cbb      	adds	r3, r7, #2
 80061fa:	881b      	ldrh	r3, [r3, #0]
 80061fc:	2202      	movs	r2, #2
 80061fe:	4013      	ands	r3, r2
 8006200:	d003      	beq.n	800620a <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	22f4      	movs	r2, #244	@ 0xf4
 8006206:	4313      	orrs	r3, r2
 8006208:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800620a:	1cbb      	adds	r3, r7, #2
 800620c:	881b      	ldrh	r3, [r3, #0]
 800620e:	2b10      	cmp	r3, #16
 8006210:	d103      	bne.n	800621a <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2290      	movs	r2, #144	@ 0x90
 8006216:	4313      	orrs	r3, r2
 8006218:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800621a:	1cbb      	adds	r3, r7, #2
 800621c:	881b      	ldrh	r3, [r3, #0]
 800621e:	2b20      	cmp	r3, #32
 8006220:	d13c      	bne.n	800629c <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2220      	movs	r2, #32
 8006226:	4313      	orrs	r3, r2
 8006228:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800622a:	e037      	b.n	800629c <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800622c:	1cbb      	adds	r3, r7, #2
 800622e:	2200      	movs	r2, #0
 8006230:	5e9b      	ldrsh	r3, [r3, r2]
 8006232:	2b00      	cmp	r3, #0
 8006234:	da03      	bge.n	800623e <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	22b8      	movs	r2, #184	@ 0xb8
 800623a:	4313      	orrs	r3, r2
 800623c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800623e:	1cbb      	adds	r3, r7, #2
 8006240:	881b      	ldrh	r3, [r3, #0]
 8006242:	2201      	movs	r2, #1
 8006244:	4013      	ands	r3, r2
 8006246:	d003      	beq.n	8006250 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	22f2      	movs	r2, #242	@ 0xf2
 800624c:	4313      	orrs	r3, r2
 800624e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006250:	1cbb      	adds	r3, r7, #2
 8006252:	881b      	ldrh	r3, [r3, #0]
 8006254:	2202      	movs	r2, #2
 8006256:	4013      	ands	r3, r2
 8006258:	d003      	beq.n	8006262 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	22f4      	movs	r2, #244	@ 0xf4
 800625e:	4313      	orrs	r3, r2
 8006260:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006262:	1cbb      	adds	r3, r7, #2
 8006264:	881b      	ldrh	r3, [r3, #0]
 8006266:	2b10      	cmp	r3, #16
 8006268:	d103      	bne.n	8006272 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2290      	movs	r2, #144	@ 0x90
 800626e:	4313      	orrs	r3, r2
 8006270:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006272:	1cbb      	adds	r3, r7, #2
 8006274:	881b      	ldrh	r3, [r3, #0]
 8006276:	2b20      	cmp	r3, #32
 8006278:	d103      	bne.n	8006282 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2260      	movs	r2, #96	@ 0x60
 800627e:	4313      	orrs	r3, r2
 8006280:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006286:	4b0d      	ldr	r3, [pc, #52]	@ (80062bc <I2C_Enable_IRQ+0x118>)
 8006288:	429a      	cmp	r2, r3
 800628a:	d007      	beq.n	800629c <I2C_Enable_IRQ+0xf8>
 800628c:	1cbb      	adds	r3, r7, #2
 800628e:	881b      	ldrh	r3, [r3, #0]
 8006290:	2b40      	cmp	r3, #64	@ 0x40
 8006292:	d103      	bne.n	800629c <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2240      	movs	r2, #64	@ 0x40
 8006298:	4313      	orrs	r3, r2
 800629a:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6819      	ldr	r1, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	430a      	orrs	r2, r1
 80062aa:	601a      	str	r2, [r3, #0]
}
 80062ac:	46c0      	nop			@ (mov r8, r8)
 80062ae:	46bd      	mov	sp, r7
 80062b0:	b004      	add	sp, #16
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	08004fc9 	.word	0x08004fc9
 80062b8:	080053f9 	.word	0x080053f9
 80062bc:	080051c1 	.word	0x080051c1

080062c0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	000a      	movs	r2, r1
 80062ca:	1cbb      	adds	r3, r7, #2
 80062cc:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80062ce:	2300      	movs	r3, #0
 80062d0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80062d2:	1cbb      	adds	r3, r7, #2
 80062d4:	881b      	ldrh	r3, [r3, #0]
 80062d6:	2201      	movs	r2, #1
 80062d8:	4013      	ands	r3, r2
 80062da:	d010      	beq.n	80062fe <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2242      	movs	r2, #66	@ 0x42
 80062e0:	4313      	orrs	r3, r2
 80062e2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2241      	movs	r2, #65	@ 0x41
 80062e8:	5c9b      	ldrb	r3, [r3, r2]
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	001a      	movs	r2, r3
 80062ee:	2328      	movs	r3, #40	@ 0x28
 80062f0:	4013      	ands	r3, r2
 80062f2:	2b28      	cmp	r3, #40	@ 0x28
 80062f4:	d003      	beq.n	80062fe <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	22b0      	movs	r2, #176	@ 0xb0
 80062fa:	4313      	orrs	r3, r2
 80062fc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80062fe:	1cbb      	adds	r3, r7, #2
 8006300:	881b      	ldrh	r3, [r3, #0]
 8006302:	2202      	movs	r2, #2
 8006304:	4013      	ands	r3, r2
 8006306:	d010      	beq.n	800632a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2244      	movs	r2, #68	@ 0x44
 800630c:	4313      	orrs	r3, r2
 800630e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2241      	movs	r2, #65	@ 0x41
 8006314:	5c9b      	ldrb	r3, [r3, r2]
 8006316:	b2db      	uxtb	r3, r3
 8006318:	001a      	movs	r2, r3
 800631a:	2328      	movs	r3, #40	@ 0x28
 800631c:	4013      	ands	r3, r2
 800631e:	2b28      	cmp	r3, #40	@ 0x28
 8006320:	d003      	beq.n	800632a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	22b0      	movs	r2, #176	@ 0xb0
 8006326:	4313      	orrs	r3, r2
 8006328:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800632a:	1cbb      	adds	r3, r7, #2
 800632c:	2200      	movs	r2, #0
 800632e:	5e9b      	ldrsh	r3, [r3, r2]
 8006330:	2b00      	cmp	r3, #0
 8006332:	da03      	bge.n	800633c <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	22b8      	movs	r2, #184	@ 0xb8
 8006338:	4313      	orrs	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800633c:	1cbb      	adds	r3, r7, #2
 800633e:	881b      	ldrh	r3, [r3, #0]
 8006340:	2b10      	cmp	r3, #16
 8006342:	d103      	bne.n	800634c <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2290      	movs	r2, #144	@ 0x90
 8006348:	4313      	orrs	r3, r2
 800634a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800634c:	1cbb      	adds	r3, r7, #2
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	2b20      	cmp	r3, #32
 8006352:	d103      	bne.n	800635c <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2220      	movs	r2, #32
 8006358:	4313      	orrs	r3, r2
 800635a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800635c:	1cbb      	adds	r3, r7, #2
 800635e:	881b      	ldrh	r3, [r3, #0]
 8006360:	2b40      	cmp	r3, #64	@ 0x40
 8006362:	d103      	bne.n	800636c <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2240      	movs	r2, #64	@ 0x40
 8006368:	4313      	orrs	r3, r2
 800636a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	43d9      	mvns	r1, r3
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	400a      	ands	r2, r1
 800637c:	601a      	str	r2, [r3, #0]
}
 800637e:	46c0      	nop			@ (mov r8, r8)
 8006380:	46bd      	mov	sp, r7
 8006382:	b004      	add	sp, #16
 8006384:	bd80      	pop	{r7, pc}
	...

08006388 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2241      	movs	r2, #65	@ 0x41
 8006396:	5c9b      	ldrb	r3, [r3, r2]
 8006398:	b2db      	uxtb	r3, r3
 800639a:	2b20      	cmp	r3, #32
 800639c:	d138      	bne.n	8006410 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2240      	movs	r2, #64	@ 0x40
 80063a2:	5c9b      	ldrb	r3, [r3, r2]
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d101      	bne.n	80063ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80063a8:	2302      	movs	r3, #2
 80063aa:	e032      	b.n	8006412 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2240      	movs	r2, #64	@ 0x40
 80063b0:	2101      	movs	r1, #1
 80063b2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2241      	movs	r2, #65	@ 0x41
 80063b8:	2124      	movs	r1, #36	@ 0x24
 80063ba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2101      	movs	r1, #1
 80063c8:	438a      	bics	r2, r1
 80063ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4911      	ldr	r1, [pc, #68]	@ (800641c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80063d8:	400a      	ands	r2, r1
 80063da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6819      	ldr	r1, [r3, #0]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	430a      	orrs	r2, r1
 80063ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2101      	movs	r1, #1
 80063f8:	430a      	orrs	r2, r1
 80063fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2241      	movs	r2, #65	@ 0x41
 8006400:	2120      	movs	r1, #32
 8006402:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2240      	movs	r2, #64	@ 0x40
 8006408:	2100      	movs	r1, #0
 800640a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800640c:	2300      	movs	r3, #0
 800640e:	e000      	b.n	8006412 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006410:	2302      	movs	r3, #2
  }
}
 8006412:	0018      	movs	r0, r3
 8006414:	46bd      	mov	sp, r7
 8006416:	b002      	add	sp, #8
 8006418:	bd80      	pop	{r7, pc}
 800641a:	46c0      	nop			@ (mov r8, r8)
 800641c:	ffffefff 	.word	0xffffefff

08006420 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2241      	movs	r2, #65	@ 0x41
 800642e:	5c9b      	ldrb	r3, [r3, r2]
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b20      	cmp	r3, #32
 8006434:	d139      	bne.n	80064aa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2240      	movs	r2, #64	@ 0x40
 800643a:	5c9b      	ldrb	r3, [r3, r2]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d101      	bne.n	8006444 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006440:	2302      	movs	r3, #2
 8006442:	e033      	b.n	80064ac <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2240      	movs	r2, #64	@ 0x40
 8006448:	2101      	movs	r1, #1
 800644a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2241      	movs	r2, #65	@ 0x41
 8006450:	2124      	movs	r1, #36	@ 0x24
 8006452:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2101      	movs	r1, #1
 8006460:	438a      	bics	r2, r1
 8006462:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	4a11      	ldr	r2, [pc, #68]	@ (80064b4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006470:	4013      	ands	r3, r2
 8006472:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	021b      	lsls	r3, r3, #8
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	4313      	orrs	r3, r2
 800647c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2101      	movs	r1, #1
 8006492:	430a      	orrs	r2, r1
 8006494:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2241      	movs	r2, #65	@ 0x41
 800649a:	2120      	movs	r1, #32
 800649c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2240      	movs	r2, #64	@ 0x40
 80064a2:	2100      	movs	r1, #0
 80064a4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80064a6:	2300      	movs	r3, #0
 80064a8:	e000      	b.n	80064ac <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80064aa:	2302      	movs	r3, #2
  }
}
 80064ac:	0018      	movs	r0, r3
 80064ae:	46bd      	mov	sp, r7
 80064b0:	b004      	add	sp, #16
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	fffff0ff 	.word	0xfffff0ff

080064b8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b088      	sub	sp, #32
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e0e1      	b.n	800668e <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2235      	movs	r2, #53	@ 0x35
 80064ce:	5c9b      	ldrb	r3, [r3, r2]
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d107      	bne.n	80064e6 <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2234      	movs	r2, #52	@ 0x34
 80064da:	2100      	movs	r1, #0
 80064dc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	0018      	movs	r0, r3
 80064e2:	f7fc fbc5 	bl	8002c70 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2235      	movs	r2, #53	@ 0x35
 80064ea:	2102      	movs	r1, #2
 80064ec:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	69da      	ldr	r2, [r3, #28]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4967      	ldr	r1, [pc, #412]	@ (8006698 <HAL_I2S_Init+0x1e0>)
 80064fa:	400a      	ands	r2, r1
 80064fc:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2202      	movs	r2, #2
 8006504:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	2b02      	cmp	r3, #2
 800650c:	d073      	beq.n	80065f6 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d102      	bne.n	800651c <HAL_I2S_Init+0x64>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006516:	2310      	movs	r3, #16
 8006518:	617b      	str	r3, [r7, #20]
 800651a:	e001      	b.n	8006520 <HAL_I2S_Init+0x68>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800651c:	2320      	movs	r3, #32
 800651e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	2b20      	cmp	r3, #32
 8006526:	d802      	bhi.n	800652e <HAL_I2S_Init+0x76>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	005b      	lsls	r3, r3, #1
 800652c:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 800652e:	f000 fdd1 	bl	80070d4 <HAL_RCC_GetSysClockFreq>
 8006532:	0003      	movs	r3, r0
 8006534:	60fb      	str	r3, [r7, #12]

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	691a      	ldr	r2, [r3, #16]
 800653a:	2380      	movs	r3, #128	@ 0x80
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	429a      	cmp	r2, r3
 8006540:	d131      	bne.n	80065a6 <HAL_I2S_Init+0xee>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d016      	beq.n	8006578 <HAL_I2S_Init+0xc0>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	0019      	movs	r1, r3
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f7f9 fdf5 	bl	8000140 <__udivsi3>
 8006556:	0003      	movs	r3, r0
 8006558:	001a      	movs	r2, r3
 800655a:	0013      	movs	r3, r2
 800655c:	009b      	lsls	r3, r3, #2
 800655e:	189b      	adds	r3, r3, r2
 8006560:	005b      	lsls	r3, r3, #1
 8006562:	001a      	movs	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	695b      	ldr	r3, [r3, #20]
 8006568:	0019      	movs	r1, r3
 800656a:	0010      	movs	r0, r2
 800656c:	f7f9 fde8 	bl	8000140 <__udivsi3>
 8006570:	0003      	movs	r3, r0
 8006572:	3305      	adds	r3, #5
 8006574:	613b      	str	r3, [r7, #16]
 8006576:	e02a      	b.n	80065ce <HAL_I2S_Init+0x116>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	00db      	lsls	r3, r3, #3
 800657c:	0019      	movs	r1, r3
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f7f9 fdde 	bl	8000140 <__udivsi3>
 8006584:	0003      	movs	r3, r0
 8006586:	001a      	movs	r2, r3
 8006588:	0013      	movs	r3, r2
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	189b      	adds	r3, r3, r2
 800658e:	005b      	lsls	r3, r3, #1
 8006590:	001a      	movs	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	0019      	movs	r1, r3
 8006598:	0010      	movs	r0, r2
 800659a:	f7f9 fdd1 	bl	8000140 <__udivsi3>
 800659e:	0003      	movs	r3, r0
 80065a0:	3305      	adds	r3, #5
 80065a2:	613b      	str	r3, [r7, #16]
 80065a4:	e013      	b.n	80065ce <HAL_I2S_Init+0x116>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80065a6:	6979      	ldr	r1, [r7, #20]
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f7f9 fdc9 	bl	8000140 <__udivsi3>
 80065ae:	0003      	movs	r3, r0
 80065b0:	001a      	movs	r2, r3
 80065b2:	0013      	movs	r3, r2
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	189b      	adds	r3, r3, r2
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	001a      	movs	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	0019      	movs	r1, r3
 80065c2:	0010      	movs	r0, r2
 80065c4:	f7f9 fdbc 	bl	8000140 <__udivsi3>
 80065c8:	0003      	movs	r3, r0
 80065ca:	3305      	adds	r3, #5
 80065cc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	210a      	movs	r1, #10
 80065d2:	0018      	movs	r0, r3
 80065d4:	f7f9 fdb4 	bl	8000140 <__udivsi3>
 80065d8:	0003      	movs	r3, r0
 80065da:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	2201      	movs	r2, #1
 80065e0:	4013      	ands	r3, r2
 80065e2:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80065e4:	693a      	ldr	r2, [r7, #16]
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	085b      	lsrs	r3, r3, #1
 80065ec:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	021b      	lsls	r3, r3, #8
 80065f2:	61bb      	str	r3, [r7, #24]
 80065f4:	e003      	b.n	80065fe <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80065f6:	2302      	movs	r3, #2
 80065f8:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80065fa:	2300      	movs	r3, #0
 80065fc:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d902      	bls.n	800660a <HAL_I2S_Init+0x152>
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	2bff      	cmp	r3, #255	@ 0xff
 8006608:	d907      	bls.n	800661a <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800660e:	2210      	movs	r2, #16
 8006610:	431a      	orrs	r2, r3
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e039      	b.n	800668e <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	691a      	ldr	r2, [r3, #16]
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	431a      	orrs	r2, r3
 8006622:	0011      	movs	r1, r2
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	69fa      	ldr	r2, [r7, #28]
 800662a:	430a      	orrs	r2, r1
 800662c:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69db      	ldr	r3, [r3, #28]
 8006634:	4a18      	ldr	r2, [pc, #96]	@ (8006698 <HAL_I2S_Init+0x1e0>)
 8006636:	401a      	ands	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6859      	ldr	r1, [r3, #4]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	4319      	orrs	r1, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	4319      	orrs	r1, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	430b      	orrs	r3, r1
 800664e:	431a      	orrs	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2180      	movs	r1, #128	@ 0x80
 8006656:	0109      	lsls	r1, r1, #4
 8006658:	430a      	orrs	r2, r1
 800665a:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	2b30      	cmp	r3, #48	@ 0x30
 8006662:	d003      	beq.n	800666c <HAL_I2S_Init+0x1b4>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	2bb0      	cmp	r3, #176	@ 0xb0
 800666a:	d108      	bne.n	800667e <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	69da      	ldr	r2, [r3, #28]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2180      	movs	r1, #128	@ 0x80
 8006678:	0149      	lsls	r1, r1, #5
 800667a:	430a      	orrs	r2, r1
 800667c:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2235      	movs	r2, #53	@ 0x35
 8006688:	2101      	movs	r1, #1
 800668a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800668c:	2300      	movs	r3, #0
}
 800668e:	0018      	movs	r0, r3
 8006690:	46bd      	mov	sp, r7
 8006692:	b008      	add	sp, #32
 8006694:	bd80      	pop	{r7, pc}
 8006696:	46c0      	nop			@ (mov r8, r8)
 8006698:	fffff040 	.word	0xfffff040

0800669c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800669c:	b5b0      	push	{r4, r5, r7, lr}
 800669e:	b08a      	sub	sp, #40	@ 0x28
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d102      	bne.n	80066b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	f000 fbbf 	bl	8006e2e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066b0:	4bc9      	ldr	r3, [pc, #804]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	220c      	movs	r2, #12
 80066b6:	4013      	ands	r3, r2
 80066b8:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066ba:	4bc7      	ldr	r3, [pc, #796]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80066bc:	68da      	ldr	r2, [r3, #12]
 80066be:	2380      	movs	r3, #128	@ 0x80
 80066c0:	025b      	lsls	r3, r3, #9
 80066c2:	4013      	ands	r3, r2
 80066c4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2201      	movs	r2, #1
 80066cc:	4013      	ands	r3, r2
 80066ce:	d100      	bne.n	80066d2 <HAL_RCC_OscConfig+0x36>
 80066d0:	e07e      	b.n	80067d0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d007      	beq.n	80066e8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	2b0c      	cmp	r3, #12
 80066dc:	d112      	bne.n	8006704 <HAL_RCC_OscConfig+0x68>
 80066de:	69ba      	ldr	r2, [r7, #24]
 80066e0:	2380      	movs	r3, #128	@ 0x80
 80066e2:	025b      	lsls	r3, r3, #9
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d10d      	bne.n	8006704 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066e8:	4bbb      	ldr	r3, [pc, #748]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	2380      	movs	r3, #128	@ 0x80
 80066ee:	029b      	lsls	r3, r3, #10
 80066f0:	4013      	ands	r3, r2
 80066f2:	d100      	bne.n	80066f6 <HAL_RCC_OscConfig+0x5a>
 80066f4:	e06b      	b.n	80067ce <HAL_RCC_OscConfig+0x132>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d167      	bne.n	80067ce <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	f000 fb95 	bl	8006e2e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	2380      	movs	r3, #128	@ 0x80
 800670a:	025b      	lsls	r3, r3, #9
 800670c:	429a      	cmp	r2, r3
 800670e:	d107      	bne.n	8006720 <HAL_RCC_OscConfig+0x84>
 8006710:	4bb1      	ldr	r3, [pc, #708]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	4bb0      	ldr	r3, [pc, #704]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006716:	2180      	movs	r1, #128	@ 0x80
 8006718:	0249      	lsls	r1, r1, #9
 800671a:	430a      	orrs	r2, r1
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	e027      	b.n	8006770 <HAL_RCC_OscConfig+0xd4>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	23a0      	movs	r3, #160	@ 0xa0
 8006726:	02db      	lsls	r3, r3, #11
 8006728:	429a      	cmp	r2, r3
 800672a:	d10e      	bne.n	800674a <HAL_RCC_OscConfig+0xae>
 800672c:	4baa      	ldr	r3, [pc, #680]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	4ba9      	ldr	r3, [pc, #676]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006732:	2180      	movs	r1, #128	@ 0x80
 8006734:	02c9      	lsls	r1, r1, #11
 8006736:	430a      	orrs	r2, r1
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	4ba7      	ldr	r3, [pc, #668]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	4ba6      	ldr	r3, [pc, #664]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006740:	2180      	movs	r1, #128	@ 0x80
 8006742:	0249      	lsls	r1, r1, #9
 8006744:	430a      	orrs	r2, r1
 8006746:	601a      	str	r2, [r3, #0]
 8006748:	e012      	b.n	8006770 <HAL_RCC_OscConfig+0xd4>
 800674a:	4ba3      	ldr	r3, [pc, #652]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	4ba2      	ldr	r3, [pc, #648]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006750:	49a2      	ldr	r1, [pc, #648]	@ (80069dc <HAL_RCC_OscConfig+0x340>)
 8006752:	400a      	ands	r2, r1
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	4ba0      	ldr	r3, [pc, #640]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	2380      	movs	r3, #128	@ 0x80
 800675c:	025b      	lsls	r3, r3, #9
 800675e:	4013      	ands	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	4b9c      	ldr	r3, [pc, #624]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	4b9b      	ldr	r3, [pc, #620]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800676a:	499d      	ldr	r1, [pc, #628]	@ (80069e0 <HAL_RCC_OscConfig+0x344>)
 800676c:	400a      	ands	r2, r1
 800676e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d015      	beq.n	80067a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006778:	f7fc fffe 	bl	8003778 <HAL_GetTick>
 800677c:	0003      	movs	r3, r0
 800677e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006780:	e009      	b.n	8006796 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006782:	f7fc fff9 	bl	8003778 <HAL_GetTick>
 8006786:	0002      	movs	r2, r0
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	2b64      	cmp	r3, #100	@ 0x64
 800678e:	d902      	bls.n	8006796 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	f000 fb4c 	bl	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006796:	4b90      	ldr	r3, [pc, #576]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006798:	681a      	ldr	r2, [r3, #0]
 800679a:	2380      	movs	r3, #128	@ 0x80
 800679c:	029b      	lsls	r3, r3, #10
 800679e:	4013      	ands	r3, r2
 80067a0:	d0ef      	beq.n	8006782 <HAL_RCC_OscConfig+0xe6>
 80067a2:	e015      	b.n	80067d0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a4:	f7fc ffe8 	bl	8003778 <HAL_GetTick>
 80067a8:	0003      	movs	r3, r0
 80067aa:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80067ac:	e008      	b.n	80067c0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067ae:	f7fc ffe3 	bl	8003778 <HAL_GetTick>
 80067b2:	0002      	movs	r2, r0
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	2b64      	cmp	r3, #100	@ 0x64
 80067ba:	d901      	bls.n	80067c0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80067bc:	2303      	movs	r3, #3
 80067be:	e336      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80067c0:	4b85      	ldr	r3, [pc, #532]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	2380      	movs	r3, #128	@ 0x80
 80067c6:	029b      	lsls	r3, r3, #10
 80067c8:	4013      	ands	r3, r2
 80067ca:	d1f0      	bne.n	80067ae <HAL_RCC_OscConfig+0x112>
 80067cc:	e000      	b.n	80067d0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067ce:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2202      	movs	r2, #2
 80067d6:	4013      	ands	r3, r2
 80067d8:	d100      	bne.n	80067dc <HAL_RCC_OscConfig+0x140>
 80067da:	e099      	b.n	8006910 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80067e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e4:	2220      	movs	r2, #32
 80067e6:	4013      	ands	r3, r2
 80067e8:	d009      	beq.n	80067fe <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80067ea:	4b7b      	ldr	r3, [pc, #492]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	4b7a      	ldr	r3, [pc, #488]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80067f0:	2120      	movs	r1, #32
 80067f2:	430a      	orrs	r2, r1
 80067f4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80067f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f8:	2220      	movs	r2, #32
 80067fa:	4393      	bics	r3, r2
 80067fc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	2b04      	cmp	r3, #4
 8006802:	d005      	beq.n	8006810 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	2b0c      	cmp	r3, #12
 8006808:	d13e      	bne.n	8006888 <HAL_RCC_OscConfig+0x1ec>
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d13b      	bne.n	8006888 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8006810:	4b71      	ldr	r3, [pc, #452]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2204      	movs	r2, #4
 8006816:	4013      	ands	r3, r2
 8006818:	d004      	beq.n	8006824 <HAL_RCC_OscConfig+0x188>
 800681a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681c:	2b00      	cmp	r3, #0
 800681e:	d101      	bne.n	8006824 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e304      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006824:	4b6c      	ldr	r3, [pc, #432]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	4a6e      	ldr	r2, [pc, #440]	@ (80069e4 <HAL_RCC_OscConfig+0x348>)
 800682a:	4013      	ands	r3, r2
 800682c:	0019      	movs	r1, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	021a      	lsls	r2, r3, #8
 8006834:	4b68      	ldr	r3, [pc, #416]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006836:	430a      	orrs	r2, r1
 8006838:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800683a:	4b67      	ldr	r3, [pc, #412]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2209      	movs	r2, #9
 8006840:	4393      	bics	r3, r2
 8006842:	0019      	movs	r1, r3
 8006844:	4b64      	ldr	r3, [pc, #400]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006848:	430a      	orrs	r2, r1
 800684a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800684c:	f000 fc42 	bl	80070d4 <HAL_RCC_GetSysClockFreq>
 8006850:	0001      	movs	r1, r0
 8006852:	4b61      	ldr	r3, [pc, #388]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	091b      	lsrs	r3, r3, #4
 8006858:	220f      	movs	r2, #15
 800685a:	4013      	ands	r3, r2
 800685c:	4a62      	ldr	r2, [pc, #392]	@ (80069e8 <HAL_RCC_OscConfig+0x34c>)
 800685e:	5cd3      	ldrb	r3, [r2, r3]
 8006860:	000a      	movs	r2, r1
 8006862:	40da      	lsrs	r2, r3
 8006864:	4b61      	ldr	r3, [pc, #388]	@ (80069ec <HAL_RCC_OscConfig+0x350>)
 8006866:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006868:	4b61      	ldr	r3, [pc, #388]	@ (80069f0 <HAL_RCC_OscConfig+0x354>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2513      	movs	r5, #19
 800686e:	197c      	adds	r4, r7, r5
 8006870:	0018      	movs	r0, r3
 8006872:	f7fc ff3b 	bl	80036ec <HAL_InitTick>
 8006876:	0003      	movs	r3, r0
 8006878:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800687a:	197b      	adds	r3, r7, r5
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d046      	beq.n	8006910 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8006882:	197b      	adds	r3, r7, r5
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	e2d2      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8006888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688a:	2b00      	cmp	r3, #0
 800688c:	d027      	beq.n	80068de <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800688e:	4b52      	ldr	r3, [pc, #328]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2209      	movs	r2, #9
 8006894:	4393      	bics	r3, r2
 8006896:	0019      	movs	r1, r3
 8006898:	4b4f      	ldr	r3, [pc, #316]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800689a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800689c:	430a      	orrs	r2, r1
 800689e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068a0:	f7fc ff6a 	bl	8003778 <HAL_GetTick>
 80068a4:	0003      	movs	r3, r0
 80068a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80068a8:	e008      	b.n	80068bc <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068aa:	f7fc ff65 	bl	8003778 <HAL_GetTick>
 80068ae:	0002      	movs	r2, r0
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d901      	bls.n	80068bc <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e2b8      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80068bc:	4b46      	ldr	r3, [pc, #280]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2204      	movs	r2, #4
 80068c2:	4013      	ands	r3, r2
 80068c4:	d0f1      	beq.n	80068aa <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068c6:	4b44      	ldr	r3, [pc, #272]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	4a46      	ldr	r2, [pc, #280]	@ (80069e4 <HAL_RCC_OscConfig+0x348>)
 80068cc:	4013      	ands	r3, r2
 80068ce:	0019      	movs	r1, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	021a      	lsls	r2, r3, #8
 80068d6:	4b40      	ldr	r3, [pc, #256]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80068d8:	430a      	orrs	r2, r1
 80068da:	605a      	str	r2, [r3, #4]
 80068dc:	e018      	b.n	8006910 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068de:	4b3e      	ldr	r3, [pc, #248]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	4b3d      	ldr	r3, [pc, #244]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80068e4:	2101      	movs	r1, #1
 80068e6:	438a      	bics	r2, r1
 80068e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ea:	f7fc ff45 	bl	8003778 <HAL_GetTick>
 80068ee:	0003      	movs	r3, r0
 80068f0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068f4:	f7fc ff40 	bl	8003778 <HAL_GetTick>
 80068f8:	0002      	movs	r2, r0
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e293      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006906:	4b34      	ldr	r3, [pc, #208]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2204      	movs	r2, #4
 800690c:	4013      	ands	r3, r2
 800690e:	d1f1      	bne.n	80068f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	2210      	movs	r2, #16
 8006916:	4013      	ands	r3, r2
 8006918:	d100      	bne.n	800691c <HAL_RCC_OscConfig+0x280>
 800691a:	e0a2      	b.n	8006a62 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d140      	bne.n	80069a4 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006922:	4b2d      	ldr	r3, [pc, #180]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	2380      	movs	r3, #128	@ 0x80
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4013      	ands	r3, r2
 800692c:	d005      	beq.n	800693a <HAL_RCC_OscConfig+0x29e>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	69db      	ldr	r3, [r3, #28]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d101      	bne.n	800693a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e279      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800693a:	4b27      	ldr	r3, [pc, #156]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	4a2d      	ldr	r2, [pc, #180]	@ (80069f4 <HAL_RCC_OscConfig+0x358>)
 8006940:	4013      	ands	r3, r2
 8006942:	0019      	movs	r1, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006948:	4b23      	ldr	r3, [pc, #140]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800694a:	430a      	orrs	r2, r1
 800694c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800694e:	4b22      	ldr	r3, [pc, #136]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	021b      	lsls	r3, r3, #8
 8006954:	0a19      	lsrs	r1, r3, #8
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	061a      	lsls	r2, r3, #24
 800695c:	4b1e      	ldr	r3, [pc, #120]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 800695e:	430a      	orrs	r2, r1
 8006960:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006966:	0b5b      	lsrs	r3, r3, #13
 8006968:	3301      	adds	r3, #1
 800696a:	2280      	movs	r2, #128	@ 0x80
 800696c:	0212      	lsls	r2, r2, #8
 800696e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8006970:	4b19      	ldr	r3, [pc, #100]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	091b      	lsrs	r3, r3, #4
 8006976:	210f      	movs	r1, #15
 8006978:	400b      	ands	r3, r1
 800697a:	491b      	ldr	r1, [pc, #108]	@ (80069e8 <HAL_RCC_OscConfig+0x34c>)
 800697c:	5ccb      	ldrb	r3, [r1, r3]
 800697e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006980:	4b1a      	ldr	r3, [pc, #104]	@ (80069ec <HAL_RCC_OscConfig+0x350>)
 8006982:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006984:	4b1a      	ldr	r3, [pc, #104]	@ (80069f0 <HAL_RCC_OscConfig+0x354>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2513      	movs	r5, #19
 800698a:	197c      	adds	r4, r7, r5
 800698c:	0018      	movs	r0, r3
 800698e:	f7fc fead 	bl	80036ec <HAL_InitTick>
 8006992:	0003      	movs	r3, r0
 8006994:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006996:	197b      	adds	r3, r7, r5
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d061      	beq.n	8006a62 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800699e:	197b      	adds	r3, r7, r5
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	e244      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d040      	beq.n	8006a2e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80069ac:	4b0a      	ldr	r3, [pc, #40]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	4b09      	ldr	r3, [pc, #36]	@ (80069d8 <HAL_RCC_OscConfig+0x33c>)
 80069b2:	2180      	movs	r1, #128	@ 0x80
 80069b4:	0049      	lsls	r1, r1, #1
 80069b6:	430a      	orrs	r2, r1
 80069b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069ba:	f7fc fedd 	bl	8003778 <HAL_GetTick>
 80069be:	0003      	movs	r3, r0
 80069c0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80069c2:	e019      	b.n	80069f8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80069c4:	f7fc fed8 	bl	8003778 <HAL_GetTick>
 80069c8:	0002      	movs	r2, r0
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d912      	bls.n	80069f8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e22b      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
 80069d6:	46c0      	nop			@ (mov r8, r8)
 80069d8:	40021000 	.word	0x40021000
 80069dc:	fffeffff 	.word	0xfffeffff
 80069e0:	fffbffff 	.word	0xfffbffff
 80069e4:	ffffe0ff 	.word	0xffffe0ff
 80069e8:	0800b108 	.word	0x0800b108
 80069ec:	20000000 	.word	0x20000000
 80069f0:	20000008 	.word	0x20000008
 80069f4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80069f8:	4bca      	ldr	r3, [pc, #808]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	2380      	movs	r3, #128	@ 0x80
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	4013      	ands	r3, r2
 8006a02:	d0df      	beq.n	80069c4 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a04:	4bc7      	ldr	r3, [pc, #796]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	4ac7      	ldr	r2, [pc, #796]	@ (8006d28 <HAL_RCC_OscConfig+0x68c>)
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	0019      	movs	r1, r3
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a12:	4bc4      	ldr	r3, [pc, #784]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a14:	430a      	orrs	r2, r1
 8006a16:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a18:	4bc2      	ldr	r3, [pc, #776]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	021b      	lsls	r3, r3, #8
 8006a1e:	0a19      	lsrs	r1, r3, #8
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a1b      	ldr	r3, [r3, #32]
 8006a24:	061a      	lsls	r2, r3, #24
 8006a26:	4bbf      	ldr	r3, [pc, #764]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	605a      	str	r2, [r3, #4]
 8006a2c:	e019      	b.n	8006a62 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006a2e:	4bbd      	ldr	r3, [pc, #756]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	4bbc      	ldr	r3, [pc, #752]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a34:	49bd      	ldr	r1, [pc, #756]	@ (8006d2c <HAL_RCC_OscConfig+0x690>)
 8006a36:	400a      	ands	r2, r1
 8006a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a3a:	f7fc fe9d 	bl	8003778 <HAL_GetTick>
 8006a3e:	0003      	movs	r3, r0
 8006a40:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006a42:	e008      	b.n	8006a56 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a44:	f7fc fe98 	bl	8003778 <HAL_GetTick>
 8006a48:	0002      	movs	r2, r0
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	1ad3      	subs	r3, r2, r3
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d901      	bls.n	8006a56 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8006a52:	2303      	movs	r3, #3
 8006a54:	e1eb      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006a56:	4bb3      	ldr	r3, [pc, #716]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	2380      	movs	r3, #128	@ 0x80
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4013      	ands	r3, r2
 8006a60:	d1f0      	bne.n	8006a44 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2208      	movs	r2, #8
 8006a68:	4013      	ands	r3, r2
 8006a6a:	d036      	beq.n	8006ada <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	695b      	ldr	r3, [r3, #20]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d019      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a74:	4bab      	ldr	r3, [pc, #684]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006a78:	4baa      	ldr	r3, [pc, #680]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a7a:	2101      	movs	r1, #1
 8006a7c:	430a      	orrs	r2, r1
 8006a7e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a80:	f7fc fe7a 	bl	8003778 <HAL_GetTick>
 8006a84:	0003      	movs	r3, r0
 8006a86:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006a88:	e008      	b.n	8006a9c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a8a:	f7fc fe75 	bl	8003778 <HAL_GetTick>
 8006a8e:	0002      	movs	r2, r0
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	1ad3      	subs	r3, r2, r3
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d901      	bls.n	8006a9c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e1c8      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006a9c:	4ba1      	ldr	r3, [pc, #644]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006a9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	d0f1      	beq.n	8006a8a <HAL_RCC_OscConfig+0x3ee>
 8006aa6:	e018      	b.n	8006ada <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006aa8:	4b9e      	ldr	r3, [pc, #632]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006aaa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006aac:	4b9d      	ldr	r3, [pc, #628]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006aae:	2101      	movs	r1, #1
 8006ab0:	438a      	bics	r2, r1
 8006ab2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ab4:	f7fc fe60 	bl	8003778 <HAL_GetTick>
 8006ab8:	0003      	movs	r3, r0
 8006aba:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006abc:	e008      	b.n	8006ad0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006abe:	f7fc fe5b 	bl	8003778 <HAL_GetTick>
 8006ac2:	0002      	movs	r2, r0
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d901      	bls.n	8006ad0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e1ae      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006ad0:	4b94      	ldr	r3, [pc, #592]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ad4:	2202      	movs	r2, #2
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	d1f1      	bne.n	8006abe <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2204      	movs	r2, #4
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	d100      	bne.n	8006ae6 <HAL_RCC_OscConfig+0x44a>
 8006ae4:	e0ae      	b.n	8006c44 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ae6:	2023      	movs	r0, #35	@ 0x23
 8006ae8:	183b      	adds	r3, r7, r0
 8006aea:	2200      	movs	r2, #0
 8006aec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006aee:	4b8d      	ldr	r3, [pc, #564]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006af0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006af2:	2380      	movs	r3, #128	@ 0x80
 8006af4:	055b      	lsls	r3, r3, #21
 8006af6:	4013      	ands	r3, r2
 8006af8:	d109      	bne.n	8006b0e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006afa:	4b8a      	ldr	r3, [pc, #552]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006afc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006afe:	4b89      	ldr	r3, [pc, #548]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006b00:	2180      	movs	r1, #128	@ 0x80
 8006b02:	0549      	lsls	r1, r1, #21
 8006b04:	430a      	orrs	r2, r1
 8006b06:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006b08:	183b      	adds	r3, r7, r0
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b0e:	4b88      	ldr	r3, [pc, #544]	@ (8006d30 <HAL_RCC_OscConfig+0x694>)
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	2380      	movs	r3, #128	@ 0x80
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	4013      	ands	r3, r2
 8006b18:	d11a      	bne.n	8006b50 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b1a:	4b85      	ldr	r3, [pc, #532]	@ (8006d30 <HAL_RCC_OscConfig+0x694>)
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	4b84      	ldr	r3, [pc, #528]	@ (8006d30 <HAL_RCC_OscConfig+0x694>)
 8006b20:	2180      	movs	r1, #128	@ 0x80
 8006b22:	0049      	lsls	r1, r1, #1
 8006b24:	430a      	orrs	r2, r1
 8006b26:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b28:	f7fc fe26 	bl	8003778 <HAL_GetTick>
 8006b2c:	0003      	movs	r3, r0
 8006b2e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b30:	e008      	b.n	8006b44 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b32:	f7fc fe21 	bl	8003778 <HAL_GetTick>
 8006b36:	0002      	movs	r2, r0
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	2b64      	cmp	r3, #100	@ 0x64
 8006b3e:	d901      	bls.n	8006b44 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e174      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b44:	4b7a      	ldr	r3, [pc, #488]	@ (8006d30 <HAL_RCC_OscConfig+0x694>)
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	2380      	movs	r3, #128	@ 0x80
 8006b4a:	005b      	lsls	r3, r3, #1
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	d0f0      	beq.n	8006b32 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	689a      	ldr	r2, [r3, #8]
 8006b54:	2380      	movs	r3, #128	@ 0x80
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d107      	bne.n	8006b6c <HAL_RCC_OscConfig+0x4d0>
 8006b5c:	4b71      	ldr	r3, [pc, #452]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006b5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b60:	4b70      	ldr	r3, [pc, #448]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006b62:	2180      	movs	r1, #128	@ 0x80
 8006b64:	0049      	lsls	r1, r1, #1
 8006b66:	430a      	orrs	r2, r1
 8006b68:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b6a:	e031      	b.n	8006bd0 <HAL_RCC_OscConfig+0x534>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d10c      	bne.n	8006b8e <HAL_RCC_OscConfig+0x4f2>
 8006b74:	4b6b      	ldr	r3, [pc, #428]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006b76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b78:	4b6a      	ldr	r3, [pc, #424]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006b7a:	496c      	ldr	r1, [pc, #432]	@ (8006d2c <HAL_RCC_OscConfig+0x690>)
 8006b7c:	400a      	ands	r2, r1
 8006b7e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b80:	4b68      	ldr	r3, [pc, #416]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006b82:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b84:	4b67      	ldr	r3, [pc, #412]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006b86:	496b      	ldr	r1, [pc, #428]	@ (8006d34 <HAL_RCC_OscConfig+0x698>)
 8006b88:	400a      	ands	r2, r1
 8006b8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b8c:	e020      	b.n	8006bd0 <HAL_RCC_OscConfig+0x534>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	689a      	ldr	r2, [r3, #8]
 8006b92:	23a0      	movs	r3, #160	@ 0xa0
 8006b94:	00db      	lsls	r3, r3, #3
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d10e      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x51c>
 8006b9a:	4b62      	ldr	r3, [pc, #392]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006b9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b9e:	4b61      	ldr	r3, [pc, #388]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006ba0:	2180      	movs	r1, #128	@ 0x80
 8006ba2:	00c9      	lsls	r1, r1, #3
 8006ba4:	430a      	orrs	r2, r1
 8006ba6:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ba8:	4b5e      	ldr	r3, [pc, #376]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006baa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006bac:	4b5d      	ldr	r3, [pc, #372]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006bae:	2180      	movs	r1, #128	@ 0x80
 8006bb0:	0049      	lsls	r1, r1, #1
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	651a      	str	r2, [r3, #80]	@ 0x50
 8006bb6:	e00b      	b.n	8006bd0 <HAL_RCC_OscConfig+0x534>
 8006bb8:	4b5a      	ldr	r3, [pc, #360]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006bba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006bbc:	4b59      	ldr	r3, [pc, #356]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006bbe:	495b      	ldr	r1, [pc, #364]	@ (8006d2c <HAL_RCC_OscConfig+0x690>)
 8006bc0:	400a      	ands	r2, r1
 8006bc2:	651a      	str	r2, [r3, #80]	@ 0x50
 8006bc4:	4b57      	ldr	r3, [pc, #348]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006bc6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006bc8:	4b56      	ldr	r3, [pc, #344]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006bca:	495a      	ldr	r1, [pc, #360]	@ (8006d34 <HAL_RCC_OscConfig+0x698>)
 8006bcc:	400a      	ands	r2, r1
 8006bce:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d015      	beq.n	8006c04 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bd8:	f7fc fdce 	bl	8003778 <HAL_GetTick>
 8006bdc:	0003      	movs	r3, r0
 8006bde:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006be0:	e009      	b.n	8006bf6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006be2:	f7fc fdc9 	bl	8003778 <HAL_GetTick>
 8006be6:	0002      	movs	r2, r0
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	1ad3      	subs	r3, r2, r3
 8006bec:	4a52      	ldr	r2, [pc, #328]	@ (8006d38 <HAL_RCC_OscConfig+0x69c>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d901      	bls.n	8006bf6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8006bf2:	2303      	movs	r3, #3
 8006bf4:	e11b      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006bf6:	4b4b      	ldr	r3, [pc, #300]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006bf8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006bfa:	2380      	movs	r3, #128	@ 0x80
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4013      	ands	r3, r2
 8006c00:	d0ef      	beq.n	8006be2 <HAL_RCC_OscConfig+0x546>
 8006c02:	e014      	b.n	8006c2e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c04:	f7fc fdb8 	bl	8003778 <HAL_GetTick>
 8006c08:	0003      	movs	r3, r0
 8006c0a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006c0c:	e009      	b.n	8006c22 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c0e:	f7fc fdb3 	bl	8003778 <HAL_GetTick>
 8006c12:	0002      	movs	r2, r0
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	1ad3      	subs	r3, r2, r3
 8006c18:	4a47      	ldr	r2, [pc, #284]	@ (8006d38 <HAL_RCC_OscConfig+0x69c>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d901      	bls.n	8006c22 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8006c1e:	2303      	movs	r3, #3
 8006c20:	e105      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006c22:	4b40      	ldr	r3, [pc, #256]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006c24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c26:	2380      	movs	r3, #128	@ 0x80
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	d1ef      	bne.n	8006c0e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006c2e:	2323      	movs	r3, #35	@ 0x23
 8006c30:	18fb      	adds	r3, r7, r3
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d105      	bne.n	8006c44 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c38:	4b3a      	ldr	r3, [pc, #232]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006c3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c3c:	4b39      	ldr	r3, [pc, #228]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006c3e:	493f      	ldr	r1, [pc, #252]	@ (8006d3c <HAL_RCC_OscConfig+0x6a0>)
 8006c40:	400a      	ands	r2, r1
 8006c42:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2220      	movs	r2, #32
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	d049      	beq.n	8006ce2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d026      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8006c56:	4b33      	ldr	r3, [pc, #204]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006c58:	689a      	ldr	r2, [r3, #8]
 8006c5a:	4b32      	ldr	r3, [pc, #200]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006c5c:	2101      	movs	r1, #1
 8006c5e:	430a      	orrs	r2, r1
 8006c60:	609a      	str	r2, [r3, #8]
 8006c62:	4b30      	ldr	r3, [pc, #192]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006c64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c66:	4b2f      	ldr	r3, [pc, #188]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006c68:	2101      	movs	r1, #1
 8006c6a:	430a      	orrs	r2, r1
 8006c6c:	635a      	str	r2, [r3, #52]	@ 0x34
 8006c6e:	4b34      	ldr	r3, [pc, #208]	@ (8006d40 <HAL_RCC_OscConfig+0x6a4>)
 8006c70:	6a1a      	ldr	r2, [r3, #32]
 8006c72:	4b33      	ldr	r3, [pc, #204]	@ (8006d40 <HAL_RCC_OscConfig+0x6a4>)
 8006c74:	2180      	movs	r1, #128	@ 0x80
 8006c76:	0189      	lsls	r1, r1, #6
 8006c78:	430a      	orrs	r2, r1
 8006c7a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c7c:	f7fc fd7c 	bl	8003778 <HAL_GetTick>
 8006c80:	0003      	movs	r3, r0
 8006c82:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006c84:	e008      	b.n	8006c98 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c86:	f7fc fd77 	bl	8003778 <HAL_GetTick>
 8006c8a:	0002      	movs	r2, r0
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	1ad3      	subs	r3, r2, r3
 8006c90:	2b02      	cmp	r3, #2
 8006c92:	d901      	bls.n	8006c98 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e0ca      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006c98:	4b22      	ldr	r3, [pc, #136]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	d0f1      	beq.n	8006c86 <HAL_RCC_OscConfig+0x5ea>
 8006ca2:	e01e      	b.n	8006ce2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006ca6:	689a      	ldr	r2, [r3, #8]
 8006ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006caa:	2101      	movs	r1, #1
 8006cac:	438a      	bics	r2, r1
 8006cae:	609a      	str	r2, [r3, #8]
 8006cb0:	4b23      	ldr	r3, [pc, #140]	@ (8006d40 <HAL_RCC_OscConfig+0x6a4>)
 8006cb2:	6a1a      	ldr	r2, [r3, #32]
 8006cb4:	4b22      	ldr	r3, [pc, #136]	@ (8006d40 <HAL_RCC_OscConfig+0x6a4>)
 8006cb6:	4923      	ldr	r1, [pc, #140]	@ (8006d44 <HAL_RCC_OscConfig+0x6a8>)
 8006cb8:	400a      	ands	r2, r1
 8006cba:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cbc:	f7fc fd5c 	bl	8003778 <HAL_GetTick>
 8006cc0:	0003      	movs	r3, r0
 8006cc2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006cc4:	e008      	b.n	8006cd8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006cc6:	f7fc fd57 	bl	8003778 <HAL_GetTick>
 8006cca:	0002      	movs	r2, r0
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d901      	bls.n	8006cd8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e0aa      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006cd8:	4b12      	ldr	r3, [pc, #72]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	2202      	movs	r2, #2
 8006cde:	4013      	ands	r3, r2
 8006ce0:	d1f1      	bne.n	8006cc6 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d100      	bne.n	8006cec <HAL_RCC_OscConfig+0x650>
 8006cea:	e09f      	b.n	8006e2c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	2b0c      	cmp	r3, #12
 8006cf0:	d100      	bne.n	8006cf4 <HAL_RCC_OscConfig+0x658>
 8006cf2:	e078      	b.n	8006de6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf8:	2b02      	cmp	r3, #2
 8006cfa:	d159      	bne.n	8006db0 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cfc:	4b09      	ldr	r3, [pc, #36]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	4b08      	ldr	r3, [pc, #32]	@ (8006d24 <HAL_RCC_OscConfig+0x688>)
 8006d02:	4911      	ldr	r1, [pc, #68]	@ (8006d48 <HAL_RCC_OscConfig+0x6ac>)
 8006d04:	400a      	ands	r2, r1
 8006d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d08:	f7fc fd36 	bl	8003778 <HAL_GetTick>
 8006d0c:	0003      	movs	r3, r0
 8006d0e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006d10:	e01c      	b.n	8006d4c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d12:	f7fc fd31 	bl	8003778 <HAL_GetTick>
 8006d16:	0002      	movs	r2, r0
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d915      	bls.n	8006d4c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e084      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
 8006d24:	40021000 	.word	0x40021000
 8006d28:	ffff1fff 	.word	0xffff1fff
 8006d2c:	fffffeff 	.word	0xfffffeff
 8006d30:	40007000 	.word	0x40007000
 8006d34:	fffffbff 	.word	0xfffffbff
 8006d38:	00001388 	.word	0x00001388
 8006d3c:	efffffff 	.word	0xefffffff
 8006d40:	40010000 	.word	0x40010000
 8006d44:	ffffdfff 	.word	0xffffdfff
 8006d48:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006d4c:	4b3a      	ldr	r3, [pc, #232]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	2380      	movs	r3, #128	@ 0x80
 8006d52:	049b      	lsls	r3, r3, #18
 8006d54:	4013      	ands	r3, r2
 8006d56:	d1dc      	bne.n	8006d12 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d58:	4b37      	ldr	r3, [pc, #220]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	4a37      	ldr	r2, [pc, #220]	@ (8006e3c <HAL_RCC_OscConfig+0x7a0>)
 8006d5e:	4013      	ands	r3, r2
 8006d60:	0019      	movs	r1, r3
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d6a:	431a      	orrs	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d70:	431a      	orrs	r2, r3
 8006d72:	4b31      	ldr	r3, [pc, #196]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006d74:	430a      	orrs	r2, r1
 8006d76:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d78:	4b2f      	ldr	r3, [pc, #188]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	4b2e      	ldr	r3, [pc, #184]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006d7e:	2180      	movs	r1, #128	@ 0x80
 8006d80:	0449      	lsls	r1, r1, #17
 8006d82:	430a      	orrs	r2, r1
 8006d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d86:	f7fc fcf7 	bl	8003778 <HAL_GetTick>
 8006d8a:	0003      	movs	r3, r0
 8006d8c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006d8e:	e008      	b.n	8006da2 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d90:	f7fc fcf2 	bl	8003778 <HAL_GetTick>
 8006d94:	0002      	movs	r2, r0
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d901      	bls.n	8006da2 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8006d9e:	2303      	movs	r3, #3
 8006da0:	e045      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006da2:	4b25      	ldr	r3, [pc, #148]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	2380      	movs	r3, #128	@ 0x80
 8006da8:	049b      	lsls	r3, r3, #18
 8006daa:	4013      	ands	r3, r2
 8006dac:	d0f0      	beq.n	8006d90 <HAL_RCC_OscConfig+0x6f4>
 8006dae:	e03d      	b.n	8006e2c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006db0:	4b21      	ldr	r3, [pc, #132]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	4b20      	ldr	r3, [pc, #128]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006db6:	4922      	ldr	r1, [pc, #136]	@ (8006e40 <HAL_RCC_OscConfig+0x7a4>)
 8006db8:	400a      	ands	r2, r1
 8006dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dbc:	f7fc fcdc 	bl	8003778 <HAL_GetTick>
 8006dc0:	0003      	movs	r3, r0
 8006dc2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006dc4:	e008      	b.n	8006dd8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006dc6:	f7fc fcd7 	bl	8003778 <HAL_GetTick>
 8006dca:	0002      	movs	r2, r0
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d901      	bls.n	8006dd8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e02a      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006dd8:	4b17      	ldr	r3, [pc, #92]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	2380      	movs	r3, #128	@ 0x80
 8006dde:	049b      	lsls	r3, r3, #18
 8006de0:	4013      	ands	r3, r2
 8006de2:	d1f0      	bne.n	8006dc6 <HAL_RCC_OscConfig+0x72a>
 8006de4:	e022      	b.n	8006e2c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d101      	bne.n	8006df2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e01d      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006df2:	4b11      	ldr	r3, [pc, #68]	@ (8006e38 <HAL_RCC_OscConfig+0x79c>)
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006df8:	69ba      	ldr	r2, [r7, #24]
 8006dfa:	2380      	movs	r3, #128	@ 0x80
 8006dfc:	025b      	lsls	r3, r3, #9
 8006dfe:	401a      	ands	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d10f      	bne.n	8006e28 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006e08:	69ba      	ldr	r2, [r7, #24]
 8006e0a:	23f0      	movs	r3, #240	@ 0xf0
 8006e0c:	039b      	lsls	r3, r3, #14
 8006e0e:	401a      	ands	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d107      	bne.n	8006e28 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8006e18:	69ba      	ldr	r2, [r7, #24]
 8006e1a:	23c0      	movs	r3, #192	@ 0xc0
 8006e1c:	041b      	lsls	r3, r3, #16
 8006e1e:	401a      	ands	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d001      	beq.n	8006e2c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e000      	b.n	8006e2e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	0018      	movs	r0, r3
 8006e30:	46bd      	mov	sp, r7
 8006e32:	b00a      	add	sp, #40	@ 0x28
 8006e34:	bdb0      	pop	{r4, r5, r7, pc}
 8006e36:	46c0      	nop			@ (mov r8, r8)
 8006e38:	40021000 	.word	0x40021000
 8006e3c:	ff02ffff 	.word	0xff02ffff
 8006e40:	feffffff 	.word	0xfeffffff

08006e44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e44:	b5b0      	push	{r4, r5, r7, lr}
 8006e46:	b084      	sub	sp, #16
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d101      	bne.n	8006e58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e128      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e58:	4b96      	ldr	r3, [pc, #600]	@ (80070b4 <HAL_RCC_ClockConfig+0x270>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	4013      	ands	r3, r2
 8006e60:	683a      	ldr	r2, [r7, #0]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d91e      	bls.n	8006ea4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e66:	4b93      	ldr	r3, [pc, #588]	@ (80070b4 <HAL_RCC_ClockConfig+0x270>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	4393      	bics	r3, r2
 8006e6e:	0019      	movs	r1, r3
 8006e70:	4b90      	ldr	r3, [pc, #576]	@ (80070b4 <HAL_RCC_ClockConfig+0x270>)
 8006e72:	683a      	ldr	r2, [r7, #0]
 8006e74:	430a      	orrs	r2, r1
 8006e76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006e78:	f7fc fc7e 	bl	8003778 <HAL_GetTick>
 8006e7c:	0003      	movs	r3, r0
 8006e7e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e80:	e009      	b.n	8006e96 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e82:	f7fc fc79 	bl	8003778 <HAL_GetTick>
 8006e86:	0002      	movs	r2, r0
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	4a8a      	ldr	r2, [pc, #552]	@ (80070b8 <HAL_RCC_ClockConfig+0x274>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d901      	bls.n	8006e96 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e109      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e96:	4b87      	ldr	r3, [pc, #540]	@ (80070b4 <HAL_RCC_ClockConfig+0x270>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	683a      	ldr	r2, [r7, #0]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d1ee      	bne.n	8006e82 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2202      	movs	r2, #2
 8006eaa:	4013      	ands	r3, r2
 8006eac:	d009      	beq.n	8006ec2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006eae:	4b83      	ldr	r3, [pc, #524]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	22f0      	movs	r2, #240	@ 0xf0
 8006eb4:	4393      	bics	r3, r2
 8006eb6:	0019      	movs	r1, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	689a      	ldr	r2, [r3, #8]
 8006ebc:	4b7f      	ldr	r3, [pc, #508]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006ebe:	430a      	orrs	r2, r1
 8006ec0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	4013      	ands	r3, r2
 8006eca:	d100      	bne.n	8006ece <HAL_RCC_ClockConfig+0x8a>
 8006ecc:	e089      	b.n	8006fe2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	d107      	bne.n	8006ee6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006ed6:	4b79      	ldr	r3, [pc, #484]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	2380      	movs	r3, #128	@ 0x80
 8006edc:	029b      	lsls	r3, r3, #10
 8006ede:	4013      	ands	r3, r2
 8006ee0:	d120      	bne.n	8006f24 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e0e1      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	2b03      	cmp	r3, #3
 8006eec:	d107      	bne.n	8006efe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006eee:	4b73      	ldr	r3, [pc, #460]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	2380      	movs	r3, #128	@ 0x80
 8006ef4:	049b      	lsls	r3, r3, #18
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	d114      	bne.n	8006f24 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e0d5      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d106      	bne.n	8006f14 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f06:	4b6d      	ldr	r3, [pc, #436]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	2204      	movs	r2, #4
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	d109      	bne.n	8006f24 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e0ca      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006f14:	4b69      	ldr	r3, [pc, #420]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	2380      	movs	r3, #128	@ 0x80
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	d101      	bne.n	8006f24 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	e0c2      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f24:	4b65      	ldr	r3, [pc, #404]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	2203      	movs	r2, #3
 8006f2a:	4393      	bics	r3, r2
 8006f2c:	0019      	movs	r1, r3
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	685a      	ldr	r2, [r3, #4]
 8006f32:	4b62      	ldr	r3, [pc, #392]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006f34:	430a      	orrs	r2, r1
 8006f36:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f38:	f7fc fc1e 	bl	8003778 <HAL_GetTick>
 8006f3c:	0003      	movs	r3, r0
 8006f3e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	d111      	bne.n	8006f6c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f48:	e009      	b.n	8006f5e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f4a:	f7fc fc15 	bl	8003778 <HAL_GetTick>
 8006f4e:	0002      	movs	r2, r0
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	4a58      	ldr	r2, [pc, #352]	@ (80070b8 <HAL_RCC_ClockConfig+0x274>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d901      	bls.n	8006f5e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	e0a5      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f5e:	4b57      	ldr	r3, [pc, #348]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	220c      	movs	r2, #12
 8006f64:	4013      	ands	r3, r2
 8006f66:	2b08      	cmp	r3, #8
 8006f68:	d1ef      	bne.n	8006f4a <HAL_RCC_ClockConfig+0x106>
 8006f6a:	e03a      	b.n	8006fe2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	2b03      	cmp	r3, #3
 8006f72:	d111      	bne.n	8006f98 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006f74:	e009      	b.n	8006f8a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f76:	f7fc fbff 	bl	8003778 <HAL_GetTick>
 8006f7a:	0002      	movs	r2, r0
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	4a4d      	ldr	r2, [pc, #308]	@ (80070b8 <HAL_RCC_ClockConfig+0x274>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d901      	bls.n	8006f8a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e08f      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006f8a:	4b4c      	ldr	r3, [pc, #304]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	220c      	movs	r2, #12
 8006f90:	4013      	ands	r3, r2
 8006f92:	2b0c      	cmp	r3, #12
 8006f94:	d1ef      	bne.n	8006f76 <HAL_RCC_ClockConfig+0x132>
 8006f96:	e024      	b.n	8006fe2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d11b      	bne.n	8006fd8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006fa0:	e009      	b.n	8006fb6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fa2:	f7fc fbe9 	bl	8003778 <HAL_GetTick>
 8006fa6:	0002      	movs	r2, r0
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	1ad3      	subs	r3, r2, r3
 8006fac:	4a42      	ldr	r2, [pc, #264]	@ (80070b8 <HAL_RCC_ClockConfig+0x274>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d901      	bls.n	8006fb6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e079      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006fb6:	4b41      	ldr	r3, [pc, #260]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	220c      	movs	r2, #12
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	2b04      	cmp	r3, #4
 8006fc0:	d1ef      	bne.n	8006fa2 <HAL_RCC_ClockConfig+0x15e>
 8006fc2:	e00e      	b.n	8006fe2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fc4:	f7fc fbd8 	bl	8003778 <HAL_GetTick>
 8006fc8:	0002      	movs	r2, r0
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	4a3a      	ldr	r2, [pc, #232]	@ (80070b8 <HAL_RCC_ClockConfig+0x274>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d901      	bls.n	8006fd8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006fd4:	2303      	movs	r3, #3
 8006fd6:	e068      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006fd8:	4b38      	ldr	r3, [pc, #224]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	220c      	movs	r2, #12
 8006fde:	4013      	ands	r3, r2
 8006fe0:	d1f0      	bne.n	8006fc4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fe2:	4b34      	ldr	r3, [pc, #208]	@ (80070b4 <HAL_RCC_ClockConfig+0x270>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	4013      	ands	r3, r2
 8006fea:	683a      	ldr	r2, [r7, #0]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d21e      	bcs.n	800702e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ff0:	4b30      	ldr	r3, [pc, #192]	@ (80070b4 <HAL_RCC_ClockConfig+0x270>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	4393      	bics	r3, r2
 8006ff8:	0019      	movs	r1, r3
 8006ffa:	4b2e      	ldr	r3, [pc, #184]	@ (80070b4 <HAL_RCC_ClockConfig+0x270>)
 8006ffc:	683a      	ldr	r2, [r7, #0]
 8006ffe:	430a      	orrs	r2, r1
 8007000:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007002:	f7fc fbb9 	bl	8003778 <HAL_GetTick>
 8007006:	0003      	movs	r3, r0
 8007008:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800700a:	e009      	b.n	8007020 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800700c:	f7fc fbb4 	bl	8003778 <HAL_GetTick>
 8007010:	0002      	movs	r2, r0
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	1ad3      	subs	r3, r2, r3
 8007016:	4a28      	ldr	r2, [pc, #160]	@ (80070b8 <HAL_RCC_ClockConfig+0x274>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d901      	bls.n	8007020 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800701c:	2303      	movs	r3, #3
 800701e:	e044      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007020:	4b24      	ldr	r3, [pc, #144]	@ (80070b4 <HAL_RCC_ClockConfig+0x270>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2201      	movs	r2, #1
 8007026:	4013      	ands	r3, r2
 8007028:	683a      	ldr	r2, [r7, #0]
 800702a:	429a      	cmp	r2, r3
 800702c:	d1ee      	bne.n	800700c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2204      	movs	r2, #4
 8007034:	4013      	ands	r3, r2
 8007036:	d009      	beq.n	800704c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007038:	4b20      	ldr	r3, [pc, #128]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 800703a:	68db      	ldr	r3, [r3, #12]
 800703c:	4a20      	ldr	r2, [pc, #128]	@ (80070c0 <HAL_RCC_ClockConfig+0x27c>)
 800703e:	4013      	ands	r3, r2
 8007040:	0019      	movs	r1, r3
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	68da      	ldr	r2, [r3, #12]
 8007046:	4b1d      	ldr	r3, [pc, #116]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8007048:	430a      	orrs	r2, r1
 800704a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	2208      	movs	r2, #8
 8007052:	4013      	ands	r3, r2
 8007054:	d00a      	beq.n	800706c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007056:	4b19      	ldr	r3, [pc, #100]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	4a1a      	ldr	r2, [pc, #104]	@ (80070c4 <HAL_RCC_ClockConfig+0x280>)
 800705c:	4013      	ands	r3, r2
 800705e:	0019      	movs	r1, r3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	00da      	lsls	r2, r3, #3
 8007066:	4b15      	ldr	r3, [pc, #84]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8007068:	430a      	orrs	r2, r1
 800706a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800706c:	f000 f832 	bl	80070d4 <HAL_RCC_GetSysClockFreq>
 8007070:	0001      	movs	r1, r0
 8007072:	4b12      	ldr	r3, [pc, #72]	@ (80070bc <HAL_RCC_ClockConfig+0x278>)
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	091b      	lsrs	r3, r3, #4
 8007078:	220f      	movs	r2, #15
 800707a:	4013      	ands	r3, r2
 800707c:	4a12      	ldr	r2, [pc, #72]	@ (80070c8 <HAL_RCC_ClockConfig+0x284>)
 800707e:	5cd3      	ldrb	r3, [r2, r3]
 8007080:	000a      	movs	r2, r1
 8007082:	40da      	lsrs	r2, r3
 8007084:	4b11      	ldr	r3, [pc, #68]	@ (80070cc <HAL_RCC_ClockConfig+0x288>)
 8007086:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007088:	4b11      	ldr	r3, [pc, #68]	@ (80070d0 <HAL_RCC_ClockConfig+0x28c>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	250b      	movs	r5, #11
 800708e:	197c      	adds	r4, r7, r5
 8007090:	0018      	movs	r0, r3
 8007092:	f7fc fb2b 	bl	80036ec <HAL_InitTick>
 8007096:	0003      	movs	r3, r0
 8007098:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800709a:	197b      	adds	r3, r7, r5
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d002      	beq.n	80070a8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80070a2:	197b      	adds	r3, r7, r5
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	e000      	b.n	80070aa <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	0018      	movs	r0, r3
 80070ac:	46bd      	mov	sp, r7
 80070ae:	b004      	add	sp, #16
 80070b0:	bdb0      	pop	{r4, r5, r7, pc}
 80070b2:	46c0      	nop			@ (mov r8, r8)
 80070b4:	40022000 	.word	0x40022000
 80070b8:	00001388 	.word	0x00001388
 80070bc:	40021000 	.word	0x40021000
 80070c0:	fffff8ff 	.word	0xfffff8ff
 80070c4:	ffffc7ff 	.word	0xffffc7ff
 80070c8:	0800b108 	.word	0x0800b108
 80070cc:	20000000 	.word	0x20000000
 80070d0:	20000008 	.word	0x20000008

080070d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070d4:	b5b0      	push	{r4, r5, r7, lr}
 80070d6:	b08e      	sub	sp, #56	@ 0x38
 80070d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80070da:	4b4c      	ldr	r3, [pc, #304]	@ (800720c <HAL_RCC_GetSysClockFreq+0x138>)
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80070e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070e2:	230c      	movs	r3, #12
 80070e4:	4013      	ands	r3, r2
 80070e6:	2b0c      	cmp	r3, #12
 80070e8:	d014      	beq.n	8007114 <HAL_RCC_GetSysClockFreq+0x40>
 80070ea:	d900      	bls.n	80070ee <HAL_RCC_GetSysClockFreq+0x1a>
 80070ec:	e07b      	b.n	80071e6 <HAL_RCC_GetSysClockFreq+0x112>
 80070ee:	2b04      	cmp	r3, #4
 80070f0:	d002      	beq.n	80070f8 <HAL_RCC_GetSysClockFreq+0x24>
 80070f2:	2b08      	cmp	r3, #8
 80070f4:	d00b      	beq.n	800710e <HAL_RCC_GetSysClockFreq+0x3a>
 80070f6:	e076      	b.n	80071e6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80070f8:	4b44      	ldr	r3, [pc, #272]	@ (800720c <HAL_RCC_GetSysClockFreq+0x138>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2210      	movs	r2, #16
 80070fe:	4013      	ands	r3, r2
 8007100:	d002      	beq.n	8007108 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8007102:	4b43      	ldr	r3, [pc, #268]	@ (8007210 <HAL_RCC_GetSysClockFreq+0x13c>)
 8007104:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8007106:	e07c      	b.n	8007202 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8007108:	4b42      	ldr	r3, [pc, #264]	@ (8007214 <HAL_RCC_GetSysClockFreq+0x140>)
 800710a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800710c:	e079      	b.n	8007202 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800710e:	4b42      	ldr	r3, [pc, #264]	@ (8007218 <HAL_RCC_GetSysClockFreq+0x144>)
 8007110:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007112:	e076      	b.n	8007202 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007116:	0c9a      	lsrs	r2, r3, #18
 8007118:	230f      	movs	r3, #15
 800711a:	401a      	ands	r2, r3
 800711c:	4b3f      	ldr	r3, [pc, #252]	@ (800721c <HAL_RCC_GetSysClockFreq+0x148>)
 800711e:	5c9b      	ldrb	r3, [r3, r2]
 8007120:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8007122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007124:	0d9a      	lsrs	r2, r3, #22
 8007126:	2303      	movs	r3, #3
 8007128:	4013      	ands	r3, r2
 800712a:	3301      	adds	r3, #1
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800712e:	4b37      	ldr	r3, [pc, #220]	@ (800720c <HAL_RCC_GetSysClockFreq+0x138>)
 8007130:	68da      	ldr	r2, [r3, #12]
 8007132:	2380      	movs	r3, #128	@ 0x80
 8007134:	025b      	lsls	r3, r3, #9
 8007136:	4013      	ands	r3, r2
 8007138:	d01a      	beq.n	8007170 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800713a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713c:	61bb      	str	r3, [r7, #24]
 800713e:	2300      	movs	r3, #0
 8007140:	61fb      	str	r3, [r7, #28]
 8007142:	4a35      	ldr	r2, [pc, #212]	@ (8007218 <HAL_RCC_GetSysClockFreq+0x144>)
 8007144:	2300      	movs	r3, #0
 8007146:	69b8      	ldr	r0, [r7, #24]
 8007148:	69f9      	ldr	r1, [r7, #28]
 800714a:	f7f9 f9cd 	bl	80004e8 <__aeabi_lmul>
 800714e:	0002      	movs	r2, r0
 8007150:	000b      	movs	r3, r1
 8007152:	0010      	movs	r0, r2
 8007154:	0019      	movs	r1, r3
 8007156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007158:	613b      	str	r3, [r7, #16]
 800715a:	2300      	movs	r3, #0
 800715c:	617b      	str	r3, [r7, #20]
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	f7f9 f9a1 	bl	80004a8 <__aeabi_uldivmod>
 8007166:	0002      	movs	r2, r0
 8007168:	000b      	movs	r3, r1
 800716a:	0013      	movs	r3, r2
 800716c:	637b      	str	r3, [r7, #52]	@ 0x34
 800716e:	e037      	b.n	80071e0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007170:	4b26      	ldr	r3, [pc, #152]	@ (800720c <HAL_RCC_GetSysClockFreq+0x138>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2210      	movs	r2, #16
 8007176:	4013      	ands	r3, r2
 8007178:	d01a      	beq.n	80071b0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800717a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800717c:	60bb      	str	r3, [r7, #8]
 800717e:	2300      	movs	r3, #0
 8007180:	60fb      	str	r3, [r7, #12]
 8007182:	4a23      	ldr	r2, [pc, #140]	@ (8007210 <HAL_RCC_GetSysClockFreq+0x13c>)
 8007184:	2300      	movs	r3, #0
 8007186:	68b8      	ldr	r0, [r7, #8]
 8007188:	68f9      	ldr	r1, [r7, #12]
 800718a:	f7f9 f9ad 	bl	80004e8 <__aeabi_lmul>
 800718e:	0002      	movs	r2, r0
 8007190:	000b      	movs	r3, r1
 8007192:	0010      	movs	r0, r2
 8007194:	0019      	movs	r1, r3
 8007196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007198:	603b      	str	r3, [r7, #0]
 800719a:	2300      	movs	r3, #0
 800719c:	607b      	str	r3, [r7, #4]
 800719e:	683a      	ldr	r2, [r7, #0]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f7f9 f981 	bl	80004a8 <__aeabi_uldivmod>
 80071a6:	0002      	movs	r2, r0
 80071a8:	000b      	movs	r3, r1
 80071aa:	0013      	movs	r3, r2
 80071ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80071ae:	e017      	b.n	80071e0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80071b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b2:	0018      	movs	r0, r3
 80071b4:	2300      	movs	r3, #0
 80071b6:	0019      	movs	r1, r3
 80071b8:	4a16      	ldr	r2, [pc, #88]	@ (8007214 <HAL_RCC_GetSysClockFreq+0x140>)
 80071ba:	2300      	movs	r3, #0
 80071bc:	f7f9 f994 	bl	80004e8 <__aeabi_lmul>
 80071c0:	0002      	movs	r2, r0
 80071c2:	000b      	movs	r3, r1
 80071c4:	0010      	movs	r0, r2
 80071c6:	0019      	movs	r1, r3
 80071c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ca:	001c      	movs	r4, r3
 80071cc:	2300      	movs	r3, #0
 80071ce:	001d      	movs	r5, r3
 80071d0:	0022      	movs	r2, r4
 80071d2:	002b      	movs	r3, r5
 80071d4:	f7f9 f968 	bl	80004a8 <__aeabi_uldivmod>
 80071d8:	0002      	movs	r2, r0
 80071da:	000b      	movs	r3, r1
 80071dc:	0013      	movs	r3, r2
 80071de:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 80071e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071e2:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80071e4:	e00d      	b.n	8007202 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80071e6:	4b09      	ldr	r3, [pc, #36]	@ (800720c <HAL_RCC_GetSysClockFreq+0x138>)
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	0b5b      	lsrs	r3, r3, #13
 80071ec:	2207      	movs	r2, #7
 80071ee:	4013      	ands	r3, r2
 80071f0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80071f2:	6a3b      	ldr	r3, [r7, #32]
 80071f4:	3301      	adds	r3, #1
 80071f6:	2280      	movs	r2, #128	@ 0x80
 80071f8:	0212      	lsls	r2, r2, #8
 80071fa:	409a      	lsls	r2, r3
 80071fc:	0013      	movs	r3, r2
 80071fe:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007200:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8007202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8007204:	0018      	movs	r0, r3
 8007206:	46bd      	mov	sp, r7
 8007208:	b00e      	add	sp, #56	@ 0x38
 800720a:	bdb0      	pop	{r4, r5, r7, pc}
 800720c:	40021000 	.word	0x40021000
 8007210:	003d0900 	.word	0x003d0900
 8007214:	00f42400 	.word	0x00f42400
 8007218:	007a1200 	.word	0x007a1200
 800721c:	0800b120 	.word	0x0800b120

08007220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007224:	4b02      	ldr	r3, [pc, #8]	@ (8007230 <HAL_RCC_GetHCLKFreq+0x10>)
 8007226:	681b      	ldr	r3, [r3, #0]
}
 8007228:	0018      	movs	r0, r3
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
 800722e:	46c0      	nop			@ (mov r8, r8)
 8007230:	20000000 	.word	0x20000000

08007234 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007238:	f7ff fff2 	bl	8007220 <HAL_RCC_GetHCLKFreq>
 800723c:	0001      	movs	r1, r0
 800723e:	4b06      	ldr	r3, [pc, #24]	@ (8007258 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007240:	68db      	ldr	r3, [r3, #12]
 8007242:	0a1b      	lsrs	r3, r3, #8
 8007244:	2207      	movs	r2, #7
 8007246:	4013      	ands	r3, r2
 8007248:	4a04      	ldr	r2, [pc, #16]	@ (800725c <HAL_RCC_GetPCLK1Freq+0x28>)
 800724a:	5cd3      	ldrb	r3, [r2, r3]
 800724c:	40d9      	lsrs	r1, r3
 800724e:	000b      	movs	r3, r1
}
 8007250:	0018      	movs	r0, r3
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	46c0      	nop			@ (mov r8, r8)
 8007258:	40021000 	.word	0x40021000
 800725c:	0800b118 	.word	0x0800b118

08007260 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007264:	f7ff ffdc 	bl	8007220 <HAL_RCC_GetHCLKFreq>
 8007268:	0001      	movs	r1, r0
 800726a:	4b06      	ldr	r3, [pc, #24]	@ (8007284 <HAL_RCC_GetPCLK2Freq+0x24>)
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	0adb      	lsrs	r3, r3, #11
 8007270:	2207      	movs	r2, #7
 8007272:	4013      	ands	r3, r2
 8007274:	4a04      	ldr	r2, [pc, #16]	@ (8007288 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007276:	5cd3      	ldrb	r3, [r2, r3]
 8007278:	40d9      	lsrs	r1, r3
 800727a:	000b      	movs	r3, r1
}
 800727c:	0018      	movs	r0, r3
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	46c0      	nop			@ (mov r8, r8)
 8007284:	40021000 	.word	0x40021000
 8007288:	0800b118 	.word	0x0800b118

0800728c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b086      	sub	sp, #24
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8007294:	2017      	movs	r0, #23
 8007296:	183b      	adds	r3, r7, r0
 8007298:	2200      	movs	r2, #0
 800729a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	2220      	movs	r2, #32
 80072a2:	4013      	ands	r3, r2
 80072a4:	d100      	bne.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80072a6:	e0c7      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072a8:	4b9b      	ldr	r3, [pc, #620]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80072aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072ac:	2380      	movs	r3, #128	@ 0x80
 80072ae:	055b      	lsls	r3, r3, #21
 80072b0:	4013      	ands	r3, r2
 80072b2:	d109      	bne.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072b4:	4b98      	ldr	r3, [pc, #608]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80072b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072b8:	4b97      	ldr	r3, [pc, #604]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80072ba:	2180      	movs	r1, #128	@ 0x80
 80072bc:	0549      	lsls	r1, r1, #21
 80072be:	430a      	orrs	r2, r1
 80072c0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80072c2:	183b      	adds	r3, r7, r0
 80072c4:	2201      	movs	r2, #1
 80072c6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072c8:	4b94      	ldr	r3, [pc, #592]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	2380      	movs	r3, #128	@ 0x80
 80072ce:	005b      	lsls	r3, r3, #1
 80072d0:	4013      	ands	r3, r2
 80072d2:	d11a      	bne.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072d4:	4b91      	ldr	r3, [pc, #580]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	4b90      	ldr	r3, [pc, #576]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80072da:	2180      	movs	r1, #128	@ 0x80
 80072dc:	0049      	lsls	r1, r1, #1
 80072de:	430a      	orrs	r2, r1
 80072e0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072e2:	f7fc fa49 	bl	8003778 <HAL_GetTick>
 80072e6:	0003      	movs	r3, r0
 80072e8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072ea:	e008      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072ec:	f7fc fa44 	bl	8003778 <HAL_GetTick>
 80072f0:	0002      	movs	r2, r0
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	2b64      	cmp	r3, #100	@ 0x64
 80072f8:	d901      	bls.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e107      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072fe:	4b87      	ldr	r3, [pc, #540]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	2380      	movs	r3, #128	@ 0x80
 8007304:	005b      	lsls	r3, r3, #1
 8007306:	4013      	ands	r3, r2
 8007308:	d0f0      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800730a:	4b83      	ldr	r3, [pc, #524]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	23c0      	movs	r3, #192	@ 0xc0
 8007310:	039b      	lsls	r3, r3, #14
 8007312:	4013      	ands	r3, r2
 8007314:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	685a      	ldr	r2, [r3, #4]
 800731a:	23c0      	movs	r3, #192	@ 0xc0
 800731c:	039b      	lsls	r3, r3, #14
 800731e:	4013      	ands	r3, r2
 8007320:	68fa      	ldr	r2, [r7, #12]
 8007322:	429a      	cmp	r2, r3
 8007324:	d013      	beq.n	800734e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	685a      	ldr	r2, [r3, #4]
 800732a:	23c0      	movs	r3, #192	@ 0xc0
 800732c:	029b      	lsls	r3, r3, #10
 800732e:	401a      	ands	r2, r3
 8007330:	23c0      	movs	r3, #192	@ 0xc0
 8007332:	029b      	lsls	r3, r3, #10
 8007334:	429a      	cmp	r2, r3
 8007336:	d10a      	bne.n	800734e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007338:	4b77      	ldr	r3, [pc, #476]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	2380      	movs	r3, #128	@ 0x80
 800733e:	029b      	lsls	r3, r3, #10
 8007340:	401a      	ands	r2, r3
 8007342:	2380      	movs	r3, #128	@ 0x80
 8007344:	029b      	lsls	r3, r3, #10
 8007346:	429a      	cmp	r2, r3
 8007348:	d101      	bne.n	800734e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e0df      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800734e:	4b72      	ldr	r3, [pc, #456]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007350:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007352:	23c0      	movs	r3, #192	@ 0xc0
 8007354:	029b      	lsls	r3, r3, #10
 8007356:	4013      	ands	r3, r2
 8007358:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d03b      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685a      	ldr	r2, [r3, #4]
 8007364:	23c0      	movs	r3, #192	@ 0xc0
 8007366:	029b      	lsls	r3, r3, #10
 8007368:	4013      	ands	r3, r2
 800736a:	68fa      	ldr	r2, [r7, #12]
 800736c:	429a      	cmp	r2, r3
 800736e:	d033      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2220      	movs	r2, #32
 8007376:	4013      	ands	r3, r2
 8007378:	d02e      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800737a:	4b67      	ldr	r3, [pc, #412]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800737c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800737e:	4a68      	ldr	r2, [pc, #416]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8007380:	4013      	ands	r3, r2
 8007382:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007384:	4b64      	ldr	r3, [pc, #400]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007386:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007388:	4b63      	ldr	r3, [pc, #396]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800738a:	2180      	movs	r1, #128	@ 0x80
 800738c:	0309      	lsls	r1, r1, #12
 800738e:	430a      	orrs	r2, r1
 8007390:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007392:	4b61      	ldr	r3, [pc, #388]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007394:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007396:	4b60      	ldr	r3, [pc, #384]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007398:	4962      	ldr	r1, [pc, #392]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800739a:	400a      	ands	r2, r1
 800739c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800739e:	4b5e      	ldr	r3, [pc, #376]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	2380      	movs	r3, #128	@ 0x80
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	4013      	ands	r3, r2
 80073ac:	d014      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073ae:	f7fc f9e3 	bl	8003778 <HAL_GetTick>
 80073b2:	0003      	movs	r3, r0
 80073b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80073b6:	e009      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073b8:	f7fc f9de 	bl	8003778 <HAL_GetTick>
 80073bc:	0002      	movs	r2, r0
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	4a59      	ldr	r2, [pc, #356]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d901      	bls.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e0a0      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80073cc:	4b52      	ldr	r3, [pc, #328]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80073ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073d0:	2380      	movs	r3, #128	@ 0x80
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	4013      	ands	r3, r2
 80073d6:	d0ef      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2220      	movs	r2, #32
 80073de:	4013      	ands	r3, r2
 80073e0:	d01f      	beq.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	23c0      	movs	r3, #192	@ 0xc0
 80073e8:	029b      	lsls	r3, r3, #10
 80073ea:	401a      	ands	r2, r3
 80073ec:	23c0      	movs	r3, #192	@ 0xc0
 80073ee:	029b      	lsls	r3, r3, #10
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d10c      	bne.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x182>
 80073f4:	4b48      	ldr	r3, [pc, #288]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a4c      	ldr	r2, [pc, #304]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80073fa:	4013      	ands	r3, r2
 80073fc:	0019      	movs	r1, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685a      	ldr	r2, [r3, #4]
 8007402:	23c0      	movs	r3, #192	@ 0xc0
 8007404:	039b      	lsls	r3, r3, #14
 8007406:	401a      	ands	r2, r3
 8007408:	4b43      	ldr	r3, [pc, #268]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800740a:	430a      	orrs	r2, r1
 800740c:	601a      	str	r2, [r3, #0]
 800740e:	4b42      	ldr	r3, [pc, #264]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007410:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685a      	ldr	r2, [r3, #4]
 8007416:	23c0      	movs	r3, #192	@ 0xc0
 8007418:	029b      	lsls	r3, r3, #10
 800741a:	401a      	ands	r2, r3
 800741c:	4b3e      	ldr	r3, [pc, #248]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800741e:	430a      	orrs	r2, r1
 8007420:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007422:	2317      	movs	r3, #23
 8007424:	18fb      	adds	r3, r7, r3
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	2b01      	cmp	r3, #1
 800742a:	d105      	bne.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800742c:	4b3a      	ldr	r3, [pc, #232]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800742e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007430:	4b39      	ldr	r3, [pc, #228]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007432:	493f      	ldr	r1, [pc, #252]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8007434:	400a      	ands	r2, r1
 8007436:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2201      	movs	r2, #1
 800743e:	4013      	ands	r3, r2
 8007440:	d009      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007442:	4b35      	ldr	r3, [pc, #212]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007446:	2203      	movs	r2, #3
 8007448:	4393      	bics	r3, r2
 800744a:	0019      	movs	r1, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689a      	ldr	r2, [r3, #8]
 8007450:	4b31      	ldr	r3, [pc, #196]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007452:	430a      	orrs	r2, r1
 8007454:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2202      	movs	r2, #2
 800745c:	4013      	ands	r3, r2
 800745e:	d009      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007460:	4b2d      	ldr	r3, [pc, #180]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007464:	220c      	movs	r2, #12
 8007466:	4393      	bics	r3, r2
 8007468:	0019      	movs	r1, r3
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	68da      	ldr	r2, [r3, #12]
 800746e:	4b2a      	ldr	r3, [pc, #168]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007470:	430a      	orrs	r2, r1
 8007472:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2204      	movs	r2, #4
 800747a:	4013      	ands	r3, r2
 800747c:	d009      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800747e:	4b26      	ldr	r3, [pc, #152]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007482:	4a2c      	ldr	r2, [pc, #176]	@ (8007534 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8007484:	4013      	ands	r3, r2
 8007486:	0019      	movs	r1, r3
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	691a      	ldr	r2, [r3, #16]
 800748c:	4b22      	ldr	r3, [pc, #136]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800748e:	430a      	orrs	r2, r1
 8007490:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2208      	movs	r2, #8
 8007498:	4013      	ands	r3, r2
 800749a:	d009      	beq.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800749c:	4b1e      	ldr	r3, [pc, #120]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800749e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074a0:	4a25      	ldr	r2, [pc, #148]	@ (8007538 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80074a2:	4013      	ands	r3, r2
 80074a4:	0019      	movs	r1, r3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	695a      	ldr	r2, [r3, #20]
 80074aa:	4b1b      	ldr	r3, [pc, #108]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80074ac:	430a      	orrs	r2, r1
 80074ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	2380      	movs	r3, #128	@ 0x80
 80074b6:	005b      	lsls	r3, r3, #1
 80074b8:	4013      	ands	r3, r2
 80074ba:	d009      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80074bc:	4b16      	ldr	r3, [pc, #88]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80074be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074c0:	4a17      	ldr	r2, [pc, #92]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80074c2:	4013      	ands	r3, r2
 80074c4:	0019      	movs	r1, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	699a      	ldr	r2, [r3, #24]
 80074ca:	4b13      	ldr	r3, [pc, #76]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80074cc:	430a      	orrs	r2, r1
 80074ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2240      	movs	r2, #64	@ 0x40
 80074d6:	4013      	ands	r3, r2
 80074d8:	d009      	beq.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074da:	4b0f      	ldr	r3, [pc, #60]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80074dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074de:	4a17      	ldr	r2, [pc, #92]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80074e0:	4013      	ands	r3, r2
 80074e2:	0019      	movs	r1, r3
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a1a      	ldr	r2, [r3, #32]
 80074e8:	4b0b      	ldr	r3, [pc, #44]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80074ea:	430a      	orrs	r2, r1
 80074ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2280      	movs	r2, #128	@ 0x80
 80074f4:	4013      	ands	r3, r2
 80074f6:	d009      	beq.n	800750c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80074f8:	4b07      	ldr	r3, [pc, #28]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80074fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074fc:	4a10      	ldr	r2, [pc, #64]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80074fe:	4013      	ands	r3, r2
 8007500:	0019      	movs	r1, r3
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	69da      	ldr	r2, [r3, #28]
 8007506:	4b04      	ldr	r3, [pc, #16]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007508:	430a      	orrs	r2, r1
 800750a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	0018      	movs	r0, r3
 8007510:	46bd      	mov	sp, r7
 8007512:	b006      	add	sp, #24
 8007514:	bd80      	pop	{r7, pc}
 8007516:	46c0      	nop			@ (mov r8, r8)
 8007518:	40021000 	.word	0x40021000
 800751c:	40007000 	.word	0x40007000
 8007520:	fffcffff 	.word	0xfffcffff
 8007524:	fff7ffff 	.word	0xfff7ffff
 8007528:	00001388 	.word	0x00001388
 800752c:	ffcfffff 	.word	0xffcfffff
 8007530:	efffffff 	.word	0xefffffff
 8007534:	fffff3ff 	.word	0xfffff3ff
 8007538:	ffffcfff 	.word	0xffffcfff
 800753c:	fbffffff 	.word	0xfbffffff
 8007540:	fff3ffff 	.word	0xfff3ffff

08007544 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e044      	b.n	80075e0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800755a:	2b00      	cmp	r3, #0
 800755c:	d107      	bne.n	800756e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2278      	movs	r2, #120	@ 0x78
 8007562:	2100      	movs	r1, #0
 8007564:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	0018      	movs	r0, r3
 800756a:	f7fb fe07 	bl	800317c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2224      	movs	r2, #36	@ 0x24
 8007572:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2101      	movs	r1, #1
 8007580:	438a      	bics	r2, r1
 8007582:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	0018      	movs	r0, r3
 8007588:	f000 f8d0 	bl	800772c <UART_SetConfig>
 800758c:	0003      	movs	r3, r0
 800758e:	2b01      	cmp	r3, #1
 8007590:	d101      	bne.n	8007596 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e024      	b.n	80075e0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759a:	2b00      	cmp	r3, #0
 800759c:	d003      	beq.n	80075a6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	0018      	movs	r0, r3
 80075a2:	f000 fb61 	bl	8007c68 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	685a      	ldr	r2, [r3, #4]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	490d      	ldr	r1, [pc, #52]	@ (80075e8 <HAL_UART_Init+0xa4>)
 80075b2:	400a      	ands	r2, r1
 80075b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	689a      	ldr	r2, [r3, #8]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	212a      	movs	r1, #42	@ 0x2a
 80075c2:	438a      	bics	r2, r1
 80075c4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2101      	movs	r1, #1
 80075d2:	430a      	orrs	r2, r1
 80075d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	0018      	movs	r0, r3
 80075da:	f000 fbf9 	bl	8007dd0 <UART_CheckIdleState>
 80075de:	0003      	movs	r3, r0
}
 80075e0:	0018      	movs	r0, r3
 80075e2:	46bd      	mov	sp, r7
 80075e4:	b002      	add	sp, #8
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	ffffb7ff 	.word	0xffffb7ff

080075ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b08a      	sub	sp, #40	@ 0x28
 80075f0:	af02      	add	r7, sp, #8
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	603b      	str	r3, [r7, #0]
 80075f8:	1dbb      	adds	r3, r7, #6
 80075fa:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007600:	2b20      	cmp	r3, #32
 8007602:	d000      	beq.n	8007606 <HAL_UART_Transmit+0x1a>
 8007604:	e08c      	b.n	8007720 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d003      	beq.n	8007614 <HAL_UART_Transmit+0x28>
 800760c:	1dbb      	adds	r3, r7, #6
 800760e:	881b      	ldrh	r3, [r3, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d101      	bne.n	8007618 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e084      	b.n	8007722 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	689a      	ldr	r2, [r3, #8]
 800761c:	2380      	movs	r3, #128	@ 0x80
 800761e:	015b      	lsls	r3, r3, #5
 8007620:	429a      	cmp	r2, r3
 8007622:	d109      	bne.n	8007638 <HAL_UART_Transmit+0x4c>
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d105      	bne.n	8007638 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	2201      	movs	r2, #1
 8007630:	4013      	ands	r3, r2
 8007632:	d001      	beq.n	8007638 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	e074      	b.n	8007722 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2284      	movs	r2, #132	@ 0x84
 800763c:	2100      	movs	r1, #0
 800763e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2221      	movs	r2, #33	@ 0x21
 8007644:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007646:	f7fc f897 	bl	8003778 <HAL_GetTick>
 800764a:	0003      	movs	r3, r0
 800764c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	1dba      	adds	r2, r7, #6
 8007652:	2150      	movs	r1, #80	@ 0x50
 8007654:	8812      	ldrh	r2, [r2, #0]
 8007656:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	1dba      	adds	r2, r7, #6
 800765c:	2152      	movs	r1, #82	@ 0x52
 800765e:	8812      	ldrh	r2, [r2, #0]
 8007660:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	689a      	ldr	r2, [r3, #8]
 8007666:	2380      	movs	r3, #128	@ 0x80
 8007668:	015b      	lsls	r3, r3, #5
 800766a:	429a      	cmp	r2, r3
 800766c:	d108      	bne.n	8007680 <HAL_UART_Transmit+0x94>
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d104      	bne.n	8007680 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8007676:	2300      	movs	r3, #0
 8007678:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	61bb      	str	r3, [r7, #24]
 800767e:	e003      	b.n	8007688 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007684:	2300      	movs	r3, #0
 8007686:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007688:	e02f      	b.n	80076ea <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800768a:	697a      	ldr	r2, [r7, #20]
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	9300      	str	r3, [sp, #0]
 8007692:	0013      	movs	r3, r2
 8007694:	2200      	movs	r2, #0
 8007696:	2180      	movs	r1, #128	@ 0x80
 8007698:	f000 fc42 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 800769c:	1e03      	subs	r3, r0, #0
 800769e:	d004      	beq.n	80076aa <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2220      	movs	r2, #32
 80076a4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e03b      	b.n	8007722 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d10b      	bne.n	80076c8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80076b0:	69bb      	ldr	r3, [r7, #24]
 80076b2:	881b      	ldrh	r3, [r3, #0]
 80076b4:	001a      	movs	r2, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	05d2      	lsls	r2, r2, #23
 80076bc:	0dd2      	lsrs	r2, r2, #23
 80076be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	3302      	adds	r3, #2
 80076c4:	61bb      	str	r3, [r7, #24]
 80076c6:	e007      	b.n	80076d8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	781a      	ldrb	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80076d2:	69fb      	ldr	r3, [r7, #28]
 80076d4:	3301      	adds	r3, #1
 80076d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2252      	movs	r2, #82	@ 0x52
 80076dc:	5a9b      	ldrh	r3, [r3, r2]
 80076de:	b29b      	uxth	r3, r3
 80076e0:	3b01      	subs	r3, #1
 80076e2:	b299      	uxth	r1, r3
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2252      	movs	r2, #82	@ 0x52
 80076e8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2252      	movs	r2, #82	@ 0x52
 80076ee:	5a9b      	ldrh	r3, [r3, r2]
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1c9      	bne.n	800768a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076f6:	697a      	ldr	r2, [r7, #20]
 80076f8:	68f8      	ldr	r0, [r7, #12]
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	0013      	movs	r3, r2
 8007700:	2200      	movs	r2, #0
 8007702:	2140      	movs	r1, #64	@ 0x40
 8007704:	f000 fc0c 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 8007708:	1e03      	subs	r3, r0, #0
 800770a:	d004      	beq.n	8007716 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2220      	movs	r2, #32
 8007710:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e005      	b.n	8007722 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2220      	movs	r2, #32
 800771a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800771c:	2300      	movs	r3, #0
 800771e:	e000      	b.n	8007722 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8007720:	2302      	movs	r3, #2
  }
}
 8007722:	0018      	movs	r0, r3
 8007724:	46bd      	mov	sp, r7
 8007726:	b008      	add	sp, #32
 8007728:	bd80      	pop	{r7, pc}
	...

0800772c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800772c:	b5b0      	push	{r4, r5, r7, lr}
 800772e:	b08e      	sub	sp, #56	@ 0x38
 8007730:	af00      	add	r7, sp, #0
 8007732:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007734:	231a      	movs	r3, #26
 8007736:	2218      	movs	r2, #24
 8007738:	189b      	adds	r3, r3, r2
 800773a:	19db      	adds	r3, r3, r7
 800773c:	2200      	movs	r2, #0
 800773e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	689a      	ldr	r2, [r3, #8]
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	691b      	ldr	r3, [r3, #16]
 8007748:	431a      	orrs	r2, r3
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	695b      	ldr	r3, [r3, #20]
 800774e:	431a      	orrs	r2, r3
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	4313      	orrs	r3, r2
 8007756:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4ac3      	ldr	r2, [pc, #780]	@ (8007a6c <UART_SetConfig+0x340>)
 8007760:	4013      	ands	r3, r2
 8007762:	0019      	movs	r1, r3
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800776a:	430a      	orrs	r2, r1
 800776c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	4abe      	ldr	r2, [pc, #760]	@ (8007a70 <UART_SetConfig+0x344>)
 8007776:	4013      	ands	r3, r2
 8007778:	0019      	movs	r1, r3
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	68da      	ldr	r2, [r3, #12]
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	430a      	orrs	r2, r1
 8007784:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	699b      	ldr	r3, [r3, #24]
 800778a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4ab8      	ldr	r2, [pc, #736]	@ (8007a74 <UART_SetConfig+0x348>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d004      	beq.n	80077a0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	6a1b      	ldr	r3, [r3, #32]
 800779a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800779c:	4313      	orrs	r3, r2
 800779e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80077a0:	69fb      	ldr	r3, [r7, #28]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	4ab4      	ldr	r2, [pc, #720]	@ (8007a78 <UART_SetConfig+0x34c>)
 80077a8:	4013      	ands	r3, r2
 80077aa:	0019      	movs	r1, r3
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077b2:	430a      	orrs	r2, r1
 80077b4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4ab0      	ldr	r2, [pc, #704]	@ (8007a7c <UART_SetConfig+0x350>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d131      	bne.n	8007824 <UART_SetConfig+0xf8>
 80077c0:	4baf      	ldr	r3, [pc, #700]	@ (8007a80 <UART_SetConfig+0x354>)
 80077c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077c4:	2203      	movs	r2, #3
 80077c6:	4013      	ands	r3, r2
 80077c8:	2b03      	cmp	r3, #3
 80077ca:	d01d      	beq.n	8007808 <UART_SetConfig+0xdc>
 80077cc:	d823      	bhi.n	8007816 <UART_SetConfig+0xea>
 80077ce:	2b02      	cmp	r3, #2
 80077d0:	d00c      	beq.n	80077ec <UART_SetConfig+0xc0>
 80077d2:	d820      	bhi.n	8007816 <UART_SetConfig+0xea>
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d002      	beq.n	80077de <UART_SetConfig+0xb2>
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d00e      	beq.n	80077fa <UART_SetConfig+0xce>
 80077dc:	e01b      	b.n	8007816 <UART_SetConfig+0xea>
 80077de:	231b      	movs	r3, #27
 80077e0:	2218      	movs	r2, #24
 80077e2:	189b      	adds	r3, r3, r2
 80077e4:	19db      	adds	r3, r3, r7
 80077e6:	2201      	movs	r2, #1
 80077e8:	701a      	strb	r2, [r3, #0]
 80077ea:	e0b4      	b.n	8007956 <UART_SetConfig+0x22a>
 80077ec:	231b      	movs	r3, #27
 80077ee:	2218      	movs	r2, #24
 80077f0:	189b      	adds	r3, r3, r2
 80077f2:	19db      	adds	r3, r3, r7
 80077f4:	2202      	movs	r2, #2
 80077f6:	701a      	strb	r2, [r3, #0]
 80077f8:	e0ad      	b.n	8007956 <UART_SetConfig+0x22a>
 80077fa:	231b      	movs	r3, #27
 80077fc:	2218      	movs	r2, #24
 80077fe:	189b      	adds	r3, r3, r2
 8007800:	19db      	adds	r3, r3, r7
 8007802:	2204      	movs	r2, #4
 8007804:	701a      	strb	r2, [r3, #0]
 8007806:	e0a6      	b.n	8007956 <UART_SetConfig+0x22a>
 8007808:	231b      	movs	r3, #27
 800780a:	2218      	movs	r2, #24
 800780c:	189b      	adds	r3, r3, r2
 800780e:	19db      	adds	r3, r3, r7
 8007810:	2208      	movs	r2, #8
 8007812:	701a      	strb	r2, [r3, #0]
 8007814:	e09f      	b.n	8007956 <UART_SetConfig+0x22a>
 8007816:	231b      	movs	r3, #27
 8007818:	2218      	movs	r2, #24
 800781a:	189b      	adds	r3, r3, r2
 800781c:	19db      	adds	r3, r3, r7
 800781e:	2210      	movs	r2, #16
 8007820:	701a      	strb	r2, [r3, #0]
 8007822:	e098      	b.n	8007956 <UART_SetConfig+0x22a>
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a96      	ldr	r2, [pc, #600]	@ (8007a84 <UART_SetConfig+0x358>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d131      	bne.n	8007892 <UART_SetConfig+0x166>
 800782e:	4b94      	ldr	r3, [pc, #592]	@ (8007a80 <UART_SetConfig+0x354>)
 8007830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007832:	220c      	movs	r2, #12
 8007834:	4013      	ands	r3, r2
 8007836:	2b0c      	cmp	r3, #12
 8007838:	d01d      	beq.n	8007876 <UART_SetConfig+0x14a>
 800783a:	d823      	bhi.n	8007884 <UART_SetConfig+0x158>
 800783c:	2b08      	cmp	r3, #8
 800783e:	d00c      	beq.n	800785a <UART_SetConfig+0x12e>
 8007840:	d820      	bhi.n	8007884 <UART_SetConfig+0x158>
 8007842:	2b00      	cmp	r3, #0
 8007844:	d002      	beq.n	800784c <UART_SetConfig+0x120>
 8007846:	2b04      	cmp	r3, #4
 8007848:	d00e      	beq.n	8007868 <UART_SetConfig+0x13c>
 800784a:	e01b      	b.n	8007884 <UART_SetConfig+0x158>
 800784c:	231b      	movs	r3, #27
 800784e:	2218      	movs	r2, #24
 8007850:	189b      	adds	r3, r3, r2
 8007852:	19db      	adds	r3, r3, r7
 8007854:	2200      	movs	r2, #0
 8007856:	701a      	strb	r2, [r3, #0]
 8007858:	e07d      	b.n	8007956 <UART_SetConfig+0x22a>
 800785a:	231b      	movs	r3, #27
 800785c:	2218      	movs	r2, #24
 800785e:	189b      	adds	r3, r3, r2
 8007860:	19db      	adds	r3, r3, r7
 8007862:	2202      	movs	r2, #2
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	e076      	b.n	8007956 <UART_SetConfig+0x22a>
 8007868:	231b      	movs	r3, #27
 800786a:	2218      	movs	r2, #24
 800786c:	189b      	adds	r3, r3, r2
 800786e:	19db      	adds	r3, r3, r7
 8007870:	2204      	movs	r2, #4
 8007872:	701a      	strb	r2, [r3, #0]
 8007874:	e06f      	b.n	8007956 <UART_SetConfig+0x22a>
 8007876:	231b      	movs	r3, #27
 8007878:	2218      	movs	r2, #24
 800787a:	189b      	adds	r3, r3, r2
 800787c:	19db      	adds	r3, r3, r7
 800787e:	2208      	movs	r2, #8
 8007880:	701a      	strb	r2, [r3, #0]
 8007882:	e068      	b.n	8007956 <UART_SetConfig+0x22a>
 8007884:	231b      	movs	r3, #27
 8007886:	2218      	movs	r2, #24
 8007888:	189b      	adds	r3, r3, r2
 800788a:	19db      	adds	r3, r3, r7
 800788c:	2210      	movs	r2, #16
 800788e:	701a      	strb	r2, [r3, #0]
 8007890:	e061      	b.n	8007956 <UART_SetConfig+0x22a>
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a7c      	ldr	r2, [pc, #496]	@ (8007a88 <UART_SetConfig+0x35c>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d106      	bne.n	80078aa <UART_SetConfig+0x17e>
 800789c:	231b      	movs	r3, #27
 800789e:	2218      	movs	r2, #24
 80078a0:	189b      	adds	r3, r3, r2
 80078a2:	19db      	adds	r3, r3, r7
 80078a4:	2200      	movs	r2, #0
 80078a6:	701a      	strb	r2, [r3, #0]
 80078a8:	e055      	b.n	8007956 <UART_SetConfig+0x22a>
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a77      	ldr	r2, [pc, #476]	@ (8007a8c <UART_SetConfig+0x360>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d106      	bne.n	80078c2 <UART_SetConfig+0x196>
 80078b4:	231b      	movs	r3, #27
 80078b6:	2218      	movs	r2, #24
 80078b8:	189b      	adds	r3, r3, r2
 80078ba:	19db      	adds	r3, r3, r7
 80078bc:	2200      	movs	r2, #0
 80078be:	701a      	strb	r2, [r3, #0]
 80078c0:	e049      	b.n	8007956 <UART_SetConfig+0x22a>
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a6b      	ldr	r2, [pc, #428]	@ (8007a74 <UART_SetConfig+0x348>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d13e      	bne.n	800794a <UART_SetConfig+0x21e>
 80078cc:	4b6c      	ldr	r3, [pc, #432]	@ (8007a80 <UART_SetConfig+0x354>)
 80078ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078d0:	23c0      	movs	r3, #192	@ 0xc0
 80078d2:	011b      	lsls	r3, r3, #4
 80078d4:	4013      	ands	r3, r2
 80078d6:	22c0      	movs	r2, #192	@ 0xc0
 80078d8:	0112      	lsls	r2, r2, #4
 80078da:	4293      	cmp	r3, r2
 80078dc:	d027      	beq.n	800792e <UART_SetConfig+0x202>
 80078de:	22c0      	movs	r2, #192	@ 0xc0
 80078e0:	0112      	lsls	r2, r2, #4
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d82a      	bhi.n	800793c <UART_SetConfig+0x210>
 80078e6:	2280      	movs	r2, #128	@ 0x80
 80078e8:	0112      	lsls	r2, r2, #4
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d011      	beq.n	8007912 <UART_SetConfig+0x1e6>
 80078ee:	2280      	movs	r2, #128	@ 0x80
 80078f0:	0112      	lsls	r2, r2, #4
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d822      	bhi.n	800793c <UART_SetConfig+0x210>
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d004      	beq.n	8007904 <UART_SetConfig+0x1d8>
 80078fa:	2280      	movs	r2, #128	@ 0x80
 80078fc:	00d2      	lsls	r2, r2, #3
 80078fe:	4293      	cmp	r3, r2
 8007900:	d00e      	beq.n	8007920 <UART_SetConfig+0x1f4>
 8007902:	e01b      	b.n	800793c <UART_SetConfig+0x210>
 8007904:	231b      	movs	r3, #27
 8007906:	2218      	movs	r2, #24
 8007908:	189b      	adds	r3, r3, r2
 800790a:	19db      	adds	r3, r3, r7
 800790c:	2200      	movs	r2, #0
 800790e:	701a      	strb	r2, [r3, #0]
 8007910:	e021      	b.n	8007956 <UART_SetConfig+0x22a>
 8007912:	231b      	movs	r3, #27
 8007914:	2218      	movs	r2, #24
 8007916:	189b      	adds	r3, r3, r2
 8007918:	19db      	adds	r3, r3, r7
 800791a:	2202      	movs	r2, #2
 800791c:	701a      	strb	r2, [r3, #0]
 800791e:	e01a      	b.n	8007956 <UART_SetConfig+0x22a>
 8007920:	231b      	movs	r3, #27
 8007922:	2218      	movs	r2, #24
 8007924:	189b      	adds	r3, r3, r2
 8007926:	19db      	adds	r3, r3, r7
 8007928:	2204      	movs	r2, #4
 800792a:	701a      	strb	r2, [r3, #0]
 800792c:	e013      	b.n	8007956 <UART_SetConfig+0x22a>
 800792e:	231b      	movs	r3, #27
 8007930:	2218      	movs	r2, #24
 8007932:	189b      	adds	r3, r3, r2
 8007934:	19db      	adds	r3, r3, r7
 8007936:	2208      	movs	r2, #8
 8007938:	701a      	strb	r2, [r3, #0]
 800793a:	e00c      	b.n	8007956 <UART_SetConfig+0x22a>
 800793c:	231b      	movs	r3, #27
 800793e:	2218      	movs	r2, #24
 8007940:	189b      	adds	r3, r3, r2
 8007942:	19db      	adds	r3, r3, r7
 8007944:	2210      	movs	r2, #16
 8007946:	701a      	strb	r2, [r3, #0]
 8007948:	e005      	b.n	8007956 <UART_SetConfig+0x22a>
 800794a:	231b      	movs	r3, #27
 800794c:	2218      	movs	r2, #24
 800794e:	189b      	adds	r3, r3, r2
 8007950:	19db      	adds	r3, r3, r7
 8007952:	2210      	movs	r2, #16
 8007954:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007956:	69fb      	ldr	r3, [r7, #28]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a46      	ldr	r2, [pc, #280]	@ (8007a74 <UART_SetConfig+0x348>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d000      	beq.n	8007962 <UART_SetConfig+0x236>
 8007960:	e09a      	b.n	8007a98 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007962:	231b      	movs	r3, #27
 8007964:	2218      	movs	r2, #24
 8007966:	189b      	adds	r3, r3, r2
 8007968:	19db      	adds	r3, r3, r7
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	2b08      	cmp	r3, #8
 800796e:	d01d      	beq.n	80079ac <UART_SetConfig+0x280>
 8007970:	dc20      	bgt.n	80079b4 <UART_SetConfig+0x288>
 8007972:	2b04      	cmp	r3, #4
 8007974:	d015      	beq.n	80079a2 <UART_SetConfig+0x276>
 8007976:	dc1d      	bgt.n	80079b4 <UART_SetConfig+0x288>
 8007978:	2b00      	cmp	r3, #0
 800797a:	d002      	beq.n	8007982 <UART_SetConfig+0x256>
 800797c:	2b02      	cmp	r3, #2
 800797e:	d005      	beq.n	800798c <UART_SetConfig+0x260>
 8007980:	e018      	b.n	80079b4 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007982:	f7ff fc57 	bl	8007234 <HAL_RCC_GetPCLK1Freq>
 8007986:	0003      	movs	r3, r0
 8007988:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800798a:	e01c      	b.n	80079c6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800798c:	4b3c      	ldr	r3, [pc, #240]	@ (8007a80 <UART_SetConfig+0x354>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2210      	movs	r2, #16
 8007992:	4013      	ands	r3, r2
 8007994:	d002      	beq.n	800799c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007996:	4b3e      	ldr	r3, [pc, #248]	@ (8007a90 <UART_SetConfig+0x364>)
 8007998:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800799a:	e014      	b.n	80079c6 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 800799c:	4b3d      	ldr	r3, [pc, #244]	@ (8007a94 <UART_SetConfig+0x368>)
 800799e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80079a0:	e011      	b.n	80079c6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079a2:	f7ff fb97 	bl	80070d4 <HAL_RCC_GetSysClockFreq>
 80079a6:	0003      	movs	r3, r0
 80079a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80079aa:	e00c      	b.n	80079c6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079ac:	2380      	movs	r3, #128	@ 0x80
 80079ae:	021b      	lsls	r3, r3, #8
 80079b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80079b2:	e008      	b.n	80079c6 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80079b4:	2300      	movs	r3, #0
 80079b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80079b8:	231a      	movs	r3, #26
 80079ba:	2218      	movs	r2, #24
 80079bc:	189b      	adds	r3, r3, r2
 80079be:	19db      	adds	r3, r3, r7
 80079c0:	2201      	movs	r2, #1
 80079c2:	701a      	strb	r2, [r3, #0]
        break;
 80079c4:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80079c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d100      	bne.n	80079ce <UART_SetConfig+0x2a2>
 80079cc:	e133      	b.n	8007c36 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	685a      	ldr	r2, [r3, #4]
 80079d2:	0013      	movs	r3, r2
 80079d4:	005b      	lsls	r3, r3, #1
 80079d6:	189b      	adds	r3, r3, r2
 80079d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079da:	429a      	cmp	r2, r3
 80079dc:	d305      	bcc.n	80079ea <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d906      	bls.n	80079f8 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80079ea:	231a      	movs	r3, #26
 80079ec:	2218      	movs	r2, #24
 80079ee:	189b      	adds	r3, r3, r2
 80079f0:	19db      	adds	r3, r3, r7
 80079f2:	2201      	movs	r2, #1
 80079f4:	701a      	strb	r2, [r3, #0]
 80079f6:	e11e      	b.n	8007c36 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80079f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079fa:	613b      	str	r3, [r7, #16]
 80079fc:	2300      	movs	r3, #0
 80079fe:	617b      	str	r3, [r7, #20]
 8007a00:	6939      	ldr	r1, [r7, #16]
 8007a02:	697a      	ldr	r2, [r7, #20]
 8007a04:	000b      	movs	r3, r1
 8007a06:	0e1b      	lsrs	r3, r3, #24
 8007a08:	0010      	movs	r0, r2
 8007a0a:	0205      	lsls	r5, r0, #8
 8007a0c:	431d      	orrs	r5, r3
 8007a0e:	000b      	movs	r3, r1
 8007a10:	021c      	lsls	r4, r3, #8
 8007a12:	69fb      	ldr	r3, [r7, #28]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	085b      	lsrs	r3, r3, #1
 8007a18:	60bb      	str	r3, [r7, #8]
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	60fb      	str	r3, [r7, #12]
 8007a1e:	68b8      	ldr	r0, [r7, #8]
 8007a20:	68f9      	ldr	r1, [r7, #12]
 8007a22:	1900      	adds	r0, r0, r4
 8007a24:	4169      	adcs	r1, r5
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	603b      	str	r3, [r7, #0]
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	607b      	str	r3, [r7, #4]
 8007a30:	683a      	ldr	r2, [r7, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f7f8 fd38 	bl	80004a8 <__aeabi_uldivmod>
 8007a38:	0002      	movs	r2, r0
 8007a3a:	000b      	movs	r3, r1
 8007a3c:	0013      	movs	r3, r2
 8007a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a42:	23c0      	movs	r3, #192	@ 0xc0
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d309      	bcc.n	8007a5e <UART_SetConfig+0x332>
 8007a4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a4c:	2380      	movs	r3, #128	@ 0x80
 8007a4e:	035b      	lsls	r3, r3, #13
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d204      	bcs.n	8007a5e <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8007a54:	69fb      	ldr	r3, [r7, #28]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a5a:	60da      	str	r2, [r3, #12]
 8007a5c:	e0eb      	b.n	8007c36 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8007a5e:	231a      	movs	r3, #26
 8007a60:	2218      	movs	r2, #24
 8007a62:	189b      	adds	r3, r3, r2
 8007a64:	19db      	adds	r3, r3, r7
 8007a66:	2201      	movs	r2, #1
 8007a68:	701a      	strb	r2, [r3, #0]
 8007a6a:	e0e4      	b.n	8007c36 <UART_SetConfig+0x50a>
 8007a6c:	efff69f3 	.word	0xefff69f3
 8007a70:	ffffcfff 	.word	0xffffcfff
 8007a74:	40004800 	.word	0x40004800
 8007a78:	fffff4ff 	.word	0xfffff4ff
 8007a7c:	40013800 	.word	0x40013800
 8007a80:	40021000 	.word	0x40021000
 8007a84:	40004400 	.word	0x40004400
 8007a88:	40004c00 	.word	0x40004c00
 8007a8c:	40005000 	.word	0x40005000
 8007a90:	003d0900 	.word	0x003d0900
 8007a94:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	69da      	ldr	r2, [r3, #28]
 8007a9c:	2380      	movs	r3, #128	@ 0x80
 8007a9e:	021b      	lsls	r3, r3, #8
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d000      	beq.n	8007aa6 <UART_SetConfig+0x37a>
 8007aa4:	e070      	b.n	8007b88 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8007aa6:	231b      	movs	r3, #27
 8007aa8:	2218      	movs	r2, #24
 8007aaa:	189b      	adds	r3, r3, r2
 8007aac:	19db      	adds	r3, r3, r7
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	2b08      	cmp	r3, #8
 8007ab2:	d822      	bhi.n	8007afa <UART_SetConfig+0x3ce>
 8007ab4:	009a      	lsls	r2, r3, #2
 8007ab6:	4b67      	ldr	r3, [pc, #412]	@ (8007c54 <UART_SetConfig+0x528>)
 8007ab8:	18d3      	adds	r3, r2, r3
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007abe:	f7ff fbb9 	bl	8007234 <HAL_RCC_GetPCLK1Freq>
 8007ac2:	0003      	movs	r3, r0
 8007ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ac6:	e021      	b.n	8007b0c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ac8:	f7ff fbca 	bl	8007260 <HAL_RCC_GetPCLK2Freq>
 8007acc:	0003      	movs	r3, r0
 8007ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ad0:	e01c      	b.n	8007b0c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ad2:	4b61      	ldr	r3, [pc, #388]	@ (8007c58 <UART_SetConfig+0x52c>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2210      	movs	r2, #16
 8007ad8:	4013      	ands	r3, r2
 8007ada:	d002      	beq.n	8007ae2 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007adc:	4b5f      	ldr	r3, [pc, #380]	@ (8007c5c <UART_SetConfig+0x530>)
 8007ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007ae0:	e014      	b.n	8007b0c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8007ae2:	4b5f      	ldr	r3, [pc, #380]	@ (8007c60 <UART_SetConfig+0x534>)
 8007ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ae6:	e011      	b.n	8007b0c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ae8:	f7ff faf4 	bl	80070d4 <HAL_RCC_GetSysClockFreq>
 8007aec:	0003      	movs	r3, r0
 8007aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007af0:	e00c      	b.n	8007b0c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007af2:	2380      	movs	r3, #128	@ 0x80
 8007af4:	021b      	lsls	r3, r3, #8
 8007af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007af8:	e008      	b.n	8007b0c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8007afa:	2300      	movs	r3, #0
 8007afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007afe:	231a      	movs	r3, #26
 8007b00:	2218      	movs	r2, #24
 8007b02:	189b      	adds	r3, r3, r2
 8007b04:	19db      	adds	r3, r3, r7
 8007b06:	2201      	movs	r2, #1
 8007b08:	701a      	strb	r2, [r3, #0]
        break;
 8007b0a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d100      	bne.n	8007b14 <UART_SetConfig+0x3e8>
 8007b12:	e090      	b.n	8007c36 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b16:	005a      	lsls	r2, r3, #1
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	085b      	lsrs	r3, r3, #1
 8007b1e:	18d2      	adds	r2, r2, r3
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	0019      	movs	r1, r3
 8007b26:	0010      	movs	r0, r2
 8007b28:	f7f8 fb0a 	bl	8000140 <__udivsi3>
 8007b2c:	0003      	movs	r3, r0
 8007b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b32:	2b0f      	cmp	r3, #15
 8007b34:	d921      	bls.n	8007b7a <UART_SetConfig+0x44e>
 8007b36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b38:	2380      	movs	r3, #128	@ 0x80
 8007b3a:	025b      	lsls	r3, r3, #9
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d21c      	bcs.n	8007b7a <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	200e      	movs	r0, #14
 8007b46:	2418      	movs	r4, #24
 8007b48:	1903      	adds	r3, r0, r4
 8007b4a:	19db      	adds	r3, r3, r7
 8007b4c:	210f      	movs	r1, #15
 8007b4e:	438a      	bics	r2, r1
 8007b50:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b54:	085b      	lsrs	r3, r3, #1
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	2207      	movs	r2, #7
 8007b5a:	4013      	ands	r3, r2
 8007b5c:	b299      	uxth	r1, r3
 8007b5e:	1903      	adds	r3, r0, r4
 8007b60:	19db      	adds	r3, r3, r7
 8007b62:	1902      	adds	r2, r0, r4
 8007b64:	19d2      	adds	r2, r2, r7
 8007b66:	8812      	ldrh	r2, [r2, #0]
 8007b68:	430a      	orrs	r2, r1
 8007b6a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007b6c:	69fb      	ldr	r3, [r7, #28]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	1902      	adds	r2, r0, r4
 8007b72:	19d2      	adds	r2, r2, r7
 8007b74:	8812      	ldrh	r2, [r2, #0]
 8007b76:	60da      	str	r2, [r3, #12]
 8007b78:	e05d      	b.n	8007c36 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8007b7a:	231a      	movs	r3, #26
 8007b7c:	2218      	movs	r2, #24
 8007b7e:	189b      	adds	r3, r3, r2
 8007b80:	19db      	adds	r3, r3, r7
 8007b82:	2201      	movs	r2, #1
 8007b84:	701a      	strb	r2, [r3, #0]
 8007b86:	e056      	b.n	8007c36 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b88:	231b      	movs	r3, #27
 8007b8a:	2218      	movs	r2, #24
 8007b8c:	189b      	adds	r3, r3, r2
 8007b8e:	19db      	adds	r3, r3, r7
 8007b90:	781b      	ldrb	r3, [r3, #0]
 8007b92:	2b08      	cmp	r3, #8
 8007b94:	d822      	bhi.n	8007bdc <UART_SetConfig+0x4b0>
 8007b96:	009a      	lsls	r2, r3, #2
 8007b98:	4b32      	ldr	r3, [pc, #200]	@ (8007c64 <UART_SetConfig+0x538>)
 8007b9a:	18d3      	adds	r3, r2, r3
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ba0:	f7ff fb48 	bl	8007234 <HAL_RCC_GetPCLK1Freq>
 8007ba4:	0003      	movs	r3, r0
 8007ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ba8:	e021      	b.n	8007bee <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007baa:	f7ff fb59 	bl	8007260 <HAL_RCC_GetPCLK2Freq>
 8007bae:	0003      	movs	r3, r0
 8007bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007bb2:	e01c      	b.n	8007bee <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bb4:	4b28      	ldr	r3, [pc, #160]	@ (8007c58 <UART_SetConfig+0x52c>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2210      	movs	r2, #16
 8007bba:	4013      	ands	r3, r2
 8007bbc:	d002      	beq.n	8007bc4 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007bbe:	4b27      	ldr	r3, [pc, #156]	@ (8007c5c <UART_SetConfig+0x530>)
 8007bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007bc2:	e014      	b.n	8007bee <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8007bc4:	4b26      	ldr	r3, [pc, #152]	@ (8007c60 <UART_SetConfig+0x534>)
 8007bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007bc8:	e011      	b.n	8007bee <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bca:	f7ff fa83 	bl	80070d4 <HAL_RCC_GetSysClockFreq>
 8007bce:	0003      	movs	r3, r0
 8007bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007bd2:	e00c      	b.n	8007bee <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bd4:	2380      	movs	r3, #128	@ 0x80
 8007bd6:	021b      	lsls	r3, r3, #8
 8007bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007bda:	e008      	b.n	8007bee <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007be0:	231a      	movs	r3, #26
 8007be2:	2218      	movs	r2, #24
 8007be4:	189b      	adds	r3, r3, r2
 8007be6:	19db      	adds	r3, r3, r7
 8007be8:	2201      	movs	r2, #1
 8007bea:	701a      	strb	r2, [r3, #0]
        break;
 8007bec:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d020      	beq.n	8007c36 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	085a      	lsrs	r2, r3, #1
 8007bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bfc:	18d2      	adds	r2, r2, r3
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	0019      	movs	r1, r3
 8007c04:	0010      	movs	r0, r2
 8007c06:	f7f8 fa9b 	bl	8000140 <__udivsi3>
 8007c0a:	0003      	movs	r3, r0
 8007c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c10:	2b0f      	cmp	r3, #15
 8007c12:	d90a      	bls.n	8007c2a <UART_SetConfig+0x4fe>
 8007c14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c16:	2380      	movs	r3, #128	@ 0x80
 8007c18:	025b      	lsls	r3, r3, #9
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d205      	bcs.n	8007c2a <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c20:	b29a      	uxth	r2, r3
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	60da      	str	r2, [r3, #12]
 8007c28:	e005      	b.n	8007c36 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8007c2a:	231a      	movs	r3, #26
 8007c2c:	2218      	movs	r2, #24
 8007c2e:	189b      	adds	r3, r3, r2
 8007c30:	19db      	adds	r3, r3, r7
 8007c32:	2201      	movs	r2, #1
 8007c34:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c42:	231a      	movs	r3, #26
 8007c44:	2218      	movs	r2, #24
 8007c46:	189b      	adds	r3, r3, r2
 8007c48:	19db      	adds	r3, r3, r7
 8007c4a:	781b      	ldrb	r3, [r3, #0]
}
 8007c4c:	0018      	movs	r0, r3
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	b00e      	add	sp, #56	@ 0x38
 8007c52:	bdb0      	pop	{r4, r5, r7, pc}
 8007c54:	0800b12c 	.word	0x0800b12c
 8007c58:	40021000 	.word	0x40021000
 8007c5c:	003d0900 	.word	0x003d0900
 8007c60:	00f42400 	.word	0x00f42400
 8007c64:	0800b150 	.word	0x0800b150

08007c68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b082      	sub	sp, #8
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c74:	2201      	movs	r2, #1
 8007c76:	4013      	ands	r3, r2
 8007c78:	d00b      	beq.n	8007c92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	4a4a      	ldr	r2, [pc, #296]	@ (8007dac <UART_AdvFeatureConfig+0x144>)
 8007c82:	4013      	ands	r3, r2
 8007c84:	0019      	movs	r1, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c96:	2202      	movs	r2, #2
 8007c98:	4013      	ands	r3, r2
 8007c9a:	d00b      	beq.n	8007cb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	4a43      	ldr	r2, [pc, #268]	@ (8007db0 <UART_AdvFeatureConfig+0x148>)
 8007ca4:	4013      	ands	r3, r2
 8007ca6:	0019      	movs	r1, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	430a      	orrs	r2, r1
 8007cb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb8:	2204      	movs	r2, #4
 8007cba:	4013      	ands	r3, r2
 8007cbc:	d00b      	beq.n	8007cd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	4a3b      	ldr	r2, [pc, #236]	@ (8007db4 <UART_AdvFeatureConfig+0x14c>)
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	0019      	movs	r1, r3
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cda:	2208      	movs	r2, #8
 8007cdc:	4013      	ands	r3, r2
 8007cde:	d00b      	beq.n	8007cf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	4a34      	ldr	r2, [pc, #208]	@ (8007db8 <UART_AdvFeatureConfig+0x150>)
 8007ce8:	4013      	ands	r3, r2
 8007cea:	0019      	movs	r1, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	430a      	orrs	r2, r1
 8007cf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cfc:	2210      	movs	r2, #16
 8007cfe:	4013      	ands	r3, r2
 8007d00:	d00b      	beq.n	8007d1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	4a2c      	ldr	r2, [pc, #176]	@ (8007dbc <UART_AdvFeatureConfig+0x154>)
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	0019      	movs	r1, r3
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	430a      	orrs	r2, r1
 8007d18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1e:	2220      	movs	r2, #32
 8007d20:	4013      	ands	r3, r2
 8007d22:	d00b      	beq.n	8007d3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	4a25      	ldr	r2, [pc, #148]	@ (8007dc0 <UART_AdvFeatureConfig+0x158>)
 8007d2c:	4013      	ands	r3, r2
 8007d2e:	0019      	movs	r1, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	430a      	orrs	r2, r1
 8007d3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d40:	2240      	movs	r2, #64	@ 0x40
 8007d42:	4013      	ands	r3, r2
 8007d44:	d01d      	beq.n	8007d82 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8007dc4 <UART_AdvFeatureConfig+0x15c>)
 8007d4e:	4013      	ands	r3, r2
 8007d50:	0019      	movs	r1, r3
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d62:	2380      	movs	r3, #128	@ 0x80
 8007d64:	035b      	lsls	r3, r3, #13
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d10b      	bne.n	8007d82 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	4a15      	ldr	r2, [pc, #84]	@ (8007dc8 <UART_AdvFeatureConfig+0x160>)
 8007d72:	4013      	ands	r3, r2
 8007d74:	0019      	movs	r1, r3
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	430a      	orrs	r2, r1
 8007d80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d86:	2280      	movs	r2, #128	@ 0x80
 8007d88:	4013      	ands	r3, r2
 8007d8a:	d00b      	beq.n	8007da4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	4a0e      	ldr	r2, [pc, #56]	@ (8007dcc <UART_AdvFeatureConfig+0x164>)
 8007d94:	4013      	ands	r3, r2
 8007d96:	0019      	movs	r1, r3
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	430a      	orrs	r2, r1
 8007da2:	605a      	str	r2, [r3, #4]
  }
}
 8007da4:	46c0      	nop			@ (mov r8, r8)
 8007da6:	46bd      	mov	sp, r7
 8007da8:	b002      	add	sp, #8
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	fffdffff 	.word	0xfffdffff
 8007db0:	fffeffff 	.word	0xfffeffff
 8007db4:	fffbffff 	.word	0xfffbffff
 8007db8:	ffff7fff 	.word	0xffff7fff
 8007dbc:	ffffefff 	.word	0xffffefff
 8007dc0:	ffffdfff 	.word	0xffffdfff
 8007dc4:	ffefffff 	.word	0xffefffff
 8007dc8:	ff9fffff 	.word	0xff9fffff
 8007dcc:	fff7ffff 	.word	0xfff7ffff

08007dd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b092      	sub	sp, #72	@ 0x48
 8007dd4:	af02      	add	r7, sp, #8
 8007dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2284      	movs	r2, #132	@ 0x84
 8007ddc:	2100      	movs	r1, #0
 8007dde:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007de0:	f7fb fcca 	bl	8003778 <HAL_GetTick>
 8007de4:	0003      	movs	r3, r0
 8007de6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2208      	movs	r2, #8
 8007df0:	4013      	ands	r3, r2
 8007df2:	2b08      	cmp	r3, #8
 8007df4:	d12c      	bne.n	8007e50 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df8:	2280      	movs	r2, #128	@ 0x80
 8007dfa:	0391      	lsls	r1, r2, #14
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	4a46      	ldr	r2, [pc, #280]	@ (8007f18 <UART_CheckIdleState+0x148>)
 8007e00:	9200      	str	r2, [sp, #0]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f000 f88c 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 8007e08:	1e03      	subs	r3, r0, #0
 8007e0a:	d021      	beq.n	8007e50 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e0c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e10:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007e14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e16:	2301      	movs	r3, #1
 8007e18:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1c:	f383 8810 	msr	PRIMASK, r3
}
 8007e20:	46c0      	nop			@ (mov r8, r8)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	2180      	movs	r1, #128	@ 0x80
 8007e2e:	438a      	bics	r2, r1
 8007e30:	601a      	str	r2, [r3, #0]
 8007e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e38:	f383 8810 	msr	PRIMASK, r3
}
 8007e3c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2220      	movs	r2, #32
 8007e42:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2278      	movs	r2, #120	@ 0x78
 8007e48:	2100      	movs	r1, #0
 8007e4a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	e05f      	b.n	8007f10 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	2204      	movs	r2, #4
 8007e58:	4013      	ands	r3, r2
 8007e5a:	2b04      	cmp	r3, #4
 8007e5c:	d146      	bne.n	8007eec <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e60:	2280      	movs	r2, #128	@ 0x80
 8007e62:	03d1      	lsls	r1, r2, #15
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	4a2c      	ldr	r2, [pc, #176]	@ (8007f18 <UART_CheckIdleState+0x148>)
 8007e68:	9200      	str	r2, [sp, #0]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f000 f858 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 8007e70:	1e03      	subs	r3, r0, #0
 8007e72:	d03b      	beq.n	8007eec <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e74:	f3ef 8310 	mrs	r3, PRIMASK
 8007e78:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e7e:	2301      	movs	r3, #1
 8007e80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	f383 8810 	msr	PRIMASK, r3
}
 8007e88:	46c0      	nop			@ (mov r8, r8)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4921      	ldr	r1, [pc, #132]	@ (8007f1c <UART_CheckIdleState+0x14c>)
 8007e96:	400a      	ands	r2, r1
 8007e98:	601a      	str	r2, [r3, #0]
 8007e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	f383 8810 	msr	PRIMASK, r3
}
 8007ea4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ea6:	f3ef 8310 	mrs	r3, PRIMASK
 8007eaa:	61bb      	str	r3, [r7, #24]
  return(result);
 8007eac:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eae:	633b      	str	r3, [r7, #48]	@ 0x30
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eb4:	69fb      	ldr	r3, [r7, #28]
 8007eb6:	f383 8810 	msr	PRIMASK, r3
}
 8007eba:	46c0      	nop			@ (mov r8, r8)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689a      	ldr	r2, [r3, #8]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	2101      	movs	r1, #1
 8007ec8:	438a      	bics	r2, r1
 8007eca:	609a      	str	r2, [r3, #8]
 8007ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ece:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ed0:	6a3b      	ldr	r3, [r7, #32]
 8007ed2:	f383 8810 	msr	PRIMASK, r3
}
 8007ed6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2280      	movs	r2, #128	@ 0x80
 8007edc:	2120      	movs	r1, #32
 8007ede:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2278      	movs	r2, #120	@ 0x78
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ee8:	2303      	movs	r3, #3
 8007eea:	e011      	b.n	8007f10 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2220      	movs	r2, #32
 8007ef0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2280      	movs	r2, #128	@ 0x80
 8007ef6:	2120      	movs	r1, #32
 8007ef8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2278      	movs	r2, #120	@ 0x78
 8007f0a:	2100      	movs	r1, #0
 8007f0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f0e:	2300      	movs	r3, #0
}
 8007f10:	0018      	movs	r0, r3
 8007f12:	46bd      	mov	sp, r7
 8007f14:	b010      	add	sp, #64	@ 0x40
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	01ffffff 	.word	0x01ffffff
 8007f1c:	fffffedf 	.word	0xfffffedf

08007f20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	60b9      	str	r1, [r7, #8]
 8007f2a:	603b      	str	r3, [r7, #0]
 8007f2c:	1dfb      	adds	r3, r7, #7
 8007f2e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f30:	e04b      	b.n	8007fca <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	3301      	adds	r3, #1
 8007f36:	d048      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f38:	f7fb fc1e 	bl	8003778 <HAL_GetTick>
 8007f3c:	0002      	movs	r2, r0
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	69ba      	ldr	r2, [r7, #24]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d302      	bcc.n	8007f4e <UART_WaitOnFlagUntilTimeout+0x2e>
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d101      	bne.n	8007f52 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e04b      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2204      	movs	r2, #4
 8007f5a:	4013      	ands	r3, r2
 8007f5c:	d035      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	69db      	ldr	r3, [r3, #28]
 8007f64:	2208      	movs	r2, #8
 8007f66:	4013      	ands	r3, r2
 8007f68:	2b08      	cmp	r3, #8
 8007f6a:	d111      	bne.n	8007f90 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2208      	movs	r2, #8
 8007f72:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	0018      	movs	r0, r3
 8007f78:	f000 f83c 	bl	8007ff4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2284      	movs	r2, #132	@ 0x84
 8007f80:	2108      	movs	r1, #8
 8007f82:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2278      	movs	r2, #120	@ 0x78
 8007f88:	2100      	movs	r1, #0
 8007f8a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e02c      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	69da      	ldr	r2, [r3, #28]
 8007f96:	2380      	movs	r3, #128	@ 0x80
 8007f98:	011b      	lsls	r3, r3, #4
 8007f9a:	401a      	ands	r2, r3
 8007f9c:	2380      	movs	r3, #128	@ 0x80
 8007f9e:	011b      	lsls	r3, r3, #4
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d112      	bne.n	8007fca <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2280      	movs	r2, #128	@ 0x80
 8007faa:	0112      	lsls	r2, r2, #4
 8007fac:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	0018      	movs	r0, r3
 8007fb2:	f000 f81f 	bl	8007ff4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2284      	movs	r2, #132	@ 0x84
 8007fba:	2120      	movs	r1, #32
 8007fbc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2278      	movs	r2, #120	@ 0x78
 8007fc2:	2100      	movs	r1, #0
 8007fc4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007fc6:	2303      	movs	r3, #3
 8007fc8:	e00f      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	69db      	ldr	r3, [r3, #28]
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	425a      	negs	r2, r3
 8007fda:	4153      	adcs	r3, r2
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	001a      	movs	r2, r3
 8007fe0:	1dfb      	adds	r3, r7, #7
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d0a4      	beq.n	8007f32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fe8:	2300      	movs	r3, #0
}
 8007fea:	0018      	movs	r0, r3
 8007fec:	46bd      	mov	sp, r7
 8007fee:	b004      	add	sp, #16
 8007ff0:	bd80      	pop	{r7, pc}
	...

08007ff4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b08e      	sub	sp, #56	@ 0x38
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ffc:	f3ef 8310 	mrs	r3, PRIMASK
 8008000:	617b      	str	r3, [r7, #20]
  return(result);
 8008002:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008004:	637b      	str	r3, [r7, #52]	@ 0x34
 8008006:	2301      	movs	r3, #1
 8008008:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	f383 8810 	msr	PRIMASK, r3
}
 8008010:	46c0      	nop			@ (mov r8, r8)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4926      	ldr	r1, [pc, #152]	@ (80080b8 <UART_EndRxTransfer+0xc4>)
 800801e:	400a      	ands	r2, r1
 8008020:	601a      	str	r2, [r3, #0]
 8008022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008024:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	f383 8810 	msr	PRIMASK, r3
}
 800802c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800802e:	f3ef 8310 	mrs	r3, PRIMASK
 8008032:	623b      	str	r3, [r7, #32]
  return(result);
 8008034:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008036:	633b      	str	r3, [r7, #48]	@ 0x30
 8008038:	2301      	movs	r3, #1
 800803a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800803c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803e:	f383 8810 	msr	PRIMASK, r3
}
 8008042:	46c0      	nop			@ (mov r8, r8)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	689a      	ldr	r2, [r3, #8]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2101      	movs	r1, #1
 8008050:	438a      	bics	r2, r1
 8008052:	609a      	str	r2, [r3, #8]
 8008054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008056:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805a:	f383 8810 	msr	PRIMASK, r3
}
 800805e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008064:	2b01      	cmp	r3, #1
 8008066:	d118      	bne.n	800809a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008068:	f3ef 8310 	mrs	r3, PRIMASK
 800806c:	60bb      	str	r3, [r7, #8]
  return(result);
 800806e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008072:	2301      	movs	r3, #1
 8008074:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f383 8810 	msr	PRIMASK, r3
}
 800807c:	46c0      	nop			@ (mov r8, r8)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2110      	movs	r1, #16
 800808a:	438a      	bics	r2, r1
 800808c:	601a      	str	r2, [r3, #0]
 800808e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008090:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	f383 8810 	msr	PRIMASK, r3
}
 8008098:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2280      	movs	r2, #128	@ 0x80
 800809e:	2120      	movs	r1, #32
 80080a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80080ae:	46c0      	nop			@ (mov r8, r8)
 80080b0:	46bd      	mov	sp, r7
 80080b2:	b00e      	add	sp, #56	@ 0x38
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	46c0      	nop			@ (mov r8, r8)
 80080b8:	fffffedf 	.word	0xfffffedf

080080bc <__cvt>:
 80080bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080be:	001f      	movs	r7, r3
 80080c0:	2300      	movs	r3, #0
 80080c2:	0016      	movs	r6, r2
 80080c4:	b08b      	sub	sp, #44	@ 0x2c
 80080c6:	429f      	cmp	r7, r3
 80080c8:	da04      	bge.n	80080d4 <__cvt+0x18>
 80080ca:	2180      	movs	r1, #128	@ 0x80
 80080cc:	0609      	lsls	r1, r1, #24
 80080ce:	187b      	adds	r3, r7, r1
 80080d0:	001f      	movs	r7, r3
 80080d2:	232d      	movs	r3, #45	@ 0x2d
 80080d4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80080d6:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80080d8:	7013      	strb	r3, [r2, #0]
 80080da:	2320      	movs	r3, #32
 80080dc:	2203      	movs	r2, #3
 80080de:	439d      	bics	r5, r3
 80080e0:	2d46      	cmp	r5, #70	@ 0x46
 80080e2:	d007      	beq.n	80080f4 <__cvt+0x38>
 80080e4:	002b      	movs	r3, r5
 80080e6:	3b45      	subs	r3, #69	@ 0x45
 80080e8:	4259      	negs	r1, r3
 80080ea:	414b      	adcs	r3, r1
 80080ec:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80080ee:	3a01      	subs	r2, #1
 80080f0:	18cb      	adds	r3, r1, r3
 80080f2:	9310      	str	r3, [sp, #64]	@ 0x40
 80080f4:	ab09      	add	r3, sp, #36	@ 0x24
 80080f6:	9304      	str	r3, [sp, #16]
 80080f8:	ab08      	add	r3, sp, #32
 80080fa:	9303      	str	r3, [sp, #12]
 80080fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80080fe:	9200      	str	r2, [sp, #0]
 8008100:	9302      	str	r3, [sp, #8]
 8008102:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008104:	0032      	movs	r2, r6
 8008106:	9301      	str	r3, [sp, #4]
 8008108:	003b      	movs	r3, r7
 800810a:	f000 fed1 	bl	8008eb0 <_dtoa_r>
 800810e:	0004      	movs	r4, r0
 8008110:	2d47      	cmp	r5, #71	@ 0x47
 8008112:	d11b      	bne.n	800814c <__cvt+0x90>
 8008114:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008116:	07db      	lsls	r3, r3, #31
 8008118:	d511      	bpl.n	800813e <__cvt+0x82>
 800811a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800811c:	18c3      	adds	r3, r0, r3
 800811e:	9307      	str	r3, [sp, #28]
 8008120:	2200      	movs	r2, #0
 8008122:	2300      	movs	r3, #0
 8008124:	0030      	movs	r0, r6
 8008126:	0039      	movs	r1, r7
 8008128:	f7f8 f990 	bl	800044c <__aeabi_dcmpeq>
 800812c:	2800      	cmp	r0, #0
 800812e:	d001      	beq.n	8008134 <__cvt+0x78>
 8008130:	9b07      	ldr	r3, [sp, #28]
 8008132:	9309      	str	r3, [sp, #36]	@ 0x24
 8008134:	2230      	movs	r2, #48	@ 0x30
 8008136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008138:	9907      	ldr	r1, [sp, #28]
 800813a:	428b      	cmp	r3, r1
 800813c:	d320      	bcc.n	8008180 <__cvt+0xc4>
 800813e:	0020      	movs	r0, r4
 8008140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008142:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008144:	1b1b      	subs	r3, r3, r4
 8008146:	6013      	str	r3, [r2, #0]
 8008148:	b00b      	add	sp, #44	@ 0x2c
 800814a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800814c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800814e:	18c3      	adds	r3, r0, r3
 8008150:	9307      	str	r3, [sp, #28]
 8008152:	2d46      	cmp	r5, #70	@ 0x46
 8008154:	d1e4      	bne.n	8008120 <__cvt+0x64>
 8008156:	7803      	ldrb	r3, [r0, #0]
 8008158:	2b30      	cmp	r3, #48	@ 0x30
 800815a:	d10c      	bne.n	8008176 <__cvt+0xba>
 800815c:	2200      	movs	r2, #0
 800815e:	2300      	movs	r3, #0
 8008160:	0030      	movs	r0, r6
 8008162:	0039      	movs	r1, r7
 8008164:	f7f8 f972 	bl	800044c <__aeabi_dcmpeq>
 8008168:	2800      	cmp	r0, #0
 800816a:	d104      	bne.n	8008176 <__cvt+0xba>
 800816c:	2301      	movs	r3, #1
 800816e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008170:	1a9b      	subs	r3, r3, r2
 8008172:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008174:	6013      	str	r3, [r2, #0]
 8008176:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008178:	9a07      	ldr	r2, [sp, #28]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	18d3      	adds	r3, r2, r3
 800817e:	e7ce      	b.n	800811e <__cvt+0x62>
 8008180:	1c59      	adds	r1, r3, #1
 8008182:	9109      	str	r1, [sp, #36]	@ 0x24
 8008184:	701a      	strb	r2, [r3, #0]
 8008186:	e7d6      	b.n	8008136 <__cvt+0x7a>

08008188 <__exponent>:
 8008188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800818a:	232b      	movs	r3, #43	@ 0x2b
 800818c:	0005      	movs	r5, r0
 800818e:	000c      	movs	r4, r1
 8008190:	b085      	sub	sp, #20
 8008192:	7002      	strb	r2, [r0, #0]
 8008194:	2900      	cmp	r1, #0
 8008196:	da01      	bge.n	800819c <__exponent+0x14>
 8008198:	424c      	negs	r4, r1
 800819a:	3302      	adds	r3, #2
 800819c:	706b      	strb	r3, [r5, #1]
 800819e:	2c09      	cmp	r4, #9
 80081a0:	dd2c      	ble.n	80081fc <__exponent+0x74>
 80081a2:	ab02      	add	r3, sp, #8
 80081a4:	1dde      	adds	r6, r3, #7
 80081a6:	0020      	movs	r0, r4
 80081a8:	210a      	movs	r1, #10
 80081aa:	f7f8 f939 	bl	8000420 <__aeabi_idivmod>
 80081ae:	0037      	movs	r7, r6
 80081b0:	3130      	adds	r1, #48	@ 0x30
 80081b2:	3e01      	subs	r6, #1
 80081b4:	0020      	movs	r0, r4
 80081b6:	7031      	strb	r1, [r6, #0]
 80081b8:	210a      	movs	r1, #10
 80081ba:	9401      	str	r4, [sp, #4]
 80081bc:	f7f8 f84a 	bl	8000254 <__divsi3>
 80081c0:	9b01      	ldr	r3, [sp, #4]
 80081c2:	0004      	movs	r4, r0
 80081c4:	2b63      	cmp	r3, #99	@ 0x63
 80081c6:	dcee      	bgt.n	80081a6 <__exponent+0x1e>
 80081c8:	1eba      	subs	r2, r7, #2
 80081ca:	1ca8      	adds	r0, r5, #2
 80081cc:	0001      	movs	r1, r0
 80081ce:	0013      	movs	r3, r2
 80081d0:	3430      	adds	r4, #48	@ 0x30
 80081d2:	7014      	strb	r4, [r2, #0]
 80081d4:	ac02      	add	r4, sp, #8
 80081d6:	3407      	adds	r4, #7
 80081d8:	429c      	cmp	r4, r3
 80081da:	d80a      	bhi.n	80081f2 <__exponent+0x6a>
 80081dc:	2300      	movs	r3, #0
 80081de:	42a2      	cmp	r2, r4
 80081e0:	d803      	bhi.n	80081ea <__exponent+0x62>
 80081e2:	3309      	adds	r3, #9
 80081e4:	aa02      	add	r2, sp, #8
 80081e6:	189b      	adds	r3, r3, r2
 80081e8:	1bdb      	subs	r3, r3, r7
 80081ea:	18c0      	adds	r0, r0, r3
 80081ec:	1b40      	subs	r0, r0, r5
 80081ee:	b005      	add	sp, #20
 80081f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081f2:	781c      	ldrb	r4, [r3, #0]
 80081f4:	3301      	adds	r3, #1
 80081f6:	700c      	strb	r4, [r1, #0]
 80081f8:	3101      	adds	r1, #1
 80081fa:	e7eb      	b.n	80081d4 <__exponent+0x4c>
 80081fc:	2330      	movs	r3, #48	@ 0x30
 80081fe:	18e4      	adds	r4, r4, r3
 8008200:	70ab      	strb	r3, [r5, #2]
 8008202:	1d28      	adds	r0, r5, #4
 8008204:	70ec      	strb	r4, [r5, #3]
 8008206:	e7f1      	b.n	80081ec <__exponent+0x64>

08008208 <_printf_float>:
 8008208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800820a:	b097      	sub	sp, #92	@ 0x5c
 800820c:	000d      	movs	r5, r1
 800820e:	920a      	str	r2, [sp, #40]	@ 0x28
 8008210:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8008212:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008214:	9009      	str	r0, [sp, #36]	@ 0x24
 8008216:	f000 fd33 	bl	8008c80 <_localeconv_r>
 800821a:	6803      	ldr	r3, [r0, #0]
 800821c:	0018      	movs	r0, r3
 800821e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008220:	f7f7 ff72 	bl	8000108 <strlen>
 8008224:	2300      	movs	r3, #0
 8008226:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008228:	9314      	str	r3, [sp, #80]	@ 0x50
 800822a:	7e2b      	ldrb	r3, [r5, #24]
 800822c:	2207      	movs	r2, #7
 800822e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008230:	682b      	ldr	r3, [r5, #0]
 8008232:	930e      	str	r3, [sp, #56]	@ 0x38
 8008234:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008236:	6823      	ldr	r3, [r4, #0]
 8008238:	05c9      	lsls	r1, r1, #23
 800823a:	d545      	bpl.n	80082c8 <_printf_float+0xc0>
 800823c:	189b      	adds	r3, r3, r2
 800823e:	4393      	bics	r3, r2
 8008240:	001a      	movs	r2, r3
 8008242:	3208      	adds	r2, #8
 8008244:	6022      	str	r2, [r4, #0]
 8008246:	2201      	movs	r2, #1
 8008248:	681e      	ldr	r6, [r3, #0]
 800824a:	685f      	ldr	r7, [r3, #4]
 800824c:	007b      	lsls	r3, r7, #1
 800824e:	085b      	lsrs	r3, r3, #1
 8008250:	9311      	str	r3, [sp, #68]	@ 0x44
 8008252:	9610      	str	r6, [sp, #64]	@ 0x40
 8008254:	64ae      	str	r6, [r5, #72]	@ 0x48
 8008256:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8008258:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800825a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800825c:	4ba7      	ldr	r3, [pc, #668]	@ (80084fc <_printf_float+0x2f4>)
 800825e:	4252      	negs	r2, r2
 8008260:	f7fa f848 	bl	80022f4 <__aeabi_dcmpun>
 8008264:	2800      	cmp	r0, #0
 8008266:	d131      	bne.n	80082cc <_printf_float+0xc4>
 8008268:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800826a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800826c:	2201      	movs	r2, #1
 800826e:	4ba3      	ldr	r3, [pc, #652]	@ (80084fc <_printf_float+0x2f4>)
 8008270:	4252      	negs	r2, r2
 8008272:	f7f8 f8fb 	bl	800046c <__aeabi_dcmple>
 8008276:	2800      	cmp	r0, #0
 8008278:	d128      	bne.n	80082cc <_printf_float+0xc4>
 800827a:	2200      	movs	r2, #0
 800827c:	2300      	movs	r3, #0
 800827e:	0030      	movs	r0, r6
 8008280:	0039      	movs	r1, r7
 8008282:	f7f8 f8e9 	bl	8000458 <__aeabi_dcmplt>
 8008286:	2800      	cmp	r0, #0
 8008288:	d003      	beq.n	8008292 <_printf_float+0x8a>
 800828a:	002b      	movs	r3, r5
 800828c:	222d      	movs	r2, #45	@ 0x2d
 800828e:	3343      	adds	r3, #67	@ 0x43
 8008290:	701a      	strb	r2, [r3, #0]
 8008292:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008294:	4f9a      	ldr	r7, [pc, #616]	@ (8008500 <_printf_float+0x2f8>)
 8008296:	2b47      	cmp	r3, #71	@ 0x47
 8008298:	d900      	bls.n	800829c <_printf_float+0x94>
 800829a:	4f9a      	ldr	r7, [pc, #616]	@ (8008504 <_printf_float+0x2fc>)
 800829c:	2303      	movs	r3, #3
 800829e:	2400      	movs	r4, #0
 80082a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082a2:	612b      	str	r3, [r5, #16]
 80082a4:	3301      	adds	r3, #1
 80082a6:	439a      	bics	r2, r3
 80082a8:	602a      	str	r2, [r5, #0]
 80082aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082ac:	0029      	movs	r1, r5
 80082ae:	9300      	str	r3, [sp, #0]
 80082b0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082b4:	aa15      	add	r2, sp, #84	@ 0x54
 80082b6:	f000 f9e5 	bl	8008684 <_printf_common>
 80082ba:	3001      	adds	r0, #1
 80082bc:	d000      	beq.n	80082c0 <_printf_float+0xb8>
 80082be:	e09f      	b.n	8008400 <_printf_float+0x1f8>
 80082c0:	2001      	movs	r0, #1
 80082c2:	4240      	negs	r0, r0
 80082c4:	b017      	add	sp, #92	@ 0x5c
 80082c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082c8:	3307      	adds	r3, #7
 80082ca:	e7b8      	b.n	800823e <_printf_float+0x36>
 80082cc:	0032      	movs	r2, r6
 80082ce:	003b      	movs	r3, r7
 80082d0:	0030      	movs	r0, r6
 80082d2:	0039      	movs	r1, r7
 80082d4:	f7fa f80e 	bl	80022f4 <__aeabi_dcmpun>
 80082d8:	2800      	cmp	r0, #0
 80082da:	d00b      	beq.n	80082f4 <_printf_float+0xec>
 80082dc:	2f00      	cmp	r7, #0
 80082de:	da03      	bge.n	80082e8 <_printf_float+0xe0>
 80082e0:	002b      	movs	r3, r5
 80082e2:	222d      	movs	r2, #45	@ 0x2d
 80082e4:	3343      	adds	r3, #67	@ 0x43
 80082e6:	701a      	strb	r2, [r3, #0]
 80082e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082ea:	4f87      	ldr	r7, [pc, #540]	@ (8008508 <_printf_float+0x300>)
 80082ec:	2b47      	cmp	r3, #71	@ 0x47
 80082ee:	d9d5      	bls.n	800829c <_printf_float+0x94>
 80082f0:	4f86      	ldr	r7, [pc, #536]	@ (800850c <_printf_float+0x304>)
 80082f2:	e7d3      	b.n	800829c <_printf_float+0x94>
 80082f4:	2220      	movs	r2, #32
 80082f6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80082f8:	686b      	ldr	r3, [r5, #4]
 80082fa:	4394      	bics	r4, r2
 80082fc:	1c5a      	adds	r2, r3, #1
 80082fe:	d146      	bne.n	800838e <_printf_float+0x186>
 8008300:	3307      	adds	r3, #7
 8008302:	606b      	str	r3, [r5, #4]
 8008304:	2380      	movs	r3, #128	@ 0x80
 8008306:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008308:	00db      	lsls	r3, r3, #3
 800830a:	4313      	orrs	r3, r2
 800830c:	2200      	movs	r2, #0
 800830e:	602b      	str	r3, [r5, #0]
 8008310:	9206      	str	r2, [sp, #24]
 8008312:	aa14      	add	r2, sp, #80	@ 0x50
 8008314:	9205      	str	r2, [sp, #20]
 8008316:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008318:	a90a      	add	r1, sp, #40	@ 0x28
 800831a:	9204      	str	r2, [sp, #16]
 800831c:	aa13      	add	r2, sp, #76	@ 0x4c
 800831e:	9203      	str	r2, [sp, #12]
 8008320:	2223      	movs	r2, #35	@ 0x23
 8008322:	1852      	adds	r2, r2, r1
 8008324:	9202      	str	r2, [sp, #8]
 8008326:	9301      	str	r3, [sp, #4]
 8008328:	686b      	ldr	r3, [r5, #4]
 800832a:	0032      	movs	r2, r6
 800832c:	9300      	str	r3, [sp, #0]
 800832e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008330:	003b      	movs	r3, r7
 8008332:	f7ff fec3 	bl	80080bc <__cvt>
 8008336:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008338:	0007      	movs	r7, r0
 800833a:	2c47      	cmp	r4, #71	@ 0x47
 800833c:	d12d      	bne.n	800839a <_printf_float+0x192>
 800833e:	1cd3      	adds	r3, r2, #3
 8008340:	db02      	blt.n	8008348 <_printf_float+0x140>
 8008342:	686b      	ldr	r3, [r5, #4]
 8008344:	429a      	cmp	r2, r3
 8008346:	dd48      	ble.n	80083da <_printf_float+0x1d2>
 8008348:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800834a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800834c:	3b02      	subs	r3, #2
 800834e:	b2db      	uxtb	r3, r3
 8008350:	930c      	str	r3, [sp, #48]	@ 0x30
 8008352:	0028      	movs	r0, r5
 8008354:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008356:	3901      	subs	r1, #1
 8008358:	3050      	adds	r0, #80	@ 0x50
 800835a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800835c:	f7ff ff14 	bl	8008188 <__exponent>
 8008360:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008362:	0004      	movs	r4, r0
 8008364:	1813      	adds	r3, r2, r0
 8008366:	612b      	str	r3, [r5, #16]
 8008368:	2a01      	cmp	r2, #1
 800836a:	dc02      	bgt.n	8008372 <_printf_float+0x16a>
 800836c:	682a      	ldr	r2, [r5, #0]
 800836e:	07d2      	lsls	r2, r2, #31
 8008370:	d501      	bpl.n	8008376 <_printf_float+0x16e>
 8008372:	3301      	adds	r3, #1
 8008374:	612b      	str	r3, [r5, #16]
 8008376:	2323      	movs	r3, #35	@ 0x23
 8008378:	aa0a      	add	r2, sp, #40	@ 0x28
 800837a:	189b      	adds	r3, r3, r2
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d100      	bne.n	8008384 <_printf_float+0x17c>
 8008382:	e792      	b.n	80082aa <_printf_float+0xa2>
 8008384:	002b      	movs	r3, r5
 8008386:	222d      	movs	r2, #45	@ 0x2d
 8008388:	3343      	adds	r3, #67	@ 0x43
 800838a:	701a      	strb	r2, [r3, #0]
 800838c:	e78d      	b.n	80082aa <_printf_float+0xa2>
 800838e:	2c47      	cmp	r4, #71	@ 0x47
 8008390:	d1b8      	bne.n	8008304 <_printf_float+0xfc>
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1b6      	bne.n	8008304 <_printf_float+0xfc>
 8008396:	3301      	adds	r3, #1
 8008398:	e7b3      	b.n	8008302 <_printf_float+0xfa>
 800839a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800839c:	0011      	movs	r1, r2
 800839e:	2b65      	cmp	r3, #101	@ 0x65
 80083a0:	d9d7      	bls.n	8008352 <_printf_float+0x14a>
 80083a2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083a4:	2b66      	cmp	r3, #102	@ 0x66
 80083a6:	d11a      	bne.n	80083de <_printf_float+0x1d6>
 80083a8:	686b      	ldr	r3, [r5, #4]
 80083aa:	2a00      	cmp	r2, #0
 80083ac:	dd09      	ble.n	80083c2 <_printf_float+0x1ba>
 80083ae:	612a      	str	r2, [r5, #16]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d102      	bne.n	80083ba <_printf_float+0x1b2>
 80083b4:	6829      	ldr	r1, [r5, #0]
 80083b6:	07c9      	lsls	r1, r1, #31
 80083b8:	d50b      	bpl.n	80083d2 <_printf_float+0x1ca>
 80083ba:	3301      	adds	r3, #1
 80083bc:	189b      	adds	r3, r3, r2
 80083be:	612b      	str	r3, [r5, #16]
 80083c0:	e007      	b.n	80083d2 <_printf_float+0x1ca>
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d103      	bne.n	80083ce <_printf_float+0x1c6>
 80083c6:	2201      	movs	r2, #1
 80083c8:	6829      	ldr	r1, [r5, #0]
 80083ca:	4211      	tst	r1, r2
 80083cc:	d000      	beq.n	80083d0 <_printf_float+0x1c8>
 80083ce:	1c9a      	adds	r2, r3, #2
 80083d0:	612a      	str	r2, [r5, #16]
 80083d2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80083d4:	2400      	movs	r4, #0
 80083d6:	65ab      	str	r3, [r5, #88]	@ 0x58
 80083d8:	e7cd      	b.n	8008376 <_printf_float+0x16e>
 80083da:	2367      	movs	r3, #103	@ 0x67
 80083dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80083de:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80083e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80083e2:	4299      	cmp	r1, r3
 80083e4:	db06      	blt.n	80083f4 <_printf_float+0x1ec>
 80083e6:	682b      	ldr	r3, [r5, #0]
 80083e8:	6129      	str	r1, [r5, #16]
 80083ea:	07db      	lsls	r3, r3, #31
 80083ec:	d5f1      	bpl.n	80083d2 <_printf_float+0x1ca>
 80083ee:	3101      	adds	r1, #1
 80083f0:	6129      	str	r1, [r5, #16]
 80083f2:	e7ee      	b.n	80083d2 <_printf_float+0x1ca>
 80083f4:	2201      	movs	r2, #1
 80083f6:	2900      	cmp	r1, #0
 80083f8:	dce0      	bgt.n	80083bc <_printf_float+0x1b4>
 80083fa:	1892      	adds	r2, r2, r2
 80083fc:	1a52      	subs	r2, r2, r1
 80083fe:	e7dd      	b.n	80083bc <_printf_float+0x1b4>
 8008400:	682a      	ldr	r2, [r5, #0]
 8008402:	0553      	lsls	r3, r2, #21
 8008404:	d408      	bmi.n	8008418 <_printf_float+0x210>
 8008406:	692b      	ldr	r3, [r5, #16]
 8008408:	003a      	movs	r2, r7
 800840a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800840c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800840e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008410:	47a0      	blx	r4
 8008412:	3001      	adds	r0, #1
 8008414:	d129      	bne.n	800846a <_printf_float+0x262>
 8008416:	e753      	b.n	80082c0 <_printf_float+0xb8>
 8008418:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800841a:	2b65      	cmp	r3, #101	@ 0x65
 800841c:	d800      	bhi.n	8008420 <_printf_float+0x218>
 800841e:	e0da      	b.n	80085d6 <_printf_float+0x3ce>
 8008420:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8008422:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8008424:	2200      	movs	r2, #0
 8008426:	2300      	movs	r3, #0
 8008428:	f7f8 f810 	bl	800044c <__aeabi_dcmpeq>
 800842c:	2800      	cmp	r0, #0
 800842e:	d033      	beq.n	8008498 <_printf_float+0x290>
 8008430:	2301      	movs	r3, #1
 8008432:	4a37      	ldr	r2, [pc, #220]	@ (8008510 <_printf_float+0x308>)
 8008434:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008436:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008438:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800843a:	47a0      	blx	r4
 800843c:	3001      	adds	r0, #1
 800843e:	d100      	bne.n	8008442 <_printf_float+0x23a>
 8008440:	e73e      	b.n	80082c0 <_printf_float+0xb8>
 8008442:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008444:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008446:	42b3      	cmp	r3, r6
 8008448:	db02      	blt.n	8008450 <_printf_float+0x248>
 800844a:	682b      	ldr	r3, [r5, #0]
 800844c:	07db      	lsls	r3, r3, #31
 800844e:	d50c      	bpl.n	800846a <_printf_float+0x262>
 8008450:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008452:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008454:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008456:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008458:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800845a:	47a0      	blx	r4
 800845c:	2400      	movs	r4, #0
 800845e:	3001      	adds	r0, #1
 8008460:	d100      	bne.n	8008464 <_printf_float+0x25c>
 8008462:	e72d      	b.n	80082c0 <_printf_float+0xb8>
 8008464:	1e73      	subs	r3, r6, #1
 8008466:	42a3      	cmp	r3, r4
 8008468:	dc0a      	bgt.n	8008480 <_printf_float+0x278>
 800846a:	682b      	ldr	r3, [r5, #0]
 800846c:	079b      	lsls	r3, r3, #30
 800846e:	d500      	bpl.n	8008472 <_printf_float+0x26a>
 8008470:	e105      	b.n	800867e <_printf_float+0x476>
 8008472:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008474:	68e8      	ldr	r0, [r5, #12]
 8008476:	4298      	cmp	r0, r3
 8008478:	db00      	blt.n	800847c <_printf_float+0x274>
 800847a:	e723      	b.n	80082c4 <_printf_float+0xbc>
 800847c:	0018      	movs	r0, r3
 800847e:	e721      	b.n	80082c4 <_printf_float+0xbc>
 8008480:	002a      	movs	r2, r5
 8008482:	2301      	movs	r3, #1
 8008484:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008486:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008488:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800848a:	321a      	adds	r2, #26
 800848c:	47b8      	blx	r7
 800848e:	3001      	adds	r0, #1
 8008490:	d100      	bne.n	8008494 <_printf_float+0x28c>
 8008492:	e715      	b.n	80082c0 <_printf_float+0xb8>
 8008494:	3401      	adds	r4, #1
 8008496:	e7e5      	b.n	8008464 <_printf_float+0x25c>
 8008498:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800849a:	2b00      	cmp	r3, #0
 800849c:	dc3a      	bgt.n	8008514 <_printf_float+0x30c>
 800849e:	2301      	movs	r3, #1
 80084a0:	4a1b      	ldr	r2, [pc, #108]	@ (8008510 <_printf_float+0x308>)
 80084a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80084a4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084a6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80084a8:	47a0      	blx	r4
 80084aa:	3001      	adds	r0, #1
 80084ac:	d100      	bne.n	80084b0 <_printf_float+0x2a8>
 80084ae:	e707      	b.n	80082c0 <_printf_float+0xb8>
 80084b0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80084b2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80084b4:	4333      	orrs	r3, r6
 80084b6:	d102      	bne.n	80084be <_printf_float+0x2b6>
 80084b8:	682b      	ldr	r3, [r5, #0]
 80084ba:	07db      	lsls	r3, r3, #31
 80084bc:	d5d5      	bpl.n	800846a <_printf_float+0x262>
 80084be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80084c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80084c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084c6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80084c8:	47a0      	blx	r4
 80084ca:	2300      	movs	r3, #0
 80084cc:	3001      	adds	r0, #1
 80084ce:	d100      	bne.n	80084d2 <_printf_float+0x2ca>
 80084d0:	e6f6      	b.n	80082c0 <_printf_float+0xb8>
 80084d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80084d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80084d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80084d8:	425b      	negs	r3, r3
 80084da:	4293      	cmp	r3, r2
 80084dc:	dc01      	bgt.n	80084e2 <_printf_float+0x2da>
 80084de:	0033      	movs	r3, r6
 80084e0:	e792      	b.n	8008408 <_printf_float+0x200>
 80084e2:	002a      	movs	r2, r5
 80084e4:	2301      	movs	r3, #1
 80084e6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80084e8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084ea:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80084ec:	321a      	adds	r2, #26
 80084ee:	47a0      	blx	r4
 80084f0:	3001      	adds	r0, #1
 80084f2:	d100      	bne.n	80084f6 <_printf_float+0x2ee>
 80084f4:	e6e4      	b.n	80082c0 <_printf_float+0xb8>
 80084f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80084f8:	3301      	adds	r3, #1
 80084fa:	e7ea      	b.n	80084d2 <_printf_float+0x2ca>
 80084fc:	7fefffff 	.word	0x7fefffff
 8008500:	0800b174 	.word	0x0800b174
 8008504:	0800b178 	.word	0x0800b178
 8008508:	0800b17c 	.word	0x0800b17c
 800850c:	0800b180 	.word	0x0800b180
 8008510:	0800b184 	.word	0x0800b184
 8008514:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008516:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8008518:	930c      	str	r3, [sp, #48]	@ 0x30
 800851a:	429e      	cmp	r6, r3
 800851c:	dd00      	ble.n	8008520 <_printf_float+0x318>
 800851e:	001e      	movs	r6, r3
 8008520:	2e00      	cmp	r6, #0
 8008522:	dc31      	bgt.n	8008588 <_printf_float+0x380>
 8008524:	43f3      	mvns	r3, r6
 8008526:	2400      	movs	r4, #0
 8008528:	17db      	asrs	r3, r3, #31
 800852a:	4033      	ands	r3, r6
 800852c:	930e      	str	r3, [sp, #56]	@ 0x38
 800852e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8008530:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008532:	1af3      	subs	r3, r6, r3
 8008534:	42a3      	cmp	r3, r4
 8008536:	dc30      	bgt.n	800859a <_printf_float+0x392>
 8008538:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800853a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800853c:	429a      	cmp	r2, r3
 800853e:	dc38      	bgt.n	80085b2 <_printf_float+0x3aa>
 8008540:	682b      	ldr	r3, [r5, #0]
 8008542:	07db      	lsls	r3, r3, #31
 8008544:	d435      	bmi.n	80085b2 <_printf_float+0x3aa>
 8008546:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008548:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800854a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800854c:	1b9b      	subs	r3, r3, r6
 800854e:	1b14      	subs	r4, r2, r4
 8008550:	429c      	cmp	r4, r3
 8008552:	dd00      	ble.n	8008556 <_printf_float+0x34e>
 8008554:	001c      	movs	r4, r3
 8008556:	2c00      	cmp	r4, #0
 8008558:	dc34      	bgt.n	80085c4 <_printf_float+0x3bc>
 800855a:	43e3      	mvns	r3, r4
 800855c:	2600      	movs	r6, #0
 800855e:	17db      	asrs	r3, r3, #31
 8008560:	401c      	ands	r4, r3
 8008562:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008564:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	1b1b      	subs	r3, r3, r4
 800856a:	42b3      	cmp	r3, r6
 800856c:	dc00      	bgt.n	8008570 <_printf_float+0x368>
 800856e:	e77c      	b.n	800846a <_printf_float+0x262>
 8008570:	002a      	movs	r2, r5
 8008572:	2301      	movs	r3, #1
 8008574:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008578:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800857a:	321a      	adds	r2, #26
 800857c:	47b8      	blx	r7
 800857e:	3001      	adds	r0, #1
 8008580:	d100      	bne.n	8008584 <_printf_float+0x37c>
 8008582:	e69d      	b.n	80082c0 <_printf_float+0xb8>
 8008584:	3601      	adds	r6, #1
 8008586:	e7ec      	b.n	8008562 <_printf_float+0x35a>
 8008588:	0033      	movs	r3, r6
 800858a:	003a      	movs	r2, r7
 800858c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800858e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008590:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008592:	47a0      	blx	r4
 8008594:	3001      	adds	r0, #1
 8008596:	d1c5      	bne.n	8008524 <_printf_float+0x31c>
 8008598:	e692      	b.n	80082c0 <_printf_float+0xb8>
 800859a:	002a      	movs	r2, r5
 800859c:	2301      	movs	r3, #1
 800859e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085a0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085a2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80085a4:	321a      	adds	r2, #26
 80085a6:	47b0      	blx	r6
 80085a8:	3001      	adds	r0, #1
 80085aa:	d100      	bne.n	80085ae <_printf_float+0x3a6>
 80085ac:	e688      	b.n	80082c0 <_printf_float+0xb8>
 80085ae:	3401      	adds	r4, #1
 80085b0:	e7bd      	b.n	800852e <_printf_float+0x326>
 80085b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80085b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085b8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085ba:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80085bc:	47a0      	blx	r4
 80085be:	3001      	adds	r0, #1
 80085c0:	d1c1      	bne.n	8008546 <_printf_float+0x33e>
 80085c2:	e67d      	b.n	80082c0 <_printf_float+0xb8>
 80085c4:	19ba      	adds	r2, r7, r6
 80085c6:	0023      	movs	r3, r4
 80085c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80085ce:	47b0      	blx	r6
 80085d0:	3001      	adds	r0, #1
 80085d2:	d1c2      	bne.n	800855a <_printf_float+0x352>
 80085d4:	e674      	b.n	80082c0 <_printf_float+0xb8>
 80085d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80085d8:	930c      	str	r3, [sp, #48]	@ 0x30
 80085da:	2b01      	cmp	r3, #1
 80085dc:	dc02      	bgt.n	80085e4 <_printf_float+0x3dc>
 80085de:	2301      	movs	r3, #1
 80085e0:	421a      	tst	r2, r3
 80085e2:	d039      	beq.n	8008658 <_printf_float+0x450>
 80085e4:	2301      	movs	r3, #1
 80085e6:	003a      	movs	r2, r7
 80085e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085ec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80085ee:	47b0      	blx	r6
 80085f0:	3001      	adds	r0, #1
 80085f2:	d100      	bne.n	80085f6 <_printf_float+0x3ee>
 80085f4:	e664      	b.n	80082c0 <_printf_float+0xb8>
 80085f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80085fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085fc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085fe:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008600:	47b0      	blx	r6
 8008602:	3001      	adds	r0, #1
 8008604:	d100      	bne.n	8008608 <_printf_float+0x400>
 8008606:	e65b      	b.n	80082c0 <_printf_float+0xb8>
 8008608:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800860a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800860c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800860e:	2200      	movs	r2, #0
 8008610:	3b01      	subs	r3, #1
 8008612:	930c      	str	r3, [sp, #48]	@ 0x30
 8008614:	2300      	movs	r3, #0
 8008616:	f7f7 ff19 	bl	800044c <__aeabi_dcmpeq>
 800861a:	2800      	cmp	r0, #0
 800861c:	d11a      	bne.n	8008654 <_printf_float+0x44c>
 800861e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008620:	1c7a      	adds	r2, r7, #1
 8008622:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008624:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008626:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008628:	47b0      	blx	r6
 800862a:	3001      	adds	r0, #1
 800862c:	d10e      	bne.n	800864c <_printf_float+0x444>
 800862e:	e647      	b.n	80082c0 <_printf_float+0xb8>
 8008630:	002a      	movs	r2, r5
 8008632:	2301      	movs	r3, #1
 8008634:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008636:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008638:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800863a:	321a      	adds	r2, #26
 800863c:	47b8      	blx	r7
 800863e:	3001      	adds	r0, #1
 8008640:	d100      	bne.n	8008644 <_printf_float+0x43c>
 8008642:	e63d      	b.n	80082c0 <_printf_float+0xb8>
 8008644:	3601      	adds	r6, #1
 8008646:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008648:	429e      	cmp	r6, r3
 800864a:	dbf1      	blt.n	8008630 <_printf_float+0x428>
 800864c:	002a      	movs	r2, r5
 800864e:	0023      	movs	r3, r4
 8008650:	3250      	adds	r2, #80	@ 0x50
 8008652:	e6da      	b.n	800840a <_printf_float+0x202>
 8008654:	2600      	movs	r6, #0
 8008656:	e7f6      	b.n	8008646 <_printf_float+0x43e>
 8008658:	003a      	movs	r2, r7
 800865a:	e7e2      	b.n	8008622 <_printf_float+0x41a>
 800865c:	002a      	movs	r2, r5
 800865e:	2301      	movs	r3, #1
 8008660:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008664:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008666:	3219      	adds	r2, #25
 8008668:	47b0      	blx	r6
 800866a:	3001      	adds	r0, #1
 800866c:	d100      	bne.n	8008670 <_printf_float+0x468>
 800866e:	e627      	b.n	80082c0 <_printf_float+0xb8>
 8008670:	3401      	adds	r4, #1
 8008672:	68eb      	ldr	r3, [r5, #12]
 8008674:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008676:	1a9b      	subs	r3, r3, r2
 8008678:	42a3      	cmp	r3, r4
 800867a:	dcef      	bgt.n	800865c <_printf_float+0x454>
 800867c:	e6f9      	b.n	8008472 <_printf_float+0x26a>
 800867e:	2400      	movs	r4, #0
 8008680:	e7f7      	b.n	8008672 <_printf_float+0x46a>
 8008682:	46c0      	nop			@ (mov r8, r8)

08008684 <_printf_common>:
 8008684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008686:	0016      	movs	r6, r2
 8008688:	9301      	str	r3, [sp, #4]
 800868a:	688a      	ldr	r2, [r1, #8]
 800868c:	690b      	ldr	r3, [r1, #16]
 800868e:	000c      	movs	r4, r1
 8008690:	9000      	str	r0, [sp, #0]
 8008692:	4293      	cmp	r3, r2
 8008694:	da00      	bge.n	8008698 <_printf_common+0x14>
 8008696:	0013      	movs	r3, r2
 8008698:	0022      	movs	r2, r4
 800869a:	6033      	str	r3, [r6, #0]
 800869c:	3243      	adds	r2, #67	@ 0x43
 800869e:	7812      	ldrb	r2, [r2, #0]
 80086a0:	2a00      	cmp	r2, #0
 80086a2:	d001      	beq.n	80086a8 <_printf_common+0x24>
 80086a4:	3301      	adds	r3, #1
 80086a6:	6033      	str	r3, [r6, #0]
 80086a8:	6823      	ldr	r3, [r4, #0]
 80086aa:	069b      	lsls	r3, r3, #26
 80086ac:	d502      	bpl.n	80086b4 <_printf_common+0x30>
 80086ae:	6833      	ldr	r3, [r6, #0]
 80086b0:	3302      	adds	r3, #2
 80086b2:	6033      	str	r3, [r6, #0]
 80086b4:	6822      	ldr	r2, [r4, #0]
 80086b6:	2306      	movs	r3, #6
 80086b8:	0015      	movs	r5, r2
 80086ba:	401d      	ands	r5, r3
 80086bc:	421a      	tst	r2, r3
 80086be:	d027      	beq.n	8008710 <_printf_common+0x8c>
 80086c0:	0023      	movs	r3, r4
 80086c2:	3343      	adds	r3, #67	@ 0x43
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	1e5a      	subs	r2, r3, #1
 80086c8:	4193      	sbcs	r3, r2
 80086ca:	6822      	ldr	r2, [r4, #0]
 80086cc:	0692      	lsls	r2, r2, #26
 80086ce:	d430      	bmi.n	8008732 <_printf_common+0xae>
 80086d0:	0022      	movs	r2, r4
 80086d2:	9901      	ldr	r1, [sp, #4]
 80086d4:	9800      	ldr	r0, [sp, #0]
 80086d6:	9d08      	ldr	r5, [sp, #32]
 80086d8:	3243      	adds	r2, #67	@ 0x43
 80086da:	47a8      	blx	r5
 80086dc:	3001      	adds	r0, #1
 80086de:	d025      	beq.n	800872c <_printf_common+0xa8>
 80086e0:	2206      	movs	r2, #6
 80086e2:	6823      	ldr	r3, [r4, #0]
 80086e4:	2500      	movs	r5, #0
 80086e6:	4013      	ands	r3, r2
 80086e8:	2b04      	cmp	r3, #4
 80086ea:	d105      	bne.n	80086f8 <_printf_common+0x74>
 80086ec:	6833      	ldr	r3, [r6, #0]
 80086ee:	68e5      	ldr	r5, [r4, #12]
 80086f0:	1aed      	subs	r5, r5, r3
 80086f2:	43eb      	mvns	r3, r5
 80086f4:	17db      	asrs	r3, r3, #31
 80086f6:	401d      	ands	r5, r3
 80086f8:	68a3      	ldr	r3, [r4, #8]
 80086fa:	6922      	ldr	r2, [r4, #16]
 80086fc:	4293      	cmp	r3, r2
 80086fe:	dd01      	ble.n	8008704 <_printf_common+0x80>
 8008700:	1a9b      	subs	r3, r3, r2
 8008702:	18ed      	adds	r5, r5, r3
 8008704:	2600      	movs	r6, #0
 8008706:	42b5      	cmp	r5, r6
 8008708:	d120      	bne.n	800874c <_printf_common+0xc8>
 800870a:	2000      	movs	r0, #0
 800870c:	e010      	b.n	8008730 <_printf_common+0xac>
 800870e:	3501      	adds	r5, #1
 8008710:	68e3      	ldr	r3, [r4, #12]
 8008712:	6832      	ldr	r2, [r6, #0]
 8008714:	1a9b      	subs	r3, r3, r2
 8008716:	42ab      	cmp	r3, r5
 8008718:	ddd2      	ble.n	80086c0 <_printf_common+0x3c>
 800871a:	0022      	movs	r2, r4
 800871c:	2301      	movs	r3, #1
 800871e:	9901      	ldr	r1, [sp, #4]
 8008720:	9800      	ldr	r0, [sp, #0]
 8008722:	9f08      	ldr	r7, [sp, #32]
 8008724:	3219      	adds	r2, #25
 8008726:	47b8      	blx	r7
 8008728:	3001      	adds	r0, #1
 800872a:	d1f0      	bne.n	800870e <_printf_common+0x8a>
 800872c:	2001      	movs	r0, #1
 800872e:	4240      	negs	r0, r0
 8008730:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008732:	2030      	movs	r0, #48	@ 0x30
 8008734:	18e1      	adds	r1, r4, r3
 8008736:	3143      	adds	r1, #67	@ 0x43
 8008738:	7008      	strb	r0, [r1, #0]
 800873a:	0021      	movs	r1, r4
 800873c:	1c5a      	adds	r2, r3, #1
 800873e:	3145      	adds	r1, #69	@ 0x45
 8008740:	7809      	ldrb	r1, [r1, #0]
 8008742:	18a2      	adds	r2, r4, r2
 8008744:	3243      	adds	r2, #67	@ 0x43
 8008746:	3302      	adds	r3, #2
 8008748:	7011      	strb	r1, [r2, #0]
 800874a:	e7c1      	b.n	80086d0 <_printf_common+0x4c>
 800874c:	0022      	movs	r2, r4
 800874e:	2301      	movs	r3, #1
 8008750:	9901      	ldr	r1, [sp, #4]
 8008752:	9800      	ldr	r0, [sp, #0]
 8008754:	9f08      	ldr	r7, [sp, #32]
 8008756:	321a      	adds	r2, #26
 8008758:	47b8      	blx	r7
 800875a:	3001      	adds	r0, #1
 800875c:	d0e6      	beq.n	800872c <_printf_common+0xa8>
 800875e:	3601      	adds	r6, #1
 8008760:	e7d1      	b.n	8008706 <_printf_common+0x82>
	...

08008764 <_printf_i>:
 8008764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008766:	b08b      	sub	sp, #44	@ 0x2c
 8008768:	9206      	str	r2, [sp, #24]
 800876a:	000a      	movs	r2, r1
 800876c:	3243      	adds	r2, #67	@ 0x43
 800876e:	9307      	str	r3, [sp, #28]
 8008770:	9005      	str	r0, [sp, #20]
 8008772:	9203      	str	r2, [sp, #12]
 8008774:	7e0a      	ldrb	r2, [r1, #24]
 8008776:	000c      	movs	r4, r1
 8008778:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800877a:	2a78      	cmp	r2, #120	@ 0x78
 800877c:	d809      	bhi.n	8008792 <_printf_i+0x2e>
 800877e:	2a62      	cmp	r2, #98	@ 0x62
 8008780:	d80b      	bhi.n	800879a <_printf_i+0x36>
 8008782:	2a00      	cmp	r2, #0
 8008784:	d100      	bne.n	8008788 <_printf_i+0x24>
 8008786:	e0bc      	b.n	8008902 <_printf_i+0x19e>
 8008788:	497b      	ldr	r1, [pc, #492]	@ (8008978 <_printf_i+0x214>)
 800878a:	9104      	str	r1, [sp, #16]
 800878c:	2a58      	cmp	r2, #88	@ 0x58
 800878e:	d100      	bne.n	8008792 <_printf_i+0x2e>
 8008790:	e090      	b.n	80088b4 <_printf_i+0x150>
 8008792:	0025      	movs	r5, r4
 8008794:	3542      	adds	r5, #66	@ 0x42
 8008796:	702a      	strb	r2, [r5, #0]
 8008798:	e022      	b.n	80087e0 <_printf_i+0x7c>
 800879a:	0010      	movs	r0, r2
 800879c:	3863      	subs	r0, #99	@ 0x63
 800879e:	2815      	cmp	r0, #21
 80087a0:	d8f7      	bhi.n	8008792 <_printf_i+0x2e>
 80087a2:	f7f7 fcc3 	bl	800012c <__gnu_thumb1_case_shi>
 80087a6:	0016      	.short	0x0016
 80087a8:	fff6001f 	.word	0xfff6001f
 80087ac:	fff6fff6 	.word	0xfff6fff6
 80087b0:	001ffff6 	.word	0x001ffff6
 80087b4:	fff6fff6 	.word	0xfff6fff6
 80087b8:	fff6fff6 	.word	0xfff6fff6
 80087bc:	003600a1 	.word	0x003600a1
 80087c0:	fff60080 	.word	0xfff60080
 80087c4:	00b2fff6 	.word	0x00b2fff6
 80087c8:	0036fff6 	.word	0x0036fff6
 80087cc:	fff6fff6 	.word	0xfff6fff6
 80087d0:	0084      	.short	0x0084
 80087d2:	0025      	movs	r5, r4
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	3542      	adds	r5, #66	@ 0x42
 80087d8:	1d11      	adds	r1, r2, #4
 80087da:	6019      	str	r1, [r3, #0]
 80087dc:	6813      	ldr	r3, [r2, #0]
 80087de:	702b      	strb	r3, [r5, #0]
 80087e0:	2301      	movs	r3, #1
 80087e2:	e0a0      	b.n	8008926 <_printf_i+0x1c2>
 80087e4:	6818      	ldr	r0, [r3, #0]
 80087e6:	6809      	ldr	r1, [r1, #0]
 80087e8:	1d02      	adds	r2, r0, #4
 80087ea:	060d      	lsls	r5, r1, #24
 80087ec:	d50b      	bpl.n	8008806 <_printf_i+0xa2>
 80087ee:	6806      	ldr	r6, [r0, #0]
 80087f0:	601a      	str	r2, [r3, #0]
 80087f2:	2e00      	cmp	r6, #0
 80087f4:	da03      	bge.n	80087fe <_printf_i+0x9a>
 80087f6:	232d      	movs	r3, #45	@ 0x2d
 80087f8:	9a03      	ldr	r2, [sp, #12]
 80087fa:	4276      	negs	r6, r6
 80087fc:	7013      	strb	r3, [r2, #0]
 80087fe:	4b5e      	ldr	r3, [pc, #376]	@ (8008978 <_printf_i+0x214>)
 8008800:	270a      	movs	r7, #10
 8008802:	9304      	str	r3, [sp, #16]
 8008804:	e018      	b.n	8008838 <_printf_i+0xd4>
 8008806:	6806      	ldr	r6, [r0, #0]
 8008808:	601a      	str	r2, [r3, #0]
 800880a:	0649      	lsls	r1, r1, #25
 800880c:	d5f1      	bpl.n	80087f2 <_printf_i+0x8e>
 800880e:	b236      	sxth	r6, r6
 8008810:	e7ef      	b.n	80087f2 <_printf_i+0x8e>
 8008812:	6808      	ldr	r0, [r1, #0]
 8008814:	6819      	ldr	r1, [r3, #0]
 8008816:	c940      	ldmia	r1!, {r6}
 8008818:	0605      	lsls	r5, r0, #24
 800881a:	d402      	bmi.n	8008822 <_printf_i+0xbe>
 800881c:	0640      	lsls	r0, r0, #25
 800881e:	d500      	bpl.n	8008822 <_printf_i+0xbe>
 8008820:	b2b6      	uxth	r6, r6
 8008822:	6019      	str	r1, [r3, #0]
 8008824:	4b54      	ldr	r3, [pc, #336]	@ (8008978 <_printf_i+0x214>)
 8008826:	270a      	movs	r7, #10
 8008828:	9304      	str	r3, [sp, #16]
 800882a:	2a6f      	cmp	r2, #111	@ 0x6f
 800882c:	d100      	bne.n	8008830 <_printf_i+0xcc>
 800882e:	3f02      	subs	r7, #2
 8008830:	0023      	movs	r3, r4
 8008832:	2200      	movs	r2, #0
 8008834:	3343      	adds	r3, #67	@ 0x43
 8008836:	701a      	strb	r2, [r3, #0]
 8008838:	6863      	ldr	r3, [r4, #4]
 800883a:	60a3      	str	r3, [r4, #8]
 800883c:	2b00      	cmp	r3, #0
 800883e:	db03      	blt.n	8008848 <_printf_i+0xe4>
 8008840:	2104      	movs	r1, #4
 8008842:	6822      	ldr	r2, [r4, #0]
 8008844:	438a      	bics	r2, r1
 8008846:	6022      	str	r2, [r4, #0]
 8008848:	2e00      	cmp	r6, #0
 800884a:	d102      	bne.n	8008852 <_printf_i+0xee>
 800884c:	9d03      	ldr	r5, [sp, #12]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00c      	beq.n	800886c <_printf_i+0x108>
 8008852:	9d03      	ldr	r5, [sp, #12]
 8008854:	0030      	movs	r0, r6
 8008856:	0039      	movs	r1, r7
 8008858:	f7f7 fcf8 	bl	800024c <__aeabi_uidivmod>
 800885c:	9b04      	ldr	r3, [sp, #16]
 800885e:	3d01      	subs	r5, #1
 8008860:	5c5b      	ldrb	r3, [r3, r1]
 8008862:	702b      	strb	r3, [r5, #0]
 8008864:	0033      	movs	r3, r6
 8008866:	0006      	movs	r6, r0
 8008868:	429f      	cmp	r7, r3
 800886a:	d9f3      	bls.n	8008854 <_printf_i+0xf0>
 800886c:	2f08      	cmp	r7, #8
 800886e:	d109      	bne.n	8008884 <_printf_i+0x120>
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	07db      	lsls	r3, r3, #31
 8008874:	d506      	bpl.n	8008884 <_printf_i+0x120>
 8008876:	6862      	ldr	r2, [r4, #4]
 8008878:	6923      	ldr	r3, [r4, #16]
 800887a:	429a      	cmp	r2, r3
 800887c:	dc02      	bgt.n	8008884 <_printf_i+0x120>
 800887e:	2330      	movs	r3, #48	@ 0x30
 8008880:	3d01      	subs	r5, #1
 8008882:	702b      	strb	r3, [r5, #0]
 8008884:	9b03      	ldr	r3, [sp, #12]
 8008886:	1b5b      	subs	r3, r3, r5
 8008888:	6123      	str	r3, [r4, #16]
 800888a:	9b07      	ldr	r3, [sp, #28]
 800888c:	0021      	movs	r1, r4
 800888e:	9300      	str	r3, [sp, #0]
 8008890:	9805      	ldr	r0, [sp, #20]
 8008892:	9b06      	ldr	r3, [sp, #24]
 8008894:	aa09      	add	r2, sp, #36	@ 0x24
 8008896:	f7ff fef5 	bl	8008684 <_printf_common>
 800889a:	3001      	adds	r0, #1
 800889c:	d148      	bne.n	8008930 <_printf_i+0x1cc>
 800889e:	2001      	movs	r0, #1
 80088a0:	4240      	negs	r0, r0
 80088a2:	b00b      	add	sp, #44	@ 0x2c
 80088a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088a6:	2220      	movs	r2, #32
 80088a8:	6809      	ldr	r1, [r1, #0]
 80088aa:	430a      	orrs	r2, r1
 80088ac:	6022      	str	r2, [r4, #0]
 80088ae:	2278      	movs	r2, #120	@ 0x78
 80088b0:	4932      	ldr	r1, [pc, #200]	@ (800897c <_printf_i+0x218>)
 80088b2:	9104      	str	r1, [sp, #16]
 80088b4:	0021      	movs	r1, r4
 80088b6:	3145      	adds	r1, #69	@ 0x45
 80088b8:	700a      	strb	r2, [r1, #0]
 80088ba:	6819      	ldr	r1, [r3, #0]
 80088bc:	6822      	ldr	r2, [r4, #0]
 80088be:	c940      	ldmia	r1!, {r6}
 80088c0:	0610      	lsls	r0, r2, #24
 80088c2:	d402      	bmi.n	80088ca <_printf_i+0x166>
 80088c4:	0650      	lsls	r0, r2, #25
 80088c6:	d500      	bpl.n	80088ca <_printf_i+0x166>
 80088c8:	b2b6      	uxth	r6, r6
 80088ca:	6019      	str	r1, [r3, #0]
 80088cc:	07d3      	lsls	r3, r2, #31
 80088ce:	d502      	bpl.n	80088d6 <_printf_i+0x172>
 80088d0:	2320      	movs	r3, #32
 80088d2:	4313      	orrs	r3, r2
 80088d4:	6023      	str	r3, [r4, #0]
 80088d6:	2e00      	cmp	r6, #0
 80088d8:	d001      	beq.n	80088de <_printf_i+0x17a>
 80088da:	2710      	movs	r7, #16
 80088dc:	e7a8      	b.n	8008830 <_printf_i+0xcc>
 80088de:	2220      	movs	r2, #32
 80088e0:	6823      	ldr	r3, [r4, #0]
 80088e2:	4393      	bics	r3, r2
 80088e4:	6023      	str	r3, [r4, #0]
 80088e6:	e7f8      	b.n	80088da <_printf_i+0x176>
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	680d      	ldr	r5, [r1, #0]
 80088ec:	1d10      	adds	r0, r2, #4
 80088ee:	6949      	ldr	r1, [r1, #20]
 80088f0:	6018      	str	r0, [r3, #0]
 80088f2:	6813      	ldr	r3, [r2, #0]
 80088f4:	062e      	lsls	r6, r5, #24
 80088f6:	d501      	bpl.n	80088fc <_printf_i+0x198>
 80088f8:	6019      	str	r1, [r3, #0]
 80088fa:	e002      	b.n	8008902 <_printf_i+0x19e>
 80088fc:	066d      	lsls	r5, r5, #25
 80088fe:	d5fb      	bpl.n	80088f8 <_printf_i+0x194>
 8008900:	8019      	strh	r1, [r3, #0]
 8008902:	2300      	movs	r3, #0
 8008904:	9d03      	ldr	r5, [sp, #12]
 8008906:	6123      	str	r3, [r4, #16]
 8008908:	e7bf      	b.n	800888a <_printf_i+0x126>
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	1d11      	adds	r1, r2, #4
 800890e:	6019      	str	r1, [r3, #0]
 8008910:	6815      	ldr	r5, [r2, #0]
 8008912:	2100      	movs	r1, #0
 8008914:	0028      	movs	r0, r5
 8008916:	6862      	ldr	r2, [r4, #4]
 8008918:	f000 fa31 	bl	8008d7e <memchr>
 800891c:	2800      	cmp	r0, #0
 800891e:	d001      	beq.n	8008924 <_printf_i+0x1c0>
 8008920:	1b40      	subs	r0, r0, r5
 8008922:	6060      	str	r0, [r4, #4]
 8008924:	6863      	ldr	r3, [r4, #4]
 8008926:	6123      	str	r3, [r4, #16]
 8008928:	2300      	movs	r3, #0
 800892a:	9a03      	ldr	r2, [sp, #12]
 800892c:	7013      	strb	r3, [r2, #0]
 800892e:	e7ac      	b.n	800888a <_printf_i+0x126>
 8008930:	002a      	movs	r2, r5
 8008932:	6923      	ldr	r3, [r4, #16]
 8008934:	9906      	ldr	r1, [sp, #24]
 8008936:	9805      	ldr	r0, [sp, #20]
 8008938:	9d07      	ldr	r5, [sp, #28]
 800893a:	47a8      	blx	r5
 800893c:	3001      	adds	r0, #1
 800893e:	d0ae      	beq.n	800889e <_printf_i+0x13a>
 8008940:	6823      	ldr	r3, [r4, #0]
 8008942:	079b      	lsls	r3, r3, #30
 8008944:	d415      	bmi.n	8008972 <_printf_i+0x20e>
 8008946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008948:	68e0      	ldr	r0, [r4, #12]
 800894a:	4298      	cmp	r0, r3
 800894c:	daa9      	bge.n	80088a2 <_printf_i+0x13e>
 800894e:	0018      	movs	r0, r3
 8008950:	e7a7      	b.n	80088a2 <_printf_i+0x13e>
 8008952:	0022      	movs	r2, r4
 8008954:	2301      	movs	r3, #1
 8008956:	9906      	ldr	r1, [sp, #24]
 8008958:	9805      	ldr	r0, [sp, #20]
 800895a:	9e07      	ldr	r6, [sp, #28]
 800895c:	3219      	adds	r2, #25
 800895e:	47b0      	blx	r6
 8008960:	3001      	adds	r0, #1
 8008962:	d09c      	beq.n	800889e <_printf_i+0x13a>
 8008964:	3501      	adds	r5, #1
 8008966:	68e3      	ldr	r3, [r4, #12]
 8008968:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800896a:	1a9b      	subs	r3, r3, r2
 800896c:	42ab      	cmp	r3, r5
 800896e:	dcf0      	bgt.n	8008952 <_printf_i+0x1ee>
 8008970:	e7e9      	b.n	8008946 <_printf_i+0x1e2>
 8008972:	2500      	movs	r5, #0
 8008974:	e7f7      	b.n	8008966 <_printf_i+0x202>
 8008976:	46c0      	nop			@ (mov r8, r8)
 8008978:	0800b186 	.word	0x0800b186
 800897c:	0800b197 	.word	0x0800b197

08008980 <std>:
 8008980:	2300      	movs	r3, #0
 8008982:	b510      	push	{r4, lr}
 8008984:	0004      	movs	r4, r0
 8008986:	6003      	str	r3, [r0, #0]
 8008988:	6043      	str	r3, [r0, #4]
 800898a:	6083      	str	r3, [r0, #8]
 800898c:	8181      	strh	r1, [r0, #12]
 800898e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008990:	81c2      	strh	r2, [r0, #14]
 8008992:	6103      	str	r3, [r0, #16]
 8008994:	6143      	str	r3, [r0, #20]
 8008996:	6183      	str	r3, [r0, #24]
 8008998:	0019      	movs	r1, r3
 800899a:	2208      	movs	r2, #8
 800899c:	305c      	adds	r0, #92	@ 0x5c
 800899e:	f000 f967 	bl	8008c70 <memset>
 80089a2:	4b0b      	ldr	r3, [pc, #44]	@ (80089d0 <std+0x50>)
 80089a4:	6224      	str	r4, [r4, #32]
 80089a6:	6263      	str	r3, [r4, #36]	@ 0x24
 80089a8:	4b0a      	ldr	r3, [pc, #40]	@ (80089d4 <std+0x54>)
 80089aa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80089ac:	4b0a      	ldr	r3, [pc, #40]	@ (80089d8 <std+0x58>)
 80089ae:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80089b0:	4b0a      	ldr	r3, [pc, #40]	@ (80089dc <std+0x5c>)
 80089b2:	6323      	str	r3, [r4, #48]	@ 0x30
 80089b4:	4b0a      	ldr	r3, [pc, #40]	@ (80089e0 <std+0x60>)
 80089b6:	429c      	cmp	r4, r3
 80089b8:	d005      	beq.n	80089c6 <std+0x46>
 80089ba:	4b0a      	ldr	r3, [pc, #40]	@ (80089e4 <std+0x64>)
 80089bc:	429c      	cmp	r4, r3
 80089be:	d002      	beq.n	80089c6 <std+0x46>
 80089c0:	4b09      	ldr	r3, [pc, #36]	@ (80089e8 <std+0x68>)
 80089c2:	429c      	cmp	r4, r3
 80089c4:	d103      	bne.n	80089ce <std+0x4e>
 80089c6:	0020      	movs	r0, r4
 80089c8:	3058      	adds	r0, #88	@ 0x58
 80089ca:	f000 f9d5 	bl	8008d78 <__retarget_lock_init_recursive>
 80089ce:	bd10      	pop	{r4, pc}
 80089d0:	08008b69 	.word	0x08008b69
 80089d4:	08008b91 	.word	0x08008b91
 80089d8:	08008bc9 	.word	0x08008bc9
 80089dc:	08008bf5 	.word	0x08008bf5
 80089e0:	200004b8 	.word	0x200004b8
 80089e4:	20000520 	.word	0x20000520
 80089e8:	20000588 	.word	0x20000588

080089ec <stdio_exit_handler>:
 80089ec:	b510      	push	{r4, lr}
 80089ee:	4a03      	ldr	r2, [pc, #12]	@ (80089fc <stdio_exit_handler+0x10>)
 80089f0:	4903      	ldr	r1, [pc, #12]	@ (8008a00 <stdio_exit_handler+0x14>)
 80089f2:	4804      	ldr	r0, [pc, #16]	@ (8008a04 <stdio_exit_handler+0x18>)
 80089f4:	f000 f86c 	bl	8008ad0 <_fwalk_sglue>
 80089f8:	bd10      	pop	{r4, pc}
 80089fa:	46c0      	nop			@ (mov r8, r8)
 80089fc:	20000010 	.word	0x20000010
 8008a00:	0800aa3d 	.word	0x0800aa3d
 8008a04:	20000020 	.word	0x20000020

08008a08 <cleanup_stdio>:
 8008a08:	6841      	ldr	r1, [r0, #4]
 8008a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8008a38 <cleanup_stdio+0x30>)
 8008a0c:	b510      	push	{r4, lr}
 8008a0e:	0004      	movs	r4, r0
 8008a10:	4299      	cmp	r1, r3
 8008a12:	d001      	beq.n	8008a18 <cleanup_stdio+0x10>
 8008a14:	f002 f812 	bl	800aa3c <_fflush_r>
 8008a18:	68a1      	ldr	r1, [r4, #8]
 8008a1a:	4b08      	ldr	r3, [pc, #32]	@ (8008a3c <cleanup_stdio+0x34>)
 8008a1c:	4299      	cmp	r1, r3
 8008a1e:	d002      	beq.n	8008a26 <cleanup_stdio+0x1e>
 8008a20:	0020      	movs	r0, r4
 8008a22:	f002 f80b 	bl	800aa3c <_fflush_r>
 8008a26:	68e1      	ldr	r1, [r4, #12]
 8008a28:	4b05      	ldr	r3, [pc, #20]	@ (8008a40 <cleanup_stdio+0x38>)
 8008a2a:	4299      	cmp	r1, r3
 8008a2c:	d002      	beq.n	8008a34 <cleanup_stdio+0x2c>
 8008a2e:	0020      	movs	r0, r4
 8008a30:	f002 f804 	bl	800aa3c <_fflush_r>
 8008a34:	bd10      	pop	{r4, pc}
 8008a36:	46c0      	nop			@ (mov r8, r8)
 8008a38:	200004b8 	.word	0x200004b8
 8008a3c:	20000520 	.word	0x20000520
 8008a40:	20000588 	.word	0x20000588

08008a44 <global_stdio_init.part.0>:
 8008a44:	b510      	push	{r4, lr}
 8008a46:	4b09      	ldr	r3, [pc, #36]	@ (8008a6c <global_stdio_init.part.0+0x28>)
 8008a48:	4a09      	ldr	r2, [pc, #36]	@ (8008a70 <global_stdio_init.part.0+0x2c>)
 8008a4a:	2104      	movs	r1, #4
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	4809      	ldr	r0, [pc, #36]	@ (8008a74 <global_stdio_init.part.0+0x30>)
 8008a50:	2200      	movs	r2, #0
 8008a52:	f7ff ff95 	bl	8008980 <std>
 8008a56:	2201      	movs	r2, #1
 8008a58:	2109      	movs	r1, #9
 8008a5a:	4807      	ldr	r0, [pc, #28]	@ (8008a78 <global_stdio_init.part.0+0x34>)
 8008a5c:	f7ff ff90 	bl	8008980 <std>
 8008a60:	2202      	movs	r2, #2
 8008a62:	2112      	movs	r1, #18
 8008a64:	4805      	ldr	r0, [pc, #20]	@ (8008a7c <global_stdio_init.part.0+0x38>)
 8008a66:	f7ff ff8b 	bl	8008980 <std>
 8008a6a:	bd10      	pop	{r4, pc}
 8008a6c:	200005f0 	.word	0x200005f0
 8008a70:	080089ed 	.word	0x080089ed
 8008a74:	200004b8 	.word	0x200004b8
 8008a78:	20000520 	.word	0x20000520
 8008a7c:	20000588 	.word	0x20000588

08008a80 <__sfp_lock_acquire>:
 8008a80:	b510      	push	{r4, lr}
 8008a82:	4802      	ldr	r0, [pc, #8]	@ (8008a8c <__sfp_lock_acquire+0xc>)
 8008a84:	f000 f979 	bl	8008d7a <__retarget_lock_acquire_recursive>
 8008a88:	bd10      	pop	{r4, pc}
 8008a8a:	46c0      	nop			@ (mov r8, r8)
 8008a8c:	200005f9 	.word	0x200005f9

08008a90 <__sfp_lock_release>:
 8008a90:	b510      	push	{r4, lr}
 8008a92:	4802      	ldr	r0, [pc, #8]	@ (8008a9c <__sfp_lock_release+0xc>)
 8008a94:	f000 f972 	bl	8008d7c <__retarget_lock_release_recursive>
 8008a98:	bd10      	pop	{r4, pc}
 8008a9a:	46c0      	nop			@ (mov r8, r8)
 8008a9c:	200005f9 	.word	0x200005f9

08008aa0 <__sinit>:
 8008aa0:	b510      	push	{r4, lr}
 8008aa2:	0004      	movs	r4, r0
 8008aa4:	f7ff ffec 	bl	8008a80 <__sfp_lock_acquire>
 8008aa8:	6a23      	ldr	r3, [r4, #32]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d002      	beq.n	8008ab4 <__sinit+0x14>
 8008aae:	f7ff ffef 	bl	8008a90 <__sfp_lock_release>
 8008ab2:	bd10      	pop	{r4, pc}
 8008ab4:	4b04      	ldr	r3, [pc, #16]	@ (8008ac8 <__sinit+0x28>)
 8008ab6:	6223      	str	r3, [r4, #32]
 8008ab8:	4b04      	ldr	r3, [pc, #16]	@ (8008acc <__sinit+0x2c>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d1f6      	bne.n	8008aae <__sinit+0xe>
 8008ac0:	f7ff ffc0 	bl	8008a44 <global_stdio_init.part.0>
 8008ac4:	e7f3      	b.n	8008aae <__sinit+0xe>
 8008ac6:	46c0      	nop			@ (mov r8, r8)
 8008ac8:	08008a09 	.word	0x08008a09
 8008acc:	200005f0 	.word	0x200005f0

08008ad0 <_fwalk_sglue>:
 8008ad0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ad2:	0014      	movs	r4, r2
 8008ad4:	2600      	movs	r6, #0
 8008ad6:	9000      	str	r0, [sp, #0]
 8008ad8:	9101      	str	r1, [sp, #4]
 8008ada:	68a5      	ldr	r5, [r4, #8]
 8008adc:	6867      	ldr	r7, [r4, #4]
 8008ade:	3f01      	subs	r7, #1
 8008ae0:	d504      	bpl.n	8008aec <_fwalk_sglue+0x1c>
 8008ae2:	6824      	ldr	r4, [r4, #0]
 8008ae4:	2c00      	cmp	r4, #0
 8008ae6:	d1f8      	bne.n	8008ada <_fwalk_sglue+0xa>
 8008ae8:	0030      	movs	r0, r6
 8008aea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008aec:	89ab      	ldrh	r3, [r5, #12]
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d908      	bls.n	8008b04 <_fwalk_sglue+0x34>
 8008af2:	220e      	movs	r2, #14
 8008af4:	5eab      	ldrsh	r3, [r5, r2]
 8008af6:	3301      	adds	r3, #1
 8008af8:	d004      	beq.n	8008b04 <_fwalk_sglue+0x34>
 8008afa:	0029      	movs	r1, r5
 8008afc:	9800      	ldr	r0, [sp, #0]
 8008afe:	9b01      	ldr	r3, [sp, #4]
 8008b00:	4798      	blx	r3
 8008b02:	4306      	orrs	r6, r0
 8008b04:	3568      	adds	r5, #104	@ 0x68
 8008b06:	e7ea      	b.n	8008ade <_fwalk_sglue+0xe>

08008b08 <iprintf>:
 8008b08:	b40f      	push	{r0, r1, r2, r3}
 8008b0a:	b507      	push	{r0, r1, r2, lr}
 8008b0c:	4905      	ldr	r1, [pc, #20]	@ (8008b24 <iprintf+0x1c>)
 8008b0e:	ab04      	add	r3, sp, #16
 8008b10:	6808      	ldr	r0, [r1, #0]
 8008b12:	cb04      	ldmia	r3!, {r2}
 8008b14:	6881      	ldr	r1, [r0, #8]
 8008b16:	9301      	str	r3, [sp, #4]
 8008b18:	f001 fdee 	bl	800a6f8 <_vfiprintf_r>
 8008b1c:	b003      	add	sp, #12
 8008b1e:	bc08      	pop	{r3}
 8008b20:	b004      	add	sp, #16
 8008b22:	4718      	bx	r3
 8008b24:	2000001c 	.word	0x2000001c

08008b28 <siprintf>:
 8008b28:	b40e      	push	{r1, r2, r3}
 8008b2a:	b500      	push	{lr}
 8008b2c:	490b      	ldr	r1, [pc, #44]	@ (8008b5c <siprintf+0x34>)
 8008b2e:	b09c      	sub	sp, #112	@ 0x70
 8008b30:	ab1d      	add	r3, sp, #116	@ 0x74
 8008b32:	9002      	str	r0, [sp, #8]
 8008b34:	9006      	str	r0, [sp, #24]
 8008b36:	9107      	str	r1, [sp, #28]
 8008b38:	9104      	str	r1, [sp, #16]
 8008b3a:	4809      	ldr	r0, [pc, #36]	@ (8008b60 <siprintf+0x38>)
 8008b3c:	4909      	ldr	r1, [pc, #36]	@ (8008b64 <siprintf+0x3c>)
 8008b3e:	cb04      	ldmia	r3!, {r2}
 8008b40:	9105      	str	r1, [sp, #20]
 8008b42:	6800      	ldr	r0, [r0, #0]
 8008b44:	a902      	add	r1, sp, #8
 8008b46:	9301      	str	r3, [sp, #4]
 8008b48:	f001 fcb0 	bl	800a4ac <_svfiprintf_r>
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	9b02      	ldr	r3, [sp, #8]
 8008b50:	701a      	strb	r2, [r3, #0]
 8008b52:	b01c      	add	sp, #112	@ 0x70
 8008b54:	bc08      	pop	{r3}
 8008b56:	b003      	add	sp, #12
 8008b58:	4718      	bx	r3
 8008b5a:	46c0      	nop			@ (mov r8, r8)
 8008b5c:	7fffffff 	.word	0x7fffffff
 8008b60:	2000001c 	.word	0x2000001c
 8008b64:	ffff0208 	.word	0xffff0208

08008b68 <__sread>:
 8008b68:	b570      	push	{r4, r5, r6, lr}
 8008b6a:	000c      	movs	r4, r1
 8008b6c:	250e      	movs	r5, #14
 8008b6e:	5f49      	ldrsh	r1, [r1, r5]
 8008b70:	f000 f8b0 	bl	8008cd4 <_read_r>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	db03      	blt.n	8008b80 <__sread+0x18>
 8008b78:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8008b7a:	181b      	adds	r3, r3, r0
 8008b7c:	6563      	str	r3, [r4, #84]	@ 0x54
 8008b7e:	bd70      	pop	{r4, r5, r6, pc}
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	4a02      	ldr	r2, [pc, #8]	@ (8008b8c <__sread+0x24>)
 8008b84:	4013      	ands	r3, r2
 8008b86:	81a3      	strh	r3, [r4, #12]
 8008b88:	e7f9      	b.n	8008b7e <__sread+0x16>
 8008b8a:	46c0      	nop			@ (mov r8, r8)
 8008b8c:	ffffefff 	.word	0xffffefff

08008b90 <__swrite>:
 8008b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b92:	001f      	movs	r7, r3
 8008b94:	898b      	ldrh	r3, [r1, #12]
 8008b96:	0005      	movs	r5, r0
 8008b98:	000c      	movs	r4, r1
 8008b9a:	0016      	movs	r6, r2
 8008b9c:	05db      	lsls	r3, r3, #23
 8008b9e:	d505      	bpl.n	8008bac <__swrite+0x1c>
 8008ba0:	230e      	movs	r3, #14
 8008ba2:	5ec9      	ldrsh	r1, [r1, r3]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	2302      	movs	r3, #2
 8008ba8:	f000 f880 	bl	8008cac <_lseek_r>
 8008bac:	89a3      	ldrh	r3, [r4, #12]
 8008bae:	4a05      	ldr	r2, [pc, #20]	@ (8008bc4 <__swrite+0x34>)
 8008bb0:	0028      	movs	r0, r5
 8008bb2:	4013      	ands	r3, r2
 8008bb4:	81a3      	strh	r3, [r4, #12]
 8008bb6:	0032      	movs	r2, r6
 8008bb8:	230e      	movs	r3, #14
 8008bba:	5ee1      	ldrsh	r1, [r4, r3]
 8008bbc:	003b      	movs	r3, r7
 8008bbe:	f000 f89d 	bl	8008cfc <_write_r>
 8008bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bc4:	ffffefff 	.word	0xffffefff

08008bc8 <__sseek>:
 8008bc8:	b570      	push	{r4, r5, r6, lr}
 8008bca:	000c      	movs	r4, r1
 8008bcc:	250e      	movs	r5, #14
 8008bce:	5f49      	ldrsh	r1, [r1, r5]
 8008bd0:	f000 f86c 	bl	8008cac <_lseek_r>
 8008bd4:	89a3      	ldrh	r3, [r4, #12]
 8008bd6:	1c42      	adds	r2, r0, #1
 8008bd8:	d103      	bne.n	8008be2 <__sseek+0x1a>
 8008bda:	4a05      	ldr	r2, [pc, #20]	@ (8008bf0 <__sseek+0x28>)
 8008bdc:	4013      	ands	r3, r2
 8008bde:	81a3      	strh	r3, [r4, #12]
 8008be0:	bd70      	pop	{r4, r5, r6, pc}
 8008be2:	2280      	movs	r2, #128	@ 0x80
 8008be4:	0152      	lsls	r2, r2, #5
 8008be6:	4313      	orrs	r3, r2
 8008be8:	81a3      	strh	r3, [r4, #12]
 8008bea:	6560      	str	r0, [r4, #84]	@ 0x54
 8008bec:	e7f8      	b.n	8008be0 <__sseek+0x18>
 8008bee:	46c0      	nop			@ (mov r8, r8)
 8008bf0:	ffffefff 	.word	0xffffefff

08008bf4 <__sclose>:
 8008bf4:	b510      	push	{r4, lr}
 8008bf6:	230e      	movs	r3, #14
 8008bf8:	5ec9      	ldrsh	r1, [r1, r3]
 8008bfa:	f000 f845 	bl	8008c88 <_close_r>
 8008bfe:	bd10      	pop	{r4, pc}

08008c00 <_vsniprintf_r>:
 8008c00:	b530      	push	{r4, r5, lr}
 8008c02:	0014      	movs	r4, r2
 8008c04:	0005      	movs	r5, r0
 8008c06:	001a      	movs	r2, r3
 8008c08:	b09b      	sub	sp, #108	@ 0x6c
 8008c0a:	2c00      	cmp	r4, #0
 8008c0c:	da05      	bge.n	8008c1a <_vsniprintf_r+0x1a>
 8008c0e:	238b      	movs	r3, #139	@ 0x8b
 8008c10:	6003      	str	r3, [r0, #0]
 8008c12:	2001      	movs	r0, #1
 8008c14:	4240      	negs	r0, r0
 8008c16:	b01b      	add	sp, #108	@ 0x6c
 8008c18:	bd30      	pop	{r4, r5, pc}
 8008c1a:	2382      	movs	r3, #130	@ 0x82
 8008c1c:	4668      	mov	r0, sp
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	8183      	strh	r3, [r0, #12]
 8008c22:	2300      	movs	r3, #0
 8008c24:	9100      	str	r1, [sp, #0]
 8008c26:	9104      	str	r1, [sp, #16]
 8008c28:	429c      	cmp	r4, r3
 8008c2a:	d000      	beq.n	8008c2e <_vsniprintf_r+0x2e>
 8008c2c:	1e63      	subs	r3, r4, #1
 8008c2e:	9302      	str	r3, [sp, #8]
 8008c30:	9305      	str	r3, [sp, #20]
 8008c32:	2301      	movs	r3, #1
 8008c34:	4669      	mov	r1, sp
 8008c36:	425b      	negs	r3, r3
 8008c38:	81cb      	strh	r3, [r1, #14]
 8008c3a:	0028      	movs	r0, r5
 8008c3c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008c3e:	f001 fc35 	bl	800a4ac <_svfiprintf_r>
 8008c42:	1c43      	adds	r3, r0, #1
 8008c44:	da01      	bge.n	8008c4a <_vsniprintf_r+0x4a>
 8008c46:	238b      	movs	r3, #139	@ 0x8b
 8008c48:	602b      	str	r3, [r5, #0]
 8008c4a:	2c00      	cmp	r4, #0
 8008c4c:	d0e3      	beq.n	8008c16 <_vsniprintf_r+0x16>
 8008c4e:	2200      	movs	r2, #0
 8008c50:	9b00      	ldr	r3, [sp, #0]
 8008c52:	701a      	strb	r2, [r3, #0]
 8008c54:	e7df      	b.n	8008c16 <_vsniprintf_r+0x16>
	...

08008c58 <vsniprintf>:
 8008c58:	b513      	push	{r0, r1, r4, lr}
 8008c5a:	4c04      	ldr	r4, [pc, #16]	@ (8008c6c <vsniprintf+0x14>)
 8008c5c:	9300      	str	r3, [sp, #0]
 8008c5e:	0013      	movs	r3, r2
 8008c60:	000a      	movs	r2, r1
 8008c62:	0001      	movs	r1, r0
 8008c64:	6820      	ldr	r0, [r4, #0]
 8008c66:	f7ff ffcb 	bl	8008c00 <_vsniprintf_r>
 8008c6a:	bd16      	pop	{r1, r2, r4, pc}
 8008c6c:	2000001c 	.word	0x2000001c

08008c70 <memset>:
 8008c70:	0003      	movs	r3, r0
 8008c72:	1882      	adds	r2, r0, r2
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d100      	bne.n	8008c7a <memset+0xa>
 8008c78:	4770      	bx	lr
 8008c7a:	7019      	strb	r1, [r3, #0]
 8008c7c:	3301      	adds	r3, #1
 8008c7e:	e7f9      	b.n	8008c74 <memset+0x4>

08008c80 <_localeconv_r>:
 8008c80:	4800      	ldr	r0, [pc, #0]	@ (8008c84 <_localeconv_r+0x4>)
 8008c82:	4770      	bx	lr
 8008c84:	2000015c 	.word	0x2000015c

08008c88 <_close_r>:
 8008c88:	2300      	movs	r3, #0
 8008c8a:	b570      	push	{r4, r5, r6, lr}
 8008c8c:	4d06      	ldr	r5, [pc, #24]	@ (8008ca8 <_close_r+0x20>)
 8008c8e:	0004      	movs	r4, r0
 8008c90:	0008      	movs	r0, r1
 8008c92:	602b      	str	r3, [r5, #0]
 8008c94:	f7fa f9aa 	bl	8002fec <_close>
 8008c98:	1c43      	adds	r3, r0, #1
 8008c9a:	d103      	bne.n	8008ca4 <_close_r+0x1c>
 8008c9c:	682b      	ldr	r3, [r5, #0]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d000      	beq.n	8008ca4 <_close_r+0x1c>
 8008ca2:	6023      	str	r3, [r4, #0]
 8008ca4:	bd70      	pop	{r4, r5, r6, pc}
 8008ca6:	46c0      	nop			@ (mov r8, r8)
 8008ca8:	200005f4 	.word	0x200005f4

08008cac <_lseek_r>:
 8008cac:	b570      	push	{r4, r5, r6, lr}
 8008cae:	0004      	movs	r4, r0
 8008cb0:	0008      	movs	r0, r1
 8008cb2:	0011      	movs	r1, r2
 8008cb4:	001a      	movs	r2, r3
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	4d05      	ldr	r5, [pc, #20]	@ (8008cd0 <_lseek_r+0x24>)
 8008cba:	602b      	str	r3, [r5, #0]
 8008cbc:	f7fa f9b7 	bl	800302e <_lseek>
 8008cc0:	1c43      	adds	r3, r0, #1
 8008cc2:	d103      	bne.n	8008ccc <_lseek_r+0x20>
 8008cc4:	682b      	ldr	r3, [r5, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d000      	beq.n	8008ccc <_lseek_r+0x20>
 8008cca:	6023      	str	r3, [r4, #0]
 8008ccc:	bd70      	pop	{r4, r5, r6, pc}
 8008cce:	46c0      	nop			@ (mov r8, r8)
 8008cd0:	200005f4 	.word	0x200005f4

08008cd4 <_read_r>:
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	0004      	movs	r4, r0
 8008cd8:	0008      	movs	r0, r1
 8008cda:	0011      	movs	r1, r2
 8008cdc:	001a      	movs	r2, r3
 8008cde:	2300      	movs	r3, #0
 8008ce0:	4d05      	ldr	r5, [pc, #20]	@ (8008cf8 <_read_r+0x24>)
 8008ce2:	602b      	str	r3, [r5, #0]
 8008ce4:	f7fa f965 	bl	8002fb2 <_read>
 8008ce8:	1c43      	adds	r3, r0, #1
 8008cea:	d103      	bne.n	8008cf4 <_read_r+0x20>
 8008cec:	682b      	ldr	r3, [r5, #0]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d000      	beq.n	8008cf4 <_read_r+0x20>
 8008cf2:	6023      	str	r3, [r4, #0]
 8008cf4:	bd70      	pop	{r4, r5, r6, pc}
 8008cf6:	46c0      	nop			@ (mov r8, r8)
 8008cf8:	200005f4 	.word	0x200005f4

08008cfc <_write_r>:
 8008cfc:	b570      	push	{r4, r5, r6, lr}
 8008cfe:	0004      	movs	r4, r0
 8008d00:	0008      	movs	r0, r1
 8008d02:	0011      	movs	r1, r2
 8008d04:	001a      	movs	r2, r3
 8008d06:	2300      	movs	r3, #0
 8008d08:	4d05      	ldr	r5, [pc, #20]	@ (8008d20 <_write_r+0x24>)
 8008d0a:	602b      	str	r3, [r5, #0]
 8008d0c:	f7fa fb4c 	bl	80033a8 <_write>
 8008d10:	1c43      	adds	r3, r0, #1
 8008d12:	d103      	bne.n	8008d1c <_write_r+0x20>
 8008d14:	682b      	ldr	r3, [r5, #0]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d000      	beq.n	8008d1c <_write_r+0x20>
 8008d1a:	6023      	str	r3, [r4, #0]
 8008d1c:	bd70      	pop	{r4, r5, r6, pc}
 8008d1e:	46c0      	nop			@ (mov r8, r8)
 8008d20:	200005f4 	.word	0x200005f4

08008d24 <__errno>:
 8008d24:	4b01      	ldr	r3, [pc, #4]	@ (8008d2c <__errno+0x8>)
 8008d26:	6818      	ldr	r0, [r3, #0]
 8008d28:	4770      	bx	lr
 8008d2a:	46c0      	nop			@ (mov r8, r8)
 8008d2c:	2000001c 	.word	0x2000001c

08008d30 <__libc_init_array>:
 8008d30:	b570      	push	{r4, r5, r6, lr}
 8008d32:	2600      	movs	r6, #0
 8008d34:	4c0c      	ldr	r4, [pc, #48]	@ (8008d68 <__libc_init_array+0x38>)
 8008d36:	4d0d      	ldr	r5, [pc, #52]	@ (8008d6c <__libc_init_array+0x3c>)
 8008d38:	1b64      	subs	r4, r4, r5
 8008d3a:	10a4      	asrs	r4, r4, #2
 8008d3c:	42a6      	cmp	r6, r4
 8008d3e:	d109      	bne.n	8008d54 <__libc_init_array+0x24>
 8008d40:	2600      	movs	r6, #0
 8008d42:	f002 f909 	bl	800af58 <_init>
 8008d46:	4c0a      	ldr	r4, [pc, #40]	@ (8008d70 <__libc_init_array+0x40>)
 8008d48:	4d0a      	ldr	r5, [pc, #40]	@ (8008d74 <__libc_init_array+0x44>)
 8008d4a:	1b64      	subs	r4, r4, r5
 8008d4c:	10a4      	asrs	r4, r4, #2
 8008d4e:	42a6      	cmp	r6, r4
 8008d50:	d105      	bne.n	8008d5e <__libc_init_array+0x2e>
 8008d52:	bd70      	pop	{r4, r5, r6, pc}
 8008d54:	00b3      	lsls	r3, r6, #2
 8008d56:	58eb      	ldr	r3, [r5, r3]
 8008d58:	4798      	blx	r3
 8008d5a:	3601      	adds	r6, #1
 8008d5c:	e7ee      	b.n	8008d3c <__libc_init_array+0xc>
 8008d5e:	00b3      	lsls	r3, r6, #2
 8008d60:	58eb      	ldr	r3, [r5, r3]
 8008d62:	4798      	blx	r3
 8008d64:	3601      	adds	r6, #1
 8008d66:	e7f2      	b.n	8008d4e <__libc_init_array+0x1e>
 8008d68:	0800b4f0 	.word	0x0800b4f0
 8008d6c:	0800b4f0 	.word	0x0800b4f0
 8008d70:	0800b4f4 	.word	0x0800b4f4
 8008d74:	0800b4f0 	.word	0x0800b4f0

08008d78 <__retarget_lock_init_recursive>:
 8008d78:	4770      	bx	lr

08008d7a <__retarget_lock_acquire_recursive>:
 8008d7a:	4770      	bx	lr

08008d7c <__retarget_lock_release_recursive>:
 8008d7c:	4770      	bx	lr

08008d7e <memchr>:
 8008d7e:	b2c9      	uxtb	r1, r1
 8008d80:	1882      	adds	r2, r0, r2
 8008d82:	4290      	cmp	r0, r2
 8008d84:	d101      	bne.n	8008d8a <memchr+0xc>
 8008d86:	2000      	movs	r0, #0
 8008d88:	4770      	bx	lr
 8008d8a:	7803      	ldrb	r3, [r0, #0]
 8008d8c:	428b      	cmp	r3, r1
 8008d8e:	d0fb      	beq.n	8008d88 <memchr+0xa>
 8008d90:	3001      	adds	r0, #1
 8008d92:	e7f6      	b.n	8008d82 <memchr+0x4>

08008d94 <quorem>:
 8008d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d96:	6902      	ldr	r2, [r0, #16]
 8008d98:	690f      	ldr	r7, [r1, #16]
 8008d9a:	b087      	sub	sp, #28
 8008d9c:	0006      	movs	r6, r0
 8008d9e:	000b      	movs	r3, r1
 8008da0:	2000      	movs	r0, #0
 8008da2:	9102      	str	r1, [sp, #8]
 8008da4:	42ba      	cmp	r2, r7
 8008da6:	db6d      	blt.n	8008e84 <quorem+0xf0>
 8008da8:	3f01      	subs	r7, #1
 8008daa:	00bc      	lsls	r4, r7, #2
 8008dac:	3314      	adds	r3, #20
 8008dae:	9305      	str	r3, [sp, #20]
 8008db0:	191b      	adds	r3, r3, r4
 8008db2:	9303      	str	r3, [sp, #12]
 8008db4:	0033      	movs	r3, r6
 8008db6:	3314      	adds	r3, #20
 8008db8:	191c      	adds	r4, r3, r4
 8008dba:	9301      	str	r3, [sp, #4]
 8008dbc:	6823      	ldr	r3, [r4, #0]
 8008dbe:	9304      	str	r3, [sp, #16]
 8008dc0:	9b03      	ldr	r3, [sp, #12]
 8008dc2:	9804      	ldr	r0, [sp, #16]
 8008dc4:	681d      	ldr	r5, [r3, #0]
 8008dc6:	3501      	adds	r5, #1
 8008dc8:	0029      	movs	r1, r5
 8008dca:	f7f7 f9b9 	bl	8000140 <__udivsi3>
 8008dce:	9b04      	ldr	r3, [sp, #16]
 8008dd0:	9000      	str	r0, [sp, #0]
 8008dd2:	42ab      	cmp	r3, r5
 8008dd4:	d32b      	bcc.n	8008e2e <quorem+0x9a>
 8008dd6:	9b05      	ldr	r3, [sp, #20]
 8008dd8:	9d01      	ldr	r5, [sp, #4]
 8008dda:	469c      	mov	ip, r3
 8008ddc:	2300      	movs	r3, #0
 8008dde:	9305      	str	r3, [sp, #20]
 8008de0:	9304      	str	r3, [sp, #16]
 8008de2:	4662      	mov	r2, ip
 8008de4:	ca08      	ldmia	r2!, {r3}
 8008de6:	6828      	ldr	r0, [r5, #0]
 8008de8:	4694      	mov	ip, r2
 8008dea:	9a00      	ldr	r2, [sp, #0]
 8008dec:	b299      	uxth	r1, r3
 8008dee:	4351      	muls	r1, r2
 8008df0:	9a05      	ldr	r2, [sp, #20]
 8008df2:	0c1b      	lsrs	r3, r3, #16
 8008df4:	1889      	adds	r1, r1, r2
 8008df6:	9a00      	ldr	r2, [sp, #0]
 8008df8:	4353      	muls	r3, r2
 8008dfa:	0c0a      	lsrs	r2, r1, #16
 8008dfc:	189b      	adds	r3, r3, r2
 8008dfe:	0c1a      	lsrs	r2, r3, #16
 8008e00:	b289      	uxth	r1, r1
 8008e02:	9205      	str	r2, [sp, #20]
 8008e04:	b282      	uxth	r2, r0
 8008e06:	1a52      	subs	r2, r2, r1
 8008e08:	9904      	ldr	r1, [sp, #16]
 8008e0a:	0c00      	lsrs	r0, r0, #16
 8008e0c:	1852      	adds	r2, r2, r1
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	1411      	asrs	r1, r2, #16
 8008e12:	1ac3      	subs	r3, r0, r3
 8008e14:	185b      	adds	r3, r3, r1
 8008e16:	1419      	asrs	r1, r3, #16
 8008e18:	b292      	uxth	r2, r2
 8008e1a:	041b      	lsls	r3, r3, #16
 8008e1c:	431a      	orrs	r2, r3
 8008e1e:	9b03      	ldr	r3, [sp, #12]
 8008e20:	9104      	str	r1, [sp, #16]
 8008e22:	c504      	stmia	r5!, {r2}
 8008e24:	4563      	cmp	r3, ip
 8008e26:	d2dc      	bcs.n	8008de2 <quorem+0x4e>
 8008e28:	6823      	ldr	r3, [r4, #0]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d030      	beq.n	8008e90 <quorem+0xfc>
 8008e2e:	0030      	movs	r0, r6
 8008e30:	9902      	ldr	r1, [sp, #8]
 8008e32:	f001 f9c5 	bl	800a1c0 <__mcmp>
 8008e36:	2800      	cmp	r0, #0
 8008e38:	db23      	blt.n	8008e82 <quorem+0xee>
 8008e3a:	0034      	movs	r4, r6
 8008e3c:	2500      	movs	r5, #0
 8008e3e:	9902      	ldr	r1, [sp, #8]
 8008e40:	3414      	adds	r4, #20
 8008e42:	3114      	adds	r1, #20
 8008e44:	6823      	ldr	r3, [r4, #0]
 8008e46:	c901      	ldmia	r1!, {r0}
 8008e48:	9302      	str	r3, [sp, #8]
 8008e4a:	466b      	mov	r3, sp
 8008e4c:	891b      	ldrh	r3, [r3, #8]
 8008e4e:	b282      	uxth	r2, r0
 8008e50:	1a9a      	subs	r2, r3, r2
 8008e52:	9b02      	ldr	r3, [sp, #8]
 8008e54:	1952      	adds	r2, r2, r5
 8008e56:	0c00      	lsrs	r0, r0, #16
 8008e58:	0c1b      	lsrs	r3, r3, #16
 8008e5a:	1a1b      	subs	r3, r3, r0
 8008e5c:	1410      	asrs	r0, r2, #16
 8008e5e:	181b      	adds	r3, r3, r0
 8008e60:	141d      	asrs	r5, r3, #16
 8008e62:	b292      	uxth	r2, r2
 8008e64:	041b      	lsls	r3, r3, #16
 8008e66:	431a      	orrs	r2, r3
 8008e68:	9b03      	ldr	r3, [sp, #12]
 8008e6a:	c404      	stmia	r4!, {r2}
 8008e6c:	428b      	cmp	r3, r1
 8008e6e:	d2e9      	bcs.n	8008e44 <quorem+0xb0>
 8008e70:	9a01      	ldr	r2, [sp, #4]
 8008e72:	00bb      	lsls	r3, r7, #2
 8008e74:	18d3      	adds	r3, r2, r3
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	2a00      	cmp	r2, #0
 8008e7a:	d013      	beq.n	8008ea4 <quorem+0x110>
 8008e7c:	9b00      	ldr	r3, [sp, #0]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	9800      	ldr	r0, [sp, #0]
 8008e84:	b007      	add	sp, #28
 8008e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e88:	6823      	ldr	r3, [r4, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d104      	bne.n	8008e98 <quorem+0x104>
 8008e8e:	3f01      	subs	r7, #1
 8008e90:	9b01      	ldr	r3, [sp, #4]
 8008e92:	3c04      	subs	r4, #4
 8008e94:	42a3      	cmp	r3, r4
 8008e96:	d3f7      	bcc.n	8008e88 <quorem+0xf4>
 8008e98:	6137      	str	r7, [r6, #16]
 8008e9a:	e7c8      	b.n	8008e2e <quorem+0x9a>
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	2a00      	cmp	r2, #0
 8008ea0:	d104      	bne.n	8008eac <quorem+0x118>
 8008ea2:	3f01      	subs	r7, #1
 8008ea4:	9a01      	ldr	r2, [sp, #4]
 8008ea6:	3b04      	subs	r3, #4
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d3f7      	bcc.n	8008e9c <quorem+0x108>
 8008eac:	6137      	str	r7, [r6, #16]
 8008eae:	e7e5      	b.n	8008e7c <quorem+0xe8>

08008eb0 <_dtoa_r>:
 8008eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008eb2:	0014      	movs	r4, r2
 8008eb4:	001d      	movs	r5, r3
 8008eb6:	69c6      	ldr	r6, [r0, #28]
 8008eb8:	b09d      	sub	sp, #116	@ 0x74
 8008eba:	940a      	str	r4, [sp, #40]	@ 0x28
 8008ebc:	950b      	str	r5, [sp, #44]	@ 0x2c
 8008ebe:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8008ec0:	9003      	str	r0, [sp, #12]
 8008ec2:	2e00      	cmp	r6, #0
 8008ec4:	d10f      	bne.n	8008ee6 <_dtoa_r+0x36>
 8008ec6:	2010      	movs	r0, #16
 8008ec8:	f000 fe30 	bl	8009b2c <malloc>
 8008ecc:	9b03      	ldr	r3, [sp, #12]
 8008ece:	1e02      	subs	r2, r0, #0
 8008ed0:	61d8      	str	r0, [r3, #28]
 8008ed2:	d104      	bne.n	8008ede <_dtoa_r+0x2e>
 8008ed4:	21ef      	movs	r1, #239	@ 0xef
 8008ed6:	4bc7      	ldr	r3, [pc, #796]	@ (80091f4 <_dtoa_r+0x344>)
 8008ed8:	48c7      	ldr	r0, [pc, #796]	@ (80091f8 <_dtoa_r+0x348>)
 8008eda:	f001 feab 	bl	800ac34 <__assert_func>
 8008ede:	6046      	str	r6, [r0, #4]
 8008ee0:	6086      	str	r6, [r0, #8]
 8008ee2:	6006      	str	r6, [r0, #0]
 8008ee4:	60c6      	str	r6, [r0, #12]
 8008ee6:	9b03      	ldr	r3, [sp, #12]
 8008ee8:	69db      	ldr	r3, [r3, #28]
 8008eea:	6819      	ldr	r1, [r3, #0]
 8008eec:	2900      	cmp	r1, #0
 8008eee:	d00b      	beq.n	8008f08 <_dtoa_r+0x58>
 8008ef0:	685a      	ldr	r2, [r3, #4]
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	4093      	lsls	r3, r2
 8008ef6:	604a      	str	r2, [r1, #4]
 8008ef8:	608b      	str	r3, [r1, #8]
 8008efa:	9803      	ldr	r0, [sp, #12]
 8008efc:	f000 ff16 	bl	8009d2c <_Bfree>
 8008f00:	2200      	movs	r2, #0
 8008f02:	9b03      	ldr	r3, [sp, #12]
 8008f04:	69db      	ldr	r3, [r3, #28]
 8008f06:	601a      	str	r2, [r3, #0]
 8008f08:	2d00      	cmp	r5, #0
 8008f0a:	da1e      	bge.n	8008f4a <_dtoa_r+0x9a>
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	603b      	str	r3, [r7, #0]
 8008f10:	006b      	lsls	r3, r5, #1
 8008f12:	085b      	lsrs	r3, r3, #1
 8008f14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f16:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008f18:	4bb8      	ldr	r3, [pc, #736]	@ (80091fc <_dtoa_r+0x34c>)
 8008f1a:	4ab8      	ldr	r2, [pc, #736]	@ (80091fc <_dtoa_r+0x34c>)
 8008f1c:	403b      	ands	r3, r7
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d116      	bne.n	8008f50 <_dtoa_r+0xa0>
 8008f22:	4bb7      	ldr	r3, [pc, #732]	@ (8009200 <_dtoa_r+0x350>)
 8008f24:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008f26:	6013      	str	r3, [r2, #0]
 8008f28:	033b      	lsls	r3, r7, #12
 8008f2a:	0b1b      	lsrs	r3, r3, #12
 8008f2c:	4323      	orrs	r3, r4
 8008f2e:	d101      	bne.n	8008f34 <_dtoa_r+0x84>
 8008f30:	f000 fd83 	bl	8009a3a <_dtoa_r+0xb8a>
 8008f34:	4bb3      	ldr	r3, [pc, #716]	@ (8009204 <_dtoa_r+0x354>)
 8008f36:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008f38:	9308      	str	r3, [sp, #32]
 8008f3a:	2a00      	cmp	r2, #0
 8008f3c:	d002      	beq.n	8008f44 <_dtoa_r+0x94>
 8008f3e:	4bb2      	ldr	r3, [pc, #712]	@ (8009208 <_dtoa_r+0x358>)
 8008f40:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008f42:	6013      	str	r3, [r2, #0]
 8008f44:	9808      	ldr	r0, [sp, #32]
 8008f46:	b01d      	add	sp, #116	@ 0x74
 8008f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	603b      	str	r3, [r7, #0]
 8008f4e:	e7e2      	b.n	8008f16 <_dtoa_r+0x66>
 8008f50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f54:	9212      	str	r2, [sp, #72]	@ 0x48
 8008f56:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f58:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008f5a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	2300      	movs	r3, #0
 8008f60:	f7f7 fa74 	bl	800044c <__aeabi_dcmpeq>
 8008f64:	1e06      	subs	r6, r0, #0
 8008f66:	d00b      	beq.n	8008f80 <_dtoa_r+0xd0>
 8008f68:	2301      	movs	r3, #1
 8008f6a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008f6c:	6013      	str	r3, [r2, #0]
 8008f6e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d002      	beq.n	8008f7a <_dtoa_r+0xca>
 8008f74:	4ba5      	ldr	r3, [pc, #660]	@ (800920c <_dtoa_r+0x35c>)
 8008f76:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008f78:	6013      	str	r3, [r2, #0]
 8008f7a:	4ba5      	ldr	r3, [pc, #660]	@ (8009210 <_dtoa_r+0x360>)
 8008f7c:	9308      	str	r3, [sp, #32]
 8008f7e:	e7e1      	b.n	8008f44 <_dtoa_r+0x94>
 8008f80:	ab1a      	add	r3, sp, #104	@ 0x68
 8008f82:	9301      	str	r3, [sp, #4]
 8008f84:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008f86:	9300      	str	r3, [sp, #0]
 8008f88:	9803      	ldr	r0, [sp, #12]
 8008f8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008f8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f8e:	f001 f9cd 	bl	800a32c <__d2b>
 8008f92:	007a      	lsls	r2, r7, #1
 8008f94:	9005      	str	r0, [sp, #20]
 8008f96:	0d52      	lsrs	r2, r2, #21
 8008f98:	d100      	bne.n	8008f9c <_dtoa_r+0xec>
 8008f9a:	e07b      	b.n	8009094 <_dtoa_r+0x1e4>
 8008f9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f9e:	9618      	str	r6, [sp, #96]	@ 0x60
 8008fa0:	0319      	lsls	r1, r3, #12
 8008fa2:	4b9c      	ldr	r3, [pc, #624]	@ (8009214 <_dtoa_r+0x364>)
 8008fa4:	0b09      	lsrs	r1, r1, #12
 8008fa6:	430b      	orrs	r3, r1
 8008fa8:	499b      	ldr	r1, [pc, #620]	@ (8009218 <_dtoa_r+0x368>)
 8008faa:	1857      	adds	r7, r2, r1
 8008fac:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008fae:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008fb0:	0019      	movs	r1, r3
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	4b99      	ldr	r3, [pc, #612]	@ (800921c <_dtoa_r+0x36c>)
 8008fb6:	f7f8 fe01 	bl	8001bbc <__aeabi_dsub>
 8008fba:	4a99      	ldr	r2, [pc, #612]	@ (8009220 <_dtoa_r+0x370>)
 8008fbc:	4b99      	ldr	r3, [pc, #612]	@ (8009224 <_dtoa_r+0x374>)
 8008fbe:	f7f8 fb35 	bl	800162c <__aeabi_dmul>
 8008fc2:	4a99      	ldr	r2, [pc, #612]	@ (8009228 <_dtoa_r+0x378>)
 8008fc4:	4b99      	ldr	r3, [pc, #612]	@ (800922c <_dtoa_r+0x37c>)
 8008fc6:	f7f7 fb89 	bl	80006dc <__aeabi_dadd>
 8008fca:	0004      	movs	r4, r0
 8008fcc:	0038      	movs	r0, r7
 8008fce:	000d      	movs	r5, r1
 8008fd0:	f7f9 f9ee 	bl	80023b0 <__aeabi_i2d>
 8008fd4:	4a96      	ldr	r2, [pc, #600]	@ (8009230 <_dtoa_r+0x380>)
 8008fd6:	4b97      	ldr	r3, [pc, #604]	@ (8009234 <_dtoa_r+0x384>)
 8008fd8:	f7f8 fb28 	bl	800162c <__aeabi_dmul>
 8008fdc:	0002      	movs	r2, r0
 8008fde:	000b      	movs	r3, r1
 8008fe0:	0020      	movs	r0, r4
 8008fe2:	0029      	movs	r1, r5
 8008fe4:	f7f7 fb7a 	bl	80006dc <__aeabi_dadd>
 8008fe8:	0004      	movs	r4, r0
 8008fea:	000d      	movs	r5, r1
 8008fec:	f7f9 f9a4 	bl	8002338 <__aeabi_d2iz>
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	9004      	str	r0, [sp, #16]
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	0020      	movs	r0, r4
 8008ff8:	0029      	movs	r1, r5
 8008ffa:	f7f7 fa2d 	bl	8000458 <__aeabi_dcmplt>
 8008ffe:	2800      	cmp	r0, #0
 8009000:	d00b      	beq.n	800901a <_dtoa_r+0x16a>
 8009002:	9804      	ldr	r0, [sp, #16]
 8009004:	f7f9 f9d4 	bl	80023b0 <__aeabi_i2d>
 8009008:	002b      	movs	r3, r5
 800900a:	0022      	movs	r2, r4
 800900c:	f7f7 fa1e 	bl	800044c <__aeabi_dcmpeq>
 8009010:	4243      	negs	r3, r0
 8009012:	4158      	adcs	r0, r3
 8009014:	9b04      	ldr	r3, [sp, #16]
 8009016:	1a1b      	subs	r3, r3, r0
 8009018:	9304      	str	r3, [sp, #16]
 800901a:	2301      	movs	r3, #1
 800901c:	9315      	str	r3, [sp, #84]	@ 0x54
 800901e:	9b04      	ldr	r3, [sp, #16]
 8009020:	2b16      	cmp	r3, #22
 8009022:	d810      	bhi.n	8009046 <_dtoa_r+0x196>
 8009024:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009026:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009028:	9a04      	ldr	r2, [sp, #16]
 800902a:	4b83      	ldr	r3, [pc, #524]	@ (8009238 <_dtoa_r+0x388>)
 800902c:	00d2      	lsls	r2, r2, #3
 800902e:	189b      	adds	r3, r3, r2
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	f7f7 fa10 	bl	8000458 <__aeabi_dcmplt>
 8009038:	2800      	cmp	r0, #0
 800903a:	d047      	beq.n	80090cc <_dtoa_r+0x21c>
 800903c:	9b04      	ldr	r3, [sp, #16]
 800903e:	3b01      	subs	r3, #1
 8009040:	9304      	str	r3, [sp, #16]
 8009042:	2300      	movs	r3, #0
 8009044:	9315      	str	r3, [sp, #84]	@ 0x54
 8009046:	2200      	movs	r2, #0
 8009048:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800904a:	9206      	str	r2, [sp, #24]
 800904c:	1bdb      	subs	r3, r3, r7
 800904e:	1e5a      	subs	r2, r3, #1
 8009050:	d53e      	bpl.n	80090d0 <_dtoa_r+0x220>
 8009052:	2201      	movs	r2, #1
 8009054:	1ad3      	subs	r3, r2, r3
 8009056:	9306      	str	r3, [sp, #24]
 8009058:	2300      	movs	r3, #0
 800905a:	930d      	str	r3, [sp, #52]	@ 0x34
 800905c:	9b04      	ldr	r3, [sp, #16]
 800905e:	2b00      	cmp	r3, #0
 8009060:	db38      	blt.n	80090d4 <_dtoa_r+0x224>
 8009062:	9a04      	ldr	r2, [sp, #16]
 8009064:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009066:	4694      	mov	ip, r2
 8009068:	4463      	add	r3, ip
 800906a:	930d      	str	r3, [sp, #52]	@ 0x34
 800906c:	2300      	movs	r3, #0
 800906e:	9214      	str	r2, [sp, #80]	@ 0x50
 8009070:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009072:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009074:	2401      	movs	r4, #1
 8009076:	2b09      	cmp	r3, #9
 8009078:	d867      	bhi.n	800914a <_dtoa_r+0x29a>
 800907a:	2b05      	cmp	r3, #5
 800907c:	dd02      	ble.n	8009084 <_dtoa_r+0x1d4>
 800907e:	2400      	movs	r4, #0
 8009080:	3b04      	subs	r3, #4
 8009082:	9322      	str	r3, [sp, #136]	@ 0x88
 8009084:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009086:	1e98      	subs	r0, r3, #2
 8009088:	2803      	cmp	r0, #3
 800908a:	d867      	bhi.n	800915c <_dtoa_r+0x2ac>
 800908c:	f7f7 f844 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009090:	5b383a2b 	.word	0x5b383a2b
 8009094:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009096:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8009098:	18f6      	adds	r6, r6, r3
 800909a:	4b68      	ldr	r3, [pc, #416]	@ (800923c <_dtoa_r+0x38c>)
 800909c:	18f2      	adds	r2, r6, r3
 800909e:	2a20      	cmp	r2, #32
 80090a0:	dd0f      	ble.n	80090c2 <_dtoa_r+0x212>
 80090a2:	2340      	movs	r3, #64	@ 0x40
 80090a4:	1a9b      	subs	r3, r3, r2
 80090a6:	409f      	lsls	r7, r3
 80090a8:	4b65      	ldr	r3, [pc, #404]	@ (8009240 <_dtoa_r+0x390>)
 80090aa:	0038      	movs	r0, r7
 80090ac:	18f3      	adds	r3, r6, r3
 80090ae:	40dc      	lsrs	r4, r3
 80090b0:	4320      	orrs	r0, r4
 80090b2:	f7f9 f9ab 	bl	800240c <__aeabi_ui2d>
 80090b6:	2201      	movs	r2, #1
 80090b8:	4b62      	ldr	r3, [pc, #392]	@ (8009244 <_dtoa_r+0x394>)
 80090ba:	1e77      	subs	r7, r6, #1
 80090bc:	18cb      	adds	r3, r1, r3
 80090be:	9218      	str	r2, [sp, #96]	@ 0x60
 80090c0:	e776      	b.n	8008fb0 <_dtoa_r+0x100>
 80090c2:	2320      	movs	r3, #32
 80090c4:	0020      	movs	r0, r4
 80090c6:	1a9b      	subs	r3, r3, r2
 80090c8:	4098      	lsls	r0, r3
 80090ca:	e7f2      	b.n	80090b2 <_dtoa_r+0x202>
 80090cc:	9015      	str	r0, [sp, #84]	@ 0x54
 80090ce:	e7ba      	b.n	8009046 <_dtoa_r+0x196>
 80090d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80090d2:	e7c3      	b.n	800905c <_dtoa_r+0x1ac>
 80090d4:	9b06      	ldr	r3, [sp, #24]
 80090d6:	9a04      	ldr	r2, [sp, #16]
 80090d8:	1a9b      	subs	r3, r3, r2
 80090da:	9306      	str	r3, [sp, #24]
 80090dc:	4253      	negs	r3, r2
 80090de:	930f      	str	r3, [sp, #60]	@ 0x3c
 80090e0:	2300      	movs	r3, #0
 80090e2:	9314      	str	r3, [sp, #80]	@ 0x50
 80090e4:	e7c5      	b.n	8009072 <_dtoa_r+0x1c2>
 80090e6:	2300      	movs	r3, #0
 80090e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80090ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80090ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80090ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	dc13      	bgt.n	800911c <_dtoa_r+0x26c>
 80090f4:	2301      	movs	r3, #1
 80090f6:	001a      	movs	r2, r3
 80090f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80090fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80090fc:	9223      	str	r2, [sp, #140]	@ 0x8c
 80090fe:	e00d      	b.n	800911c <_dtoa_r+0x26c>
 8009100:	2301      	movs	r3, #1
 8009102:	e7f1      	b.n	80090e8 <_dtoa_r+0x238>
 8009104:	2300      	movs	r3, #0
 8009106:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009108:	9310      	str	r3, [sp, #64]	@ 0x40
 800910a:	4694      	mov	ip, r2
 800910c:	9b04      	ldr	r3, [sp, #16]
 800910e:	4463      	add	r3, ip
 8009110:	930e      	str	r3, [sp, #56]	@ 0x38
 8009112:	3301      	adds	r3, #1
 8009114:	9309      	str	r3, [sp, #36]	@ 0x24
 8009116:	2b00      	cmp	r3, #0
 8009118:	dc00      	bgt.n	800911c <_dtoa_r+0x26c>
 800911a:	2301      	movs	r3, #1
 800911c:	9a03      	ldr	r2, [sp, #12]
 800911e:	2100      	movs	r1, #0
 8009120:	69d0      	ldr	r0, [r2, #28]
 8009122:	2204      	movs	r2, #4
 8009124:	0015      	movs	r5, r2
 8009126:	3514      	adds	r5, #20
 8009128:	429d      	cmp	r5, r3
 800912a:	d91b      	bls.n	8009164 <_dtoa_r+0x2b4>
 800912c:	6041      	str	r1, [r0, #4]
 800912e:	9803      	ldr	r0, [sp, #12]
 8009130:	f000 fdb8 	bl	8009ca4 <_Balloc>
 8009134:	9008      	str	r0, [sp, #32]
 8009136:	2800      	cmp	r0, #0
 8009138:	d117      	bne.n	800916a <_dtoa_r+0x2ba>
 800913a:	21b0      	movs	r1, #176	@ 0xb0
 800913c:	4b42      	ldr	r3, [pc, #264]	@ (8009248 <_dtoa_r+0x398>)
 800913e:	482e      	ldr	r0, [pc, #184]	@ (80091f8 <_dtoa_r+0x348>)
 8009140:	9a08      	ldr	r2, [sp, #32]
 8009142:	31ff      	adds	r1, #255	@ 0xff
 8009144:	e6c9      	b.n	8008eda <_dtoa_r+0x2a>
 8009146:	2301      	movs	r3, #1
 8009148:	e7dd      	b.n	8009106 <_dtoa_r+0x256>
 800914a:	2300      	movs	r3, #0
 800914c:	9410      	str	r4, [sp, #64]	@ 0x40
 800914e:	9322      	str	r3, [sp, #136]	@ 0x88
 8009150:	3b01      	subs	r3, #1
 8009152:	930e      	str	r3, [sp, #56]	@ 0x38
 8009154:	9309      	str	r3, [sp, #36]	@ 0x24
 8009156:	2200      	movs	r2, #0
 8009158:	3313      	adds	r3, #19
 800915a:	e7cf      	b.n	80090fc <_dtoa_r+0x24c>
 800915c:	2301      	movs	r3, #1
 800915e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009160:	3b02      	subs	r3, #2
 8009162:	e7f6      	b.n	8009152 <_dtoa_r+0x2a2>
 8009164:	3101      	adds	r1, #1
 8009166:	0052      	lsls	r2, r2, #1
 8009168:	e7dc      	b.n	8009124 <_dtoa_r+0x274>
 800916a:	9b03      	ldr	r3, [sp, #12]
 800916c:	9a08      	ldr	r2, [sp, #32]
 800916e:	69db      	ldr	r3, [r3, #28]
 8009170:	601a      	str	r2, [r3, #0]
 8009172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009174:	2b0e      	cmp	r3, #14
 8009176:	d900      	bls.n	800917a <_dtoa_r+0x2ca>
 8009178:	e0d9      	b.n	800932e <_dtoa_r+0x47e>
 800917a:	2c00      	cmp	r4, #0
 800917c:	d100      	bne.n	8009180 <_dtoa_r+0x2d0>
 800917e:	e0d6      	b.n	800932e <_dtoa_r+0x47e>
 8009180:	9b04      	ldr	r3, [sp, #16]
 8009182:	2b00      	cmp	r3, #0
 8009184:	dd64      	ble.n	8009250 <_dtoa_r+0x3a0>
 8009186:	210f      	movs	r1, #15
 8009188:	9a04      	ldr	r2, [sp, #16]
 800918a:	4b2b      	ldr	r3, [pc, #172]	@ (8009238 <_dtoa_r+0x388>)
 800918c:	400a      	ands	r2, r1
 800918e:	00d2      	lsls	r2, r2, #3
 8009190:	189b      	adds	r3, r3, r2
 8009192:	681e      	ldr	r6, [r3, #0]
 8009194:	685f      	ldr	r7, [r3, #4]
 8009196:	9b04      	ldr	r3, [sp, #16]
 8009198:	2402      	movs	r4, #2
 800919a:	111d      	asrs	r5, r3, #4
 800919c:	05db      	lsls	r3, r3, #23
 800919e:	d50a      	bpl.n	80091b6 <_dtoa_r+0x306>
 80091a0:	4b2a      	ldr	r3, [pc, #168]	@ (800924c <_dtoa_r+0x39c>)
 80091a2:	400d      	ands	r5, r1
 80091a4:	6a1a      	ldr	r2, [r3, #32]
 80091a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091a8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80091aa:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80091ac:	f7f7 fdfa 	bl	8000da4 <__aeabi_ddiv>
 80091b0:	900a      	str	r0, [sp, #40]	@ 0x28
 80091b2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80091b4:	3401      	adds	r4, #1
 80091b6:	4b25      	ldr	r3, [pc, #148]	@ (800924c <_dtoa_r+0x39c>)
 80091b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80091ba:	2d00      	cmp	r5, #0
 80091bc:	d108      	bne.n	80091d0 <_dtoa_r+0x320>
 80091be:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80091c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80091c2:	0032      	movs	r2, r6
 80091c4:	003b      	movs	r3, r7
 80091c6:	f7f7 fded 	bl	8000da4 <__aeabi_ddiv>
 80091ca:	900a      	str	r0, [sp, #40]	@ 0x28
 80091cc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80091ce:	e05a      	b.n	8009286 <_dtoa_r+0x3d6>
 80091d0:	2301      	movs	r3, #1
 80091d2:	421d      	tst	r5, r3
 80091d4:	d009      	beq.n	80091ea <_dtoa_r+0x33a>
 80091d6:	18e4      	adds	r4, r4, r3
 80091d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091da:	0030      	movs	r0, r6
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	0039      	movs	r1, r7
 80091e2:	f7f8 fa23 	bl	800162c <__aeabi_dmul>
 80091e6:	0006      	movs	r6, r0
 80091e8:	000f      	movs	r7, r1
 80091ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091ec:	106d      	asrs	r5, r5, #1
 80091ee:	3308      	adds	r3, #8
 80091f0:	e7e2      	b.n	80091b8 <_dtoa_r+0x308>
 80091f2:	46c0      	nop			@ (mov r8, r8)
 80091f4:	0800b1b5 	.word	0x0800b1b5
 80091f8:	0800b1cc 	.word	0x0800b1cc
 80091fc:	7ff00000 	.word	0x7ff00000
 8009200:	0000270f 	.word	0x0000270f
 8009204:	0800b1b1 	.word	0x0800b1b1
 8009208:	0800b1b4 	.word	0x0800b1b4
 800920c:	0800b185 	.word	0x0800b185
 8009210:	0800b184 	.word	0x0800b184
 8009214:	3ff00000 	.word	0x3ff00000
 8009218:	fffffc01 	.word	0xfffffc01
 800921c:	3ff80000 	.word	0x3ff80000
 8009220:	636f4361 	.word	0x636f4361
 8009224:	3fd287a7 	.word	0x3fd287a7
 8009228:	8b60c8b3 	.word	0x8b60c8b3
 800922c:	3fc68a28 	.word	0x3fc68a28
 8009230:	509f79fb 	.word	0x509f79fb
 8009234:	3fd34413 	.word	0x3fd34413
 8009238:	0800b2c8 	.word	0x0800b2c8
 800923c:	00000432 	.word	0x00000432
 8009240:	00000412 	.word	0x00000412
 8009244:	fe100000 	.word	0xfe100000
 8009248:	0800b224 	.word	0x0800b224
 800924c:	0800b2a0 	.word	0x0800b2a0
 8009250:	9b04      	ldr	r3, [sp, #16]
 8009252:	2402      	movs	r4, #2
 8009254:	2b00      	cmp	r3, #0
 8009256:	d016      	beq.n	8009286 <_dtoa_r+0x3d6>
 8009258:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800925a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800925c:	220f      	movs	r2, #15
 800925e:	425d      	negs	r5, r3
 8009260:	402a      	ands	r2, r5
 8009262:	4bd7      	ldr	r3, [pc, #860]	@ (80095c0 <_dtoa_r+0x710>)
 8009264:	00d2      	lsls	r2, r2, #3
 8009266:	189b      	adds	r3, r3, r2
 8009268:	681a      	ldr	r2, [r3, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	f7f8 f9de 	bl	800162c <__aeabi_dmul>
 8009270:	2701      	movs	r7, #1
 8009272:	2300      	movs	r3, #0
 8009274:	900a      	str	r0, [sp, #40]	@ 0x28
 8009276:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009278:	4ed2      	ldr	r6, [pc, #840]	@ (80095c4 <_dtoa_r+0x714>)
 800927a:	112d      	asrs	r5, r5, #4
 800927c:	2d00      	cmp	r5, #0
 800927e:	d000      	beq.n	8009282 <_dtoa_r+0x3d2>
 8009280:	e0ba      	b.n	80093f8 <_dtoa_r+0x548>
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1a1      	bne.n	80091ca <_dtoa_r+0x31a>
 8009286:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009288:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800928a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800928c:	2b00      	cmp	r3, #0
 800928e:	d100      	bne.n	8009292 <_dtoa_r+0x3e2>
 8009290:	e0bd      	b.n	800940e <_dtoa_r+0x55e>
 8009292:	2200      	movs	r2, #0
 8009294:	0030      	movs	r0, r6
 8009296:	0039      	movs	r1, r7
 8009298:	4bcb      	ldr	r3, [pc, #812]	@ (80095c8 <_dtoa_r+0x718>)
 800929a:	f7f7 f8dd 	bl	8000458 <__aeabi_dcmplt>
 800929e:	2800      	cmp	r0, #0
 80092a0:	d100      	bne.n	80092a4 <_dtoa_r+0x3f4>
 80092a2:	e0b4      	b.n	800940e <_dtoa_r+0x55e>
 80092a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d100      	bne.n	80092ac <_dtoa_r+0x3fc>
 80092aa:	e0b0      	b.n	800940e <_dtoa_r+0x55e>
 80092ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	dd39      	ble.n	8009326 <_dtoa_r+0x476>
 80092b2:	9b04      	ldr	r3, [sp, #16]
 80092b4:	2200      	movs	r2, #0
 80092b6:	3b01      	subs	r3, #1
 80092b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80092ba:	0030      	movs	r0, r6
 80092bc:	4bc3      	ldr	r3, [pc, #780]	@ (80095cc <_dtoa_r+0x71c>)
 80092be:	0039      	movs	r1, r7
 80092c0:	f7f8 f9b4 	bl	800162c <__aeabi_dmul>
 80092c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80092c6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80092c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092ca:	3401      	adds	r4, #1
 80092cc:	0020      	movs	r0, r4
 80092ce:	9311      	str	r3, [sp, #68]	@ 0x44
 80092d0:	f7f9 f86e 	bl	80023b0 <__aeabi_i2d>
 80092d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092d8:	f7f8 f9a8 	bl	800162c <__aeabi_dmul>
 80092dc:	4bbc      	ldr	r3, [pc, #752]	@ (80095d0 <_dtoa_r+0x720>)
 80092de:	2200      	movs	r2, #0
 80092e0:	f7f7 f9fc 	bl	80006dc <__aeabi_dadd>
 80092e4:	4bbb      	ldr	r3, [pc, #748]	@ (80095d4 <_dtoa_r+0x724>)
 80092e6:	0006      	movs	r6, r0
 80092e8:	18cf      	adds	r7, r1, r3
 80092ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d000      	beq.n	80092f2 <_dtoa_r+0x442>
 80092f0:	e091      	b.n	8009416 <_dtoa_r+0x566>
 80092f2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80092f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092f6:	2200      	movs	r2, #0
 80092f8:	4bb7      	ldr	r3, [pc, #732]	@ (80095d8 <_dtoa_r+0x728>)
 80092fa:	f7f8 fc5f 	bl	8001bbc <__aeabi_dsub>
 80092fe:	0032      	movs	r2, r6
 8009300:	003b      	movs	r3, r7
 8009302:	0004      	movs	r4, r0
 8009304:	000d      	movs	r5, r1
 8009306:	f7f7 f8bb 	bl	8000480 <__aeabi_dcmpgt>
 800930a:	2800      	cmp	r0, #0
 800930c:	d000      	beq.n	8009310 <_dtoa_r+0x460>
 800930e:	e29d      	b.n	800984c <_dtoa_r+0x99c>
 8009310:	2180      	movs	r1, #128	@ 0x80
 8009312:	0609      	lsls	r1, r1, #24
 8009314:	187b      	adds	r3, r7, r1
 8009316:	0032      	movs	r2, r6
 8009318:	0020      	movs	r0, r4
 800931a:	0029      	movs	r1, r5
 800931c:	f7f7 f89c 	bl	8000458 <__aeabi_dcmplt>
 8009320:	2800      	cmp	r0, #0
 8009322:	d000      	beq.n	8009326 <_dtoa_r+0x476>
 8009324:	e130      	b.n	8009588 <_dtoa_r+0x6d8>
 8009326:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009328:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800932a:	930a      	str	r3, [sp, #40]	@ 0x28
 800932c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800932e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009330:	2b00      	cmp	r3, #0
 8009332:	da00      	bge.n	8009336 <_dtoa_r+0x486>
 8009334:	e177      	b.n	8009626 <_dtoa_r+0x776>
 8009336:	9a04      	ldr	r2, [sp, #16]
 8009338:	2a0e      	cmp	r2, #14
 800933a:	dd00      	ble.n	800933e <_dtoa_r+0x48e>
 800933c:	e173      	b.n	8009626 <_dtoa_r+0x776>
 800933e:	4ba0      	ldr	r3, [pc, #640]	@ (80095c0 <_dtoa_r+0x710>)
 8009340:	00d2      	lsls	r2, r2, #3
 8009342:	189b      	adds	r3, r3, r2
 8009344:	685c      	ldr	r4, [r3, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	9306      	str	r3, [sp, #24]
 800934a:	9407      	str	r4, [sp, #28]
 800934c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800934e:	2b00      	cmp	r3, #0
 8009350:	da03      	bge.n	800935a <_dtoa_r+0x4aa>
 8009352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009354:	2b00      	cmp	r3, #0
 8009356:	dc00      	bgt.n	800935a <_dtoa_r+0x4aa>
 8009358:	e106      	b.n	8009568 <_dtoa_r+0x6b8>
 800935a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800935c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800935e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009360:	9d08      	ldr	r5, [sp, #32]
 8009362:	3b01      	subs	r3, #1
 8009364:	195b      	adds	r3, r3, r5
 8009366:	930a      	str	r3, [sp, #40]	@ 0x28
 8009368:	9a06      	ldr	r2, [sp, #24]
 800936a:	9b07      	ldr	r3, [sp, #28]
 800936c:	0030      	movs	r0, r6
 800936e:	0039      	movs	r1, r7
 8009370:	f7f7 fd18 	bl	8000da4 <__aeabi_ddiv>
 8009374:	f7f8 ffe0 	bl	8002338 <__aeabi_d2iz>
 8009378:	9009      	str	r0, [sp, #36]	@ 0x24
 800937a:	f7f9 f819 	bl	80023b0 <__aeabi_i2d>
 800937e:	9a06      	ldr	r2, [sp, #24]
 8009380:	9b07      	ldr	r3, [sp, #28]
 8009382:	f7f8 f953 	bl	800162c <__aeabi_dmul>
 8009386:	0002      	movs	r2, r0
 8009388:	000b      	movs	r3, r1
 800938a:	0030      	movs	r0, r6
 800938c:	0039      	movs	r1, r7
 800938e:	f7f8 fc15 	bl	8001bbc <__aeabi_dsub>
 8009392:	002b      	movs	r3, r5
 8009394:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009396:	3501      	adds	r5, #1
 8009398:	3230      	adds	r2, #48	@ 0x30
 800939a:	701a      	strb	r2, [r3, #0]
 800939c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800939e:	002c      	movs	r4, r5
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d000      	beq.n	80093a6 <_dtoa_r+0x4f6>
 80093a4:	e131      	b.n	800960a <_dtoa_r+0x75a>
 80093a6:	0002      	movs	r2, r0
 80093a8:	000b      	movs	r3, r1
 80093aa:	f7f7 f997 	bl	80006dc <__aeabi_dadd>
 80093ae:	9a06      	ldr	r2, [sp, #24]
 80093b0:	9b07      	ldr	r3, [sp, #28]
 80093b2:	0006      	movs	r6, r0
 80093b4:	000f      	movs	r7, r1
 80093b6:	f7f7 f863 	bl	8000480 <__aeabi_dcmpgt>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d000      	beq.n	80093c0 <_dtoa_r+0x510>
 80093be:	e10f      	b.n	80095e0 <_dtoa_r+0x730>
 80093c0:	9a06      	ldr	r2, [sp, #24]
 80093c2:	9b07      	ldr	r3, [sp, #28]
 80093c4:	0030      	movs	r0, r6
 80093c6:	0039      	movs	r1, r7
 80093c8:	f7f7 f840 	bl	800044c <__aeabi_dcmpeq>
 80093cc:	2800      	cmp	r0, #0
 80093ce:	d003      	beq.n	80093d8 <_dtoa_r+0x528>
 80093d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093d2:	07dd      	lsls	r5, r3, #31
 80093d4:	d500      	bpl.n	80093d8 <_dtoa_r+0x528>
 80093d6:	e103      	b.n	80095e0 <_dtoa_r+0x730>
 80093d8:	9905      	ldr	r1, [sp, #20]
 80093da:	9803      	ldr	r0, [sp, #12]
 80093dc:	f000 fca6 	bl	8009d2c <_Bfree>
 80093e0:	2300      	movs	r3, #0
 80093e2:	7023      	strb	r3, [r4, #0]
 80093e4:	9b04      	ldr	r3, [sp, #16]
 80093e6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80093e8:	3301      	adds	r3, #1
 80093ea:	6013      	str	r3, [r2, #0]
 80093ec:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d100      	bne.n	80093f4 <_dtoa_r+0x544>
 80093f2:	e5a7      	b.n	8008f44 <_dtoa_r+0x94>
 80093f4:	601c      	str	r4, [r3, #0]
 80093f6:	e5a5      	b.n	8008f44 <_dtoa_r+0x94>
 80093f8:	423d      	tst	r5, r7
 80093fa:	d005      	beq.n	8009408 <_dtoa_r+0x558>
 80093fc:	6832      	ldr	r2, [r6, #0]
 80093fe:	6873      	ldr	r3, [r6, #4]
 8009400:	f7f8 f914 	bl	800162c <__aeabi_dmul>
 8009404:	003b      	movs	r3, r7
 8009406:	3401      	adds	r4, #1
 8009408:	106d      	asrs	r5, r5, #1
 800940a:	3608      	adds	r6, #8
 800940c:	e736      	b.n	800927c <_dtoa_r+0x3cc>
 800940e:	9b04      	ldr	r3, [sp, #16]
 8009410:	930c      	str	r3, [sp, #48]	@ 0x30
 8009412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009414:	e75a      	b.n	80092cc <_dtoa_r+0x41c>
 8009416:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009418:	4b69      	ldr	r3, [pc, #420]	@ (80095c0 <_dtoa_r+0x710>)
 800941a:	3a01      	subs	r2, #1
 800941c:	00d2      	lsls	r2, r2, #3
 800941e:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009420:	189b      	adds	r3, r3, r2
 8009422:	681a      	ldr	r2, [r3, #0]
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	2900      	cmp	r1, #0
 8009428:	d04c      	beq.n	80094c4 <_dtoa_r+0x614>
 800942a:	2000      	movs	r0, #0
 800942c:	496b      	ldr	r1, [pc, #428]	@ (80095dc <_dtoa_r+0x72c>)
 800942e:	f7f7 fcb9 	bl	8000da4 <__aeabi_ddiv>
 8009432:	0032      	movs	r2, r6
 8009434:	003b      	movs	r3, r7
 8009436:	f7f8 fbc1 	bl	8001bbc <__aeabi_dsub>
 800943a:	9a08      	ldr	r2, [sp, #32]
 800943c:	0006      	movs	r6, r0
 800943e:	4694      	mov	ip, r2
 8009440:	000f      	movs	r7, r1
 8009442:	9b08      	ldr	r3, [sp, #32]
 8009444:	9316      	str	r3, [sp, #88]	@ 0x58
 8009446:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009448:	4463      	add	r3, ip
 800944a:	9311      	str	r3, [sp, #68]	@ 0x44
 800944c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800944e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009450:	f7f8 ff72 	bl	8002338 <__aeabi_d2iz>
 8009454:	0005      	movs	r5, r0
 8009456:	f7f8 ffab 	bl	80023b0 <__aeabi_i2d>
 800945a:	0002      	movs	r2, r0
 800945c:	000b      	movs	r3, r1
 800945e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009460:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009462:	f7f8 fbab 	bl	8001bbc <__aeabi_dsub>
 8009466:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009468:	3530      	adds	r5, #48	@ 0x30
 800946a:	1c5c      	adds	r4, r3, #1
 800946c:	701d      	strb	r5, [r3, #0]
 800946e:	0032      	movs	r2, r6
 8009470:	003b      	movs	r3, r7
 8009472:	900a      	str	r0, [sp, #40]	@ 0x28
 8009474:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009476:	f7f6 ffef 	bl	8000458 <__aeabi_dcmplt>
 800947a:	2800      	cmp	r0, #0
 800947c:	d16a      	bne.n	8009554 <_dtoa_r+0x6a4>
 800947e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009480:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009482:	2000      	movs	r0, #0
 8009484:	4950      	ldr	r1, [pc, #320]	@ (80095c8 <_dtoa_r+0x718>)
 8009486:	f7f8 fb99 	bl	8001bbc <__aeabi_dsub>
 800948a:	0032      	movs	r2, r6
 800948c:	003b      	movs	r3, r7
 800948e:	f7f6 ffe3 	bl	8000458 <__aeabi_dcmplt>
 8009492:	2800      	cmp	r0, #0
 8009494:	d000      	beq.n	8009498 <_dtoa_r+0x5e8>
 8009496:	e0a5      	b.n	80095e4 <_dtoa_r+0x734>
 8009498:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800949a:	42a3      	cmp	r3, r4
 800949c:	d100      	bne.n	80094a0 <_dtoa_r+0x5f0>
 800949e:	e742      	b.n	8009326 <_dtoa_r+0x476>
 80094a0:	2200      	movs	r2, #0
 80094a2:	0030      	movs	r0, r6
 80094a4:	0039      	movs	r1, r7
 80094a6:	4b49      	ldr	r3, [pc, #292]	@ (80095cc <_dtoa_r+0x71c>)
 80094a8:	f7f8 f8c0 	bl	800162c <__aeabi_dmul>
 80094ac:	2200      	movs	r2, #0
 80094ae:	0006      	movs	r6, r0
 80094b0:	000f      	movs	r7, r1
 80094b2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80094b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094b6:	4b45      	ldr	r3, [pc, #276]	@ (80095cc <_dtoa_r+0x71c>)
 80094b8:	f7f8 f8b8 	bl	800162c <__aeabi_dmul>
 80094bc:	9416      	str	r4, [sp, #88]	@ 0x58
 80094be:	900a      	str	r0, [sp, #40]	@ 0x28
 80094c0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80094c2:	e7c3      	b.n	800944c <_dtoa_r+0x59c>
 80094c4:	0030      	movs	r0, r6
 80094c6:	0039      	movs	r1, r7
 80094c8:	f7f8 f8b0 	bl	800162c <__aeabi_dmul>
 80094cc:	9d08      	ldr	r5, [sp, #32]
 80094ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80094d0:	002b      	movs	r3, r5
 80094d2:	4694      	mov	ip, r2
 80094d4:	9016      	str	r0, [sp, #88]	@ 0x58
 80094d6:	9117      	str	r1, [sp, #92]	@ 0x5c
 80094d8:	4463      	add	r3, ip
 80094da:	9319      	str	r3, [sp, #100]	@ 0x64
 80094dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80094de:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094e0:	f7f8 ff2a 	bl	8002338 <__aeabi_d2iz>
 80094e4:	0004      	movs	r4, r0
 80094e6:	f7f8 ff63 	bl	80023b0 <__aeabi_i2d>
 80094ea:	000b      	movs	r3, r1
 80094ec:	0002      	movs	r2, r0
 80094ee:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80094f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094f2:	f7f8 fb63 	bl	8001bbc <__aeabi_dsub>
 80094f6:	3430      	adds	r4, #48	@ 0x30
 80094f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094fa:	702c      	strb	r4, [r5, #0]
 80094fc:	3501      	adds	r5, #1
 80094fe:	0006      	movs	r6, r0
 8009500:	000f      	movs	r7, r1
 8009502:	42ab      	cmp	r3, r5
 8009504:	d129      	bne.n	800955a <_dtoa_r+0x6aa>
 8009506:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8009508:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800950a:	9b08      	ldr	r3, [sp, #32]
 800950c:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800950e:	469c      	mov	ip, r3
 8009510:	2200      	movs	r2, #0
 8009512:	4b32      	ldr	r3, [pc, #200]	@ (80095dc <_dtoa_r+0x72c>)
 8009514:	4464      	add	r4, ip
 8009516:	f7f7 f8e1 	bl	80006dc <__aeabi_dadd>
 800951a:	0002      	movs	r2, r0
 800951c:	000b      	movs	r3, r1
 800951e:	0030      	movs	r0, r6
 8009520:	0039      	movs	r1, r7
 8009522:	f7f6 ffad 	bl	8000480 <__aeabi_dcmpgt>
 8009526:	2800      	cmp	r0, #0
 8009528:	d15c      	bne.n	80095e4 <_dtoa_r+0x734>
 800952a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800952c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800952e:	2000      	movs	r0, #0
 8009530:	492a      	ldr	r1, [pc, #168]	@ (80095dc <_dtoa_r+0x72c>)
 8009532:	f7f8 fb43 	bl	8001bbc <__aeabi_dsub>
 8009536:	0002      	movs	r2, r0
 8009538:	000b      	movs	r3, r1
 800953a:	0030      	movs	r0, r6
 800953c:	0039      	movs	r1, r7
 800953e:	f7f6 ff8b 	bl	8000458 <__aeabi_dcmplt>
 8009542:	2800      	cmp	r0, #0
 8009544:	d100      	bne.n	8009548 <_dtoa_r+0x698>
 8009546:	e6ee      	b.n	8009326 <_dtoa_r+0x476>
 8009548:	0023      	movs	r3, r4
 800954a:	3c01      	subs	r4, #1
 800954c:	7822      	ldrb	r2, [r4, #0]
 800954e:	2a30      	cmp	r2, #48	@ 0x30
 8009550:	d0fa      	beq.n	8009548 <_dtoa_r+0x698>
 8009552:	001c      	movs	r4, r3
 8009554:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009556:	9304      	str	r3, [sp, #16]
 8009558:	e73e      	b.n	80093d8 <_dtoa_r+0x528>
 800955a:	2200      	movs	r2, #0
 800955c:	4b1b      	ldr	r3, [pc, #108]	@ (80095cc <_dtoa_r+0x71c>)
 800955e:	f7f8 f865 	bl	800162c <__aeabi_dmul>
 8009562:	900a      	str	r0, [sp, #40]	@ 0x28
 8009564:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009566:	e7b9      	b.n	80094dc <_dtoa_r+0x62c>
 8009568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800956a:	2b00      	cmp	r3, #0
 800956c:	d10c      	bne.n	8009588 <_dtoa_r+0x6d8>
 800956e:	9806      	ldr	r0, [sp, #24]
 8009570:	9907      	ldr	r1, [sp, #28]
 8009572:	2200      	movs	r2, #0
 8009574:	4b18      	ldr	r3, [pc, #96]	@ (80095d8 <_dtoa_r+0x728>)
 8009576:	f7f8 f859 	bl	800162c <__aeabi_dmul>
 800957a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800957c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800957e:	f7f6 ff89 	bl	8000494 <__aeabi_dcmpge>
 8009582:	2800      	cmp	r0, #0
 8009584:	d100      	bne.n	8009588 <_dtoa_r+0x6d8>
 8009586:	e164      	b.n	8009852 <_dtoa_r+0x9a2>
 8009588:	2600      	movs	r6, #0
 800958a:	0037      	movs	r7, r6
 800958c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800958e:	9c08      	ldr	r4, [sp, #32]
 8009590:	43db      	mvns	r3, r3
 8009592:	930c      	str	r3, [sp, #48]	@ 0x30
 8009594:	2300      	movs	r3, #0
 8009596:	9304      	str	r3, [sp, #16]
 8009598:	0031      	movs	r1, r6
 800959a:	9803      	ldr	r0, [sp, #12]
 800959c:	f000 fbc6 	bl	8009d2c <_Bfree>
 80095a0:	2f00      	cmp	r7, #0
 80095a2:	d0d7      	beq.n	8009554 <_dtoa_r+0x6a4>
 80095a4:	9b04      	ldr	r3, [sp, #16]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d005      	beq.n	80095b6 <_dtoa_r+0x706>
 80095aa:	42bb      	cmp	r3, r7
 80095ac:	d003      	beq.n	80095b6 <_dtoa_r+0x706>
 80095ae:	0019      	movs	r1, r3
 80095b0:	9803      	ldr	r0, [sp, #12]
 80095b2:	f000 fbbb 	bl	8009d2c <_Bfree>
 80095b6:	0039      	movs	r1, r7
 80095b8:	9803      	ldr	r0, [sp, #12]
 80095ba:	f000 fbb7 	bl	8009d2c <_Bfree>
 80095be:	e7c9      	b.n	8009554 <_dtoa_r+0x6a4>
 80095c0:	0800b2c8 	.word	0x0800b2c8
 80095c4:	0800b2a0 	.word	0x0800b2a0
 80095c8:	3ff00000 	.word	0x3ff00000
 80095cc:	40240000 	.word	0x40240000
 80095d0:	401c0000 	.word	0x401c0000
 80095d4:	fcc00000 	.word	0xfcc00000
 80095d8:	40140000 	.word	0x40140000
 80095dc:	3fe00000 	.word	0x3fe00000
 80095e0:	9b04      	ldr	r3, [sp, #16]
 80095e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80095e4:	0023      	movs	r3, r4
 80095e6:	001c      	movs	r4, r3
 80095e8:	3b01      	subs	r3, #1
 80095ea:	781a      	ldrb	r2, [r3, #0]
 80095ec:	2a39      	cmp	r2, #57	@ 0x39
 80095ee:	d108      	bne.n	8009602 <_dtoa_r+0x752>
 80095f0:	9a08      	ldr	r2, [sp, #32]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d1f7      	bne.n	80095e6 <_dtoa_r+0x736>
 80095f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80095f8:	9908      	ldr	r1, [sp, #32]
 80095fa:	3201      	adds	r2, #1
 80095fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80095fe:	2230      	movs	r2, #48	@ 0x30
 8009600:	700a      	strb	r2, [r1, #0]
 8009602:	781a      	ldrb	r2, [r3, #0]
 8009604:	3201      	adds	r2, #1
 8009606:	701a      	strb	r2, [r3, #0]
 8009608:	e7a4      	b.n	8009554 <_dtoa_r+0x6a4>
 800960a:	2200      	movs	r2, #0
 800960c:	4bc6      	ldr	r3, [pc, #792]	@ (8009928 <_dtoa_r+0xa78>)
 800960e:	f7f8 f80d 	bl	800162c <__aeabi_dmul>
 8009612:	2200      	movs	r2, #0
 8009614:	2300      	movs	r3, #0
 8009616:	0006      	movs	r6, r0
 8009618:	000f      	movs	r7, r1
 800961a:	f7f6 ff17 	bl	800044c <__aeabi_dcmpeq>
 800961e:	2800      	cmp	r0, #0
 8009620:	d100      	bne.n	8009624 <_dtoa_r+0x774>
 8009622:	e6a1      	b.n	8009368 <_dtoa_r+0x4b8>
 8009624:	e6d8      	b.n	80093d8 <_dtoa_r+0x528>
 8009626:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8009628:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800962a:	9c06      	ldr	r4, [sp, #24]
 800962c:	2f00      	cmp	r7, #0
 800962e:	d014      	beq.n	800965a <_dtoa_r+0x7aa>
 8009630:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009632:	2a01      	cmp	r2, #1
 8009634:	dd00      	ble.n	8009638 <_dtoa_r+0x788>
 8009636:	e0c8      	b.n	80097ca <_dtoa_r+0x91a>
 8009638:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800963a:	2a00      	cmp	r2, #0
 800963c:	d100      	bne.n	8009640 <_dtoa_r+0x790>
 800963e:	e0be      	b.n	80097be <_dtoa_r+0x90e>
 8009640:	4aba      	ldr	r2, [pc, #744]	@ (800992c <_dtoa_r+0xa7c>)
 8009642:	189b      	adds	r3, r3, r2
 8009644:	9a06      	ldr	r2, [sp, #24]
 8009646:	2101      	movs	r1, #1
 8009648:	18d2      	adds	r2, r2, r3
 800964a:	9206      	str	r2, [sp, #24]
 800964c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800964e:	9803      	ldr	r0, [sp, #12]
 8009650:	18d3      	adds	r3, r2, r3
 8009652:	930d      	str	r3, [sp, #52]	@ 0x34
 8009654:	f000 fc22 	bl	8009e9c <__i2b>
 8009658:	0007      	movs	r7, r0
 800965a:	2c00      	cmp	r4, #0
 800965c:	d00e      	beq.n	800967c <_dtoa_r+0x7cc>
 800965e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009660:	2b00      	cmp	r3, #0
 8009662:	dd0b      	ble.n	800967c <_dtoa_r+0x7cc>
 8009664:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009666:	0023      	movs	r3, r4
 8009668:	4294      	cmp	r4, r2
 800966a:	dd00      	ble.n	800966e <_dtoa_r+0x7be>
 800966c:	0013      	movs	r3, r2
 800966e:	9a06      	ldr	r2, [sp, #24]
 8009670:	1ae4      	subs	r4, r4, r3
 8009672:	1ad2      	subs	r2, r2, r3
 8009674:	9206      	str	r2, [sp, #24]
 8009676:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009678:	1ad3      	subs	r3, r2, r3
 800967a:	930d      	str	r3, [sp, #52]	@ 0x34
 800967c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800967e:	2b00      	cmp	r3, #0
 8009680:	d01f      	beq.n	80096c2 <_dtoa_r+0x812>
 8009682:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009684:	2b00      	cmp	r3, #0
 8009686:	d100      	bne.n	800968a <_dtoa_r+0x7da>
 8009688:	e0b5      	b.n	80097f6 <_dtoa_r+0x946>
 800968a:	2d00      	cmp	r5, #0
 800968c:	d010      	beq.n	80096b0 <_dtoa_r+0x800>
 800968e:	0039      	movs	r1, r7
 8009690:	002a      	movs	r2, r5
 8009692:	9803      	ldr	r0, [sp, #12]
 8009694:	f000 fccc 	bl	800a030 <__pow5mult>
 8009698:	9a05      	ldr	r2, [sp, #20]
 800969a:	0001      	movs	r1, r0
 800969c:	0007      	movs	r7, r0
 800969e:	9803      	ldr	r0, [sp, #12]
 80096a0:	f000 fc14 	bl	8009ecc <__multiply>
 80096a4:	0006      	movs	r6, r0
 80096a6:	9905      	ldr	r1, [sp, #20]
 80096a8:	9803      	ldr	r0, [sp, #12]
 80096aa:	f000 fb3f 	bl	8009d2c <_Bfree>
 80096ae:	9605      	str	r6, [sp, #20]
 80096b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096b2:	1b5a      	subs	r2, r3, r5
 80096b4:	42ab      	cmp	r3, r5
 80096b6:	d004      	beq.n	80096c2 <_dtoa_r+0x812>
 80096b8:	9905      	ldr	r1, [sp, #20]
 80096ba:	9803      	ldr	r0, [sp, #12]
 80096bc:	f000 fcb8 	bl	800a030 <__pow5mult>
 80096c0:	9005      	str	r0, [sp, #20]
 80096c2:	2101      	movs	r1, #1
 80096c4:	9803      	ldr	r0, [sp, #12]
 80096c6:	f000 fbe9 	bl	8009e9c <__i2b>
 80096ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80096cc:	0006      	movs	r6, r0
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d100      	bne.n	80096d4 <_dtoa_r+0x824>
 80096d2:	e1bc      	b.n	8009a4e <_dtoa_r+0xb9e>
 80096d4:	001a      	movs	r2, r3
 80096d6:	0001      	movs	r1, r0
 80096d8:	9803      	ldr	r0, [sp, #12]
 80096da:	f000 fca9 	bl	800a030 <__pow5mult>
 80096de:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80096e0:	0006      	movs	r6, r0
 80096e2:	2500      	movs	r5, #0
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	dc16      	bgt.n	8009716 <_dtoa_r+0x866>
 80096e8:	2500      	movs	r5, #0
 80096ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096ec:	42ab      	cmp	r3, r5
 80096ee:	d10e      	bne.n	800970e <_dtoa_r+0x85e>
 80096f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096f2:	031b      	lsls	r3, r3, #12
 80096f4:	42ab      	cmp	r3, r5
 80096f6:	d10a      	bne.n	800970e <_dtoa_r+0x85e>
 80096f8:	4b8d      	ldr	r3, [pc, #564]	@ (8009930 <_dtoa_r+0xa80>)
 80096fa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80096fc:	4213      	tst	r3, r2
 80096fe:	d006      	beq.n	800970e <_dtoa_r+0x85e>
 8009700:	9b06      	ldr	r3, [sp, #24]
 8009702:	3501      	adds	r5, #1
 8009704:	3301      	adds	r3, #1
 8009706:	9306      	str	r3, [sp, #24]
 8009708:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800970a:	3301      	adds	r3, #1
 800970c:	930d      	str	r3, [sp, #52]	@ 0x34
 800970e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009710:	2001      	movs	r0, #1
 8009712:	2b00      	cmp	r3, #0
 8009714:	d008      	beq.n	8009728 <_dtoa_r+0x878>
 8009716:	6933      	ldr	r3, [r6, #16]
 8009718:	3303      	adds	r3, #3
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	18f3      	adds	r3, r6, r3
 800971e:	6858      	ldr	r0, [r3, #4]
 8009720:	f000 fb6c 	bl	8009dfc <__hi0bits>
 8009724:	2320      	movs	r3, #32
 8009726:	1a18      	subs	r0, r3, r0
 8009728:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800972a:	1818      	adds	r0, r3, r0
 800972c:	0002      	movs	r2, r0
 800972e:	231f      	movs	r3, #31
 8009730:	401a      	ands	r2, r3
 8009732:	4218      	tst	r0, r3
 8009734:	d065      	beq.n	8009802 <_dtoa_r+0x952>
 8009736:	3301      	adds	r3, #1
 8009738:	1a9b      	subs	r3, r3, r2
 800973a:	2b04      	cmp	r3, #4
 800973c:	dd5d      	ble.n	80097fa <_dtoa_r+0x94a>
 800973e:	231c      	movs	r3, #28
 8009740:	1a9b      	subs	r3, r3, r2
 8009742:	9a06      	ldr	r2, [sp, #24]
 8009744:	18e4      	adds	r4, r4, r3
 8009746:	18d2      	adds	r2, r2, r3
 8009748:	9206      	str	r2, [sp, #24]
 800974a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800974c:	18d3      	adds	r3, r2, r3
 800974e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009750:	9b06      	ldr	r3, [sp, #24]
 8009752:	2b00      	cmp	r3, #0
 8009754:	dd05      	ble.n	8009762 <_dtoa_r+0x8b2>
 8009756:	001a      	movs	r2, r3
 8009758:	9905      	ldr	r1, [sp, #20]
 800975a:	9803      	ldr	r0, [sp, #12]
 800975c:	f000 fcc4 	bl	800a0e8 <__lshift>
 8009760:	9005      	str	r0, [sp, #20]
 8009762:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009764:	2b00      	cmp	r3, #0
 8009766:	dd05      	ble.n	8009774 <_dtoa_r+0x8c4>
 8009768:	0031      	movs	r1, r6
 800976a:	001a      	movs	r2, r3
 800976c:	9803      	ldr	r0, [sp, #12]
 800976e:	f000 fcbb 	bl	800a0e8 <__lshift>
 8009772:	0006      	movs	r6, r0
 8009774:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009776:	2b00      	cmp	r3, #0
 8009778:	d045      	beq.n	8009806 <_dtoa_r+0x956>
 800977a:	0031      	movs	r1, r6
 800977c:	9805      	ldr	r0, [sp, #20]
 800977e:	f000 fd1f 	bl	800a1c0 <__mcmp>
 8009782:	2800      	cmp	r0, #0
 8009784:	da3f      	bge.n	8009806 <_dtoa_r+0x956>
 8009786:	9b04      	ldr	r3, [sp, #16]
 8009788:	220a      	movs	r2, #10
 800978a:	3b01      	subs	r3, #1
 800978c:	930c      	str	r3, [sp, #48]	@ 0x30
 800978e:	9905      	ldr	r1, [sp, #20]
 8009790:	2300      	movs	r3, #0
 8009792:	9803      	ldr	r0, [sp, #12]
 8009794:	f000 faee 	bl	8009d74 <__multadd>
 8009798:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800979a:	9005      	str	r0, [sp, #20]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d100      	bne.n	80097a2 <_dtoa_r+0x8f2>
 80097a0:	e15c      	b.n	8009a5c <_dtoa_r+0xbac>
 80097a2:	2300      	movs	r3, #0
 80097a4:	0039      	movs	r1, r7
 80097a6:	220a      	movs	r2, #10
 80097a8:	9803      	ldr	r0, [sp, #12]
 80097aa:	f000 fae3 	bl	8009d74 <__multadd>
 80097ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097b0:	0007      	movs	r7, r0
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	dc55      	bgt.n	8009862 <_dtoa_r+0x9b2>
 80097b6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80097b8:	2b02      	cmp	r3, #2
 80097ba:	dc2d      	bgt.n	8009818 <_dtoa_r+0x968>
 80097bc:	e051      	b.n	8009862 <_dtoa_r+0x9b2>
 80097be:	2336      	movs	r3, #54	@ 0x36
 80097c0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80097c2:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80097c4:	9c06      	ldr	r4, [sp, #24]
 80097c6:	1a9b      	subs	r3, r3, r2
 80097c8:	e73c      	b.n	8009644 <_dtoa_r+0x794>
 80097ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097cc:	1e5d      	subs	r5, r3, #1
 80097ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097d0:	42ab      	cmp	r3, r5
 80097d2:	db08      	blt.n	80097e6 <_dtoa_r+0x936>
 80097d4:	1b5d      	subs	r5, r3, r5
 80097d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097d8:	9c06      	ldr	r4, [sp, #24]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	db00      	blt.n	80097e0 <_dtoa_r+0x930>
 80097de:	e731      	b.n	8009644 <_dtoa_r+0x794>
 80097e0:	1ae4      	subs	r4, r4, r3
 80097e2:	2300      	movs	r3, #0
 80097e4:	e72e      	b.n	8009644 <_dtoa_r+0x794>
 80097e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097e8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80097ea:	1aeb      	subs	r3, r5, r3
 80097ec:	18d3      	adds	r3, r2, r3
 80097ee:	950f      	str	r5, [sp, #60]	@ 0x3c
 80097f0:	9314      	str	r3, [sp, #80]	@ 0x50
 80097f2:	2500      	movs	r5, #0
 80097f4:	e7ef      	b.n	80097d6 <_dtoa_r+0x926>
 80097f6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80097f8:	e75e      	b.n	80096b8 <_dtoa_r+0x808>
 80097fa:	2b04      	cmp	r3, #4
 80097fc:	d0a8      	beq.n	8009750 <_dtoa_r+0x8a0>
 80097fe:	331c      	adds	r3, #28
 8009800:	e79f      	b.n	8009742 <_dtoa_r+0x892>
 8009802:	0013      	movs	r3, r2
 8009804:	e7fb      	b.n	80097fe <_dtoa_r+0x94e>
 8009806:	9b04      	ldr	r3, [sp, #16]
 8009808:	930c      	str	r3, [sp, #48]	@ 0x30
 800980a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800980c:	930e      	str	r3, [sp, #56]	@ 0x38
 800980e:	2b00      	cmp	r3, #0
 8009810:	dc23      	bgt.n	800985a <_dtoa_r+0x9aa>
 8009812:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009814:	2b02      	cmp	r3, #2
 8009816:	dd20      	ble.n	800985a <_dtoa_r+0x9aa>
 8009818:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800981a:	2b00      	cmp	r3, #0
 800981c:	d000      	beq.n	8009820 <_dtoa_r+0x970>
 800981e:	e6b5      	b.n	800958c <_dtoa_r+0x6dc>
 8009820:	0031      	movs	r1, r6
 8009822:	2205      	movs	r2, #5
 8009824:	9803      	ldr	r0, [sp, #12]
 8009826:	f000 faa5 	bl	8009d74 <__multadd>
 800982a:	0006      	movs	r6, r0
 800982c:	0001      	movs	r1, r0
 800982e:	9805      	ldr	r0, [sp, #20]
 8009830:	f000 fcc6 	bl	800a1c0 <__mcmp>
 8009834:	2800      	cmp	r0, #0
 8009836:	dc00      	bgt.n	800983a <_dtoa_r+0x98a>
 8009838:	e6a8      	b.n	800958c <_dtoa_r+0x6dc>
 800983a:	9b08      	ldr	r3, [sp, #32]
 800983c:	9a08      	ldr	r2, [sp, #32]
 800983e:	1c5c      	adds	r4, r3, #1
 8009840:	2331      	movs	r3, #49	@ 0x31
 8009842:	7013      	strb	r3, [r2, #0]
 8009844:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009846:	3301      	adds	r3, #1
 8009848:	930c      	str	r3, [sp, #48]	@ 0x30
 800984a:	e6a3      	b.n	8009594 <_dtoa_r+0x6e4>
 800984c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800984e:	0037      	movs	r7, r6
 8009850:	e7f3      	b.n	800983a <_dtoa_r+0x98a>
 8009852:	9b04      	ldr	r3, [sp, #16]
 8009854:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8009856:	930c      	str	r3, [sp, #48]	@ 0x30
 8009858:	e7f9      	b.n	800984e <_dtoa_r+0x99e>
 800985a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800985c:	2b00      	cmp	r3, #0
 800985e:	d100      	bne.n	8009862 <_dtoa_r+0x9b2>
 8009860:	e100      	b.n	8009a64 <_dtoa_r+0xbb4>
 8009862:	2c00      	cmp	r4, #0
 8009864:	dd05      	ble.n	8009872 <_dtoa_r+0x9c2>
 8009866:	0039      	movs	r1, r7
 8009868:	0022      	movs	r2, r4
 800986a:	9803      	ldr	r0, [sp, #12]
 800986c:	f000 fc3c 	bl	800a0e8 <__lshift>
 8009870:	0007      	movs	r7, r0
 8009872:	0038      	movs	r0, r7
 8009874:	2d00      	cmp	r5, #0
 8009876:	d018      	beq.n	80098aa <_dtoa_r+0x9fa>
 8009878:	6879      	ldr	r1, [r7, #4]
 800987a:	9803      	ldr	r0, [sp, #12]
 800987c:	f000 fa12 	bl	8009ca4 <_Balloc>
 8009880:	1e04      	subs	r4, r0, #0
 8009882:	d105      	bne.n	8009890 <_dtoa_r+0x9e0>
 8009884:	0022      	movs	r2, r4
 8009886:	4b2b      	ldr	r3, [pc, #172]	@ (8009934 <_dtoa_r+0xa84>)
 8009888:	482b      	ldr	r0, [pc, #172]	@ (8009938 <_dtoa_r+0xa88>)
 800988a:	492c      	ldr	r1, [pc, #176]	@ (800993c <_dtoa_r+0xa8c>)
 800988c:	f7ff fb25 	bl	8008eda <_dtoa_r+0x2a>
 8009890:	0039      	movs	r1, r7
 8009892:	693a      	ldr	r2, [r7, #16]
 8009894:	310c      	adds	r1, #12
 8009896:	3202      	adds	r2, #2
 8009898:	0092      	lsls	r2, r2, #2
 800989a:	300c      	adds	r0, #12
 800989c:	f001 f9c0 	bl	800ac20 <memcpy>
 80098a0:	2201      	movs	r2, #1
 80098a2:	0021      	movs	r1, r4
 80098a4:	9803      	ldr	r0, [sp, #12]
 80098a6:	f000 fc1f 	bl	800a0e8 <__lshift>
 80098aa:	9b08      	ldr	r3, [sp, #32]
 80098ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80098ae:	9306      	str	r3, [sp, #24]
 80098b0:	3b01      	subs	r3, #1
 80098b2:	189b      	adds	r3, r3, r2
 80098b4:	2201      	movs	r2, #1
 80098b6:	9704      	str	r7, [sp, #16]
 80098b8:	0007      	movs	r7, r0
 80098ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80098bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098be:	4013      	ands	r3, r2
 80098c0:	930e      	str	r3, [sp, #56]	@ 0x38
 80098c2:	0031      	movs	r1, r6
 80098c4:	9805      	ldr	r0, [sp, #20]
 80098c6:	f7ff fa65 	bl	8008d94 <quorem>
 80098ca:	9904      	ldr	r1, [sp, #16]
 80098cc:	0005      	movs	r5, r0
 80098ce:	900a      	str	r0, [sp, #40]	@ 0x28
 80098d0:	9805      	ldr	r0, [sp, #20]
 80098d2:	f000 fc75 	bl	800a1c0 <__mcmp>
 80098d6:	003a      	movs	r2, r7
 80098d8:	900d      	str	r0, [sp, #52]	@ 0x34
 80098da:	0031      	movs	r1, r6
 80098dc:	9803      	ldr	r0, [sp, #12]
 80098de:	f000 fc8b 	bl	800a1f8 <__mdiff>
 80098e2:	2201      	movs	r2, #1
 80098e4:	68c3      	ldr	r3, [r0, #12]
 80098e6:	0004      	movs	r4, r0
 80098e8:	3530      	adds	r5, #48	@ 0x30
 80098ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d104      	bne.n	80098fa <_dtoa_r+0xa4a>
 80098f0:	0001      	movs	r1, r0
 80098f2:	9805      	ldr	r0, [sp, #20]
 80098f4:	f000 fc64 	bl	800a1c0 <__mcmp>
 80098f8:	9009      	str	r0, [sp, #36]	@ 0x24
 80098fa:	0021      	movs	r1, r4
 80098fc:	9803      	ldr	r0, [sp, #12]
 80098fe:	f000 fa15 	bl	8009d2c <_Bfree>
 8009902:	9b06      	ldr	r3, [sp, #24]
 8009904:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009906:	1c5c      	adds	r4, r3, #1
 8009908:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800990a:	4313      	orrs	r3, r2
 800990c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800990e:	4313      	orrs	r3, r2
 8009910:	d116      	bne.n	8009940 <_dtoa_r+0xa90>
 8009912:	2d39      	cmp	r5, #57	@ 0x39
 8009914:	d02f      	beq.n	8009976 <_dtoa_r+0xac6>
 8009916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009918:	2b00      	cmp	r3, #0
 800991a:	dd01      	ble.n	8009920 <_dtoa_r+0xa70>
 800991c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800991e:	3531      	adds	r5, #49	@ 0x31
 8009920:	9b06      	ldr	r3, [sp, #24]
 8009922:	701d      	strb	r5, [r3, #0]
 8009924:	e638      	b.n	8009598 <_dtoa_r+0x6e8>
 8009926:	46c0      	nop			@ (mov r8, r8)
 8009928:	40240000 	.word	0x40240000
 800992c:	00000433 	.word	0x00000433
 8009930:	7ff00000 	.word	0x7ff00000
 8009934:	0800b224 	.word	0x0800b224
 8009938:	0800b1cc 	.word	0x0800b1cc
 800993c:	000002ef 	.word	0x000002ef
 8009940:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009942:	2b00      	cmp	r3, #0
 8009944:	db04      	blt.n	8009950 <_dtoa_r+0xaa0>
 8009946:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009948:	4313      	orrs	r3, r2
 800994a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800994c:	4313      	orrs	r3, r2
 800994e:	d11e      	bne.n	800998e <_dtoa_r+0xade>
 8009950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009952:	2b00      	cmp	r3, #0
 8009954:	dde4      	ble.n	8009920 <_dtoa_r+0xa70>
 8009956:	9905      	ldr	r1, [sp, #20]
 8009958:	2201      	movs	r2, #1
 800995a:	9803      	ldr	r0, [sp, #12]
 800995c:	f000 fbc4 	bl	800a0e8 <__lshift>
 8009960:	0031      	movs	r1, r6
 8009962:	9005      	str	r0, [sp, #20]
 8009964:	f000 fc2c 	bl	800a1c0 <__mcmp>
 8009968:	2800      	cmp	r0, #0
 800996a:	dc02      	bgt.n	8009972 <_dtoa_r+0xac2>
 800996c:	d1d8      	bne.n	8009920 <_dtoa_r+0xa70>
 800996e:	07eb      	lsls	r3, r5, #31
 8009970:	d5d6      	bpl.n	8009920 <_dtoa_r+0xa70>
 8009972:	2d39      	cmp	r5, #57	@ 0x39
 8009974:	d1d2      	bne.n	800991c <_dtoa_r+0xa6c>
 8009976:	2339      	movs	r3, #57	@ 0x39
 8009978:	9a06      	ldr	r2, [sp, #24]
 800997a:	7013      	strb	r3, [r2, #0]
 800997c:	0023      	movs	r3, r4
 800997e:	001c      	movs	r4, r3
 8009980:	3b01      	subs	r3, #1
 8009982:	781a      	ldrb	r2, [r3, #0]
 8009984:	2a39      	cmp	r2, #57	@ 0x39
 8009986:	d04f      	beq.n	8009a28 <_dtoa_r+0xb78>
 8009988:	3201      	adds	r2, #1
 800998a:	701a      	strb	r2, [r3, #0]
 800998c:	e604      	b.n	8009598 <_dtoa_r+0x6e8>
 800998e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009990:	2b00      	cmp	r3, #0
 8009992:	dd03      	ble.n	800999c <_dtoa_r+0xaec>
 8009994:	2d39      	cmp	r5, #57	@ 0x39
 8009996:	d0ee      	beq.n	8009976 <_dtoa_r+0xac6>
 8009998:	3501      	adds	r5, #1
 800999a:	e7c1      	b.n	8009920 <_dtoa_r+0xa70>
 800999c:	9b06      	ldr	r3, [sp, #24]
 800999e:	9a06      	ldr	r2, [sp, #24]
 80099a0:	701d      	strb	r5, [r3, #0]
 80099a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d02a      	beq.n	80099fe <_dtoa_r+0xb4e>
 80099a8:	2300      	movs	r3, #0
 80099aa:	220a      	movs	r2, #10
 80099ac:	9905      	ldr	r1, [sp, #20]
 80099ae:	9803      	ldr	r0, [sp, #12]
 80099b0:	f000 f9e0 	bl	8009d74 <__multadd>
 80099b4:	9b04      	ldr	r3, [sp, #16]
 80099b6:	9005      	str	r0, [sp, #20]
 80099b8:	42bb      	cmp	r3, r7
 80099ba:	d109      	bne.n	80099d0 <_dtoa_r+0xb20>
 80099bc:	2300      	movs	r3, #0
 80099be:	220a      	movs	r2, #10
 80099c0:	9904      	ldr	r1, [sp, #16]
 80099c2:	9803      	ldr	r0, [sp, #12]
 80099c4:	f000 f9d6 	bl	8009d74 <__multadd>
 80099c8:	9004      	str	r0, [sp, #16]
 80099ca:	0007      	movs	r7, r0
 80099cc:	9406      	str	r4, [sp, #24]
 80099ce:	e778      	b.n	80098c2 <_dtoa_r+0xa12>
 80099d0:	9904      	ldr	r1, [sp, #16]
 80099d2:	2300      	movs	r3, #0
 80099d4:	220a      	movs	r2, #10
 80099d6:	9803      	ldr	r0, [sp, #12]
 80099d8:	f000 f9cc 	bl	8009d74 <__multadd>
 80099dc:	2300      	movs	r3, #0
 80099de:	9004      	str	r0, [sp, #16]
 80099e0:	220a      	movs	r2, #10
 80099e2:	0039      	movs	r1, r7
 80099e4:	9803      	ldr	r0, [sp, #12]
 80099e6:	f000 f9c5 	bl	8009d74 <__multadd>
 80099ea:	e7ee      	b.n	80099ca <_dtoa_r+0xb1a>
 80099ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099ee:	2401      	movs	r4, #1
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	dd00      	ble.n	80099f6 <_dtoa_r+0xb46>
 80099f4:	001c      	movs	r4, r3
 80099f6:	9b08      	ldr	r3, [sp, #32]
 80099f8:	191c      	adds	r4, r3, r4
 80099fa:	2300      	movs	r3, #0
 80099fc:	9304      	str	r3, [sp, #16]
 80099fe:	9905      	ldr	r1, [sp, #20]
 8009a00:	2201      	movs	r2, #1
 8009a02:	9803      	ldr	r0, [sp, #12]
 8009a04:	f000 fb70 	bl	800a0e8 <__lshift>
 8009a08:	0031      	movs	r1, r6
 8009a0a:	9005      	str	r0, [sp, #20]
 8009a0c:	f000 fbd8 	bl	800a1c0 <__mcmp>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	dcb3      	bgt.n	800997c <_dtoa_r+0xacc>
 8009a14:	d101      	bne.n	8009a1a <_dtoa_r+0xb6a>
 8009a16:	07ed      	lsls	r5, r5, #31
 8009a18:	d4b0      	bmi.n	800997c <_dtoa_r+0xacc>
 8009a1a:	0023      	movs	r3, r4
 8009a1c:	001c      	movs	r4, r3
 8009a1e:	3b01      	subs	r3, #1
 8009a20:	781a      	ldrb	r2, [r3, #0]
 8009a22:	2a30      	cmp	r2, #48	@ 0x30
 8009a24:	d0fa      	beq.n	8009a1c <_dtoa_r+0xb6c>
 8009a26:	e5b7      	b.n	8009598 <_dtoa_r+0x6e8>
 8009a28:	9a08      	ldr	r2, [sp, #32]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d1a7      	bne.n	800997e <_dtoa_r+0xace>
 8009a2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a30:	3301      	adds	r3, #1
 8009a32:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a34:	2331      	movs	r3, #49	@ 0x31
 8009a36:	7013      	strb	r3, [r2, #0]
 8009a38:	e5ae      	b.n	8009598 <_dtoa_r+0x6e8>
 8009a3a:	4b15      	ldr	r3, [pc, #84]	@ (8009a90 <_dtoa_r+0xbe0>)
 8009a3c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009a3e:	9308      	str	r3, [sp, #32]
 8009a40:	4b14      	ldr	r3, [pc, #80]	@ (8009a94 <_dtoa_r+0xbe4>)
 8009a42:	2a00      	cmp	r2, #0
 8009a44:	d001      	beq.n	8009a4a <_dtoa_r+0xb9a>
 8009a46:	f7ff fa7b 	bl	8008f40 <_dtoa_r+0x90>
 8009a4a:	f7ff fa7b 	bl	8008f44 <_dtoa_r+0x94>
 8009a4e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	dc00      	bgt.n	8009a56 <_dtoa_r+0xba6>
 8009a54:	e648      	b.n	80096e8 <_dtoa_r+0x838>
 8009a56:	2001      	movs	r0, #1
 8009a58:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009a5a:	e665      	b.n	8009728 <_dtoa_r+0x878>
 8009a5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	dc00      	bgt.n	8009a64 <_dtoa_r+0xbb4>
 8009a62:	e6d6      	b.n	8009812 <_dtoa_r+0x962>
 8009a64:	2400      	movs	r4, #0
 8009a66:	0031      	movs	r1, r6
 8009a68:	9805      	ldr	r0, [sp, #20]
 8009a6a:	f7ff f993 	bl	8008d94 <quorem>
 8009a6e:	9b08      	ldr	r3, [sp, #32]
 8009a70:	3030      	adds	r0, #48	@ 0x30
 8009a72:	5518      	strb	r0, [r3, r4]
 8009a74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a76:	3401      	adds	r4, #1
 8009a78:	0005      	movs	r5, r0
 8009a7a:	429c      	cmp	r4, r3
 8009a7c:	dab6      	bge.n	80099ec <_dtoa_r+0xb3c>
 8009a7e:	2300      	movs	r3, #0
 8009a80:	220a      	movs	r2, #10
 8009a82:	9905      	ldr	r1, [sp, #20]
 8009a84:	9803      	ldr	r0, [sp, #12]
 8009a86:	f000 f975 	bl	8009d74 <__multadd>
 8009a8a:	9005      	str	r0, [sp, #20]
 8009a8c:	e7eb      	b.n	8009a66 <_dtoa_r+0xbb6>
 8009a8e:	46c0      	nop			@ (mov r8, r8)
 8009a90:	0800b1a8 	.word	0x0800b1a8
 8009a94:	0800b1b0 	.word	0x0800b1b0

08009a98 <_free_r>:
 8009a98:	b570      	push	{r4, r5, r6, lr}
 8009a9a:	0005      	movs	r5, r0
 8009a9c:	1e0c      	subs	r4, r1, #0
 8009a9e:	d010      	beq.n	8009ac2 <_free_r+0x2a>
 8009aa0:	3c04      	subs	r4, #4
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	da00      	bge.n	8009aaa <_free_r+0x12>
 8009aa8:	18e4      	adds	r4, r4, r3
 8009aaa:	0028      	movs	r0, r5
 8009aac:	f000 f8ea 	bl	8009c84 <__malloc_lock>
 8009ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8009b28 <_free_r+0x90>)
 8009ab2:	6813      	ldr	r3, [r2, #0]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d105      	bne.n	8009ac4 <_free_r+0x2c>
 8009ab8:	6063      	str	r3, [r4, #4]
 8009aba:	6014      	str	r4, [r2, #0]
 8009abc:	0028      	movs	r0, r5
 8009abe:	f000 f8e9 	bl	8009c94 <__malloc_unlock>
 8009ac2:	bd70      	pop	{r4, r5, r6, pc}
 8009ac4:	42a3      	cmp	r3, r4
 8009ac6:	d908      	bls.n	8009ada <_free_r+0x42>
 8009ac8:	6820      	ldr	r0, [r4, #0]
 8009aca:	1821      	adds	r1, r4, r0
 8009acc:	428b      	cmp	r3, r1
 8009ace:	d1f3      	bne.n	8009ab8 <_free_r+0x20>
 8009ad0:	6819      	ldr	r1, [r3, #0]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	1809      	adds	r1, r1, r0
 8009ad6:	6021      	str	r1, [r4, #0]
 8009ad8:	e7ee      	b.n	8009ab8 <_free_r+0x20>
 8009ada:	001a      	movs	r2, r3
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d001      	beq.n	8009ae6 <_free_r+0x4e>
 8009ae2:	42a3      	cmp	r3, r4
 8009ae4:	d9f9      	bls.n	8009ada <_free_r+0x42>
 8009ae6:	6811      	ldr	r1, [r2, #0]
 8009ae8:	1850      	adds	r0, r2, r1
 8009aea:	42a0      	cmp	r0, r4
 8009aec:	d10b      	bne.n	8009b06 <_free_r+0x6e>
 8009aee:	6820      	ldr	r0, [r4, #0]
 8009af0:	1809      	adds	r1, r1, r0
 8009af2:	1850      	adds	r0, r2, r1
 8009af4:	6011      	str	r1, [r2, #0]
 8009af6:	4283      	cmp	r3, r0
 8009af8:	d1e0      	bne.n	8009abc <_free_r+0x24>
 8009afa:	6818      	ldr	r0, [r3, #0]
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	1841      	adds	r1, r0, r1
 8009b00:	6011      	str	r1, [r2, #0]
 8009b02:	6053      	str	r3, [r2, #4]
 8009b04:	e7da      	b.n	8009abc <_free_r+0x24>
 8009b06:	42a0      	cmp	r0, r4
 8009b08:	d902      	bls.n	8009b10 <_free_r+0x78>
 8009b0a:	230c      	movs	r3, #12
 8009b0c:	602b      	str	r3, [r5, #0]
 8009b0e:	e7d5      	b.n	8009abc <_free_r+0x24>
 8009b10:	6820      	ldr	r0, [r4, #0]
 8009b12:	1821      	adds	r1, r4, r0
 8009b14:	428b      	cmp	r3, r1
 8009b16:	d103      	bne.n	8009b20 <_free_r+0x88>
 8009b18:	6819      	ldr	r1, [r3, #0]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	1809      	adds	r1, r1, r0
 8009b1e:	6021      	str	r1, [r4, #0]
 8009b20:	6063      	str	r3, [r4, #4]
 8009b22:	6054      	str	r4, [r2, #4]
 8009b24:	e7ca      	b.n	8009abc <_free_r+0x24>
 8009b26:	46c0      	nop			@ (mov r8, r8)
 8009b28:	20000600 	.word	0x20000600

08009b2c <malloc>:
 8009b2c:	b510      	push	{r4, lr}
 8009b2e:	4b03      	ldr	r3, [pc, #12]	@ (8009b3c <malloc+0x10>)
 8009b30:	0001      	movs	r1, r0
 8009b32:	6818      	ldr	r0, [r3, #0]
 8009b34:	f000 f826 	bl	8009b84 <_malloc_r>
 8009b38:	bd10      	pop	{r4, pc}
 8009b3a:	46c0      	nop			@ (mov r8, r8)
 8009b3c:	2000001c 	.word	0x2000001c

08009b40 <sbrk_aligned>:
 8009b40:	b570      	push	{r4, r5, r6, lr}
 8009b42:	4e0f      	ldr	r6, [pc, #60]	@ (8009b80 <sbrk_aligned+0x40>)
 8009b44:	000d      	movs	r5, r1
 8009b46:	6831      	ldr	r1, [r6, #0]
 8009b48:	0004      	movs	r4, r0
 8009b4a:	2900      	cmp	r1, #0
 8009b4c:	d102      	bne.n	8009b54 <sbrk_aligned+0x14>
 8009b4e:	f001 f855 	bl	800abfc <_sbrk_r>
 8009b52:	6030      	str	r0, [r6, #0]
 8009b54:	0029      	movs	r1, r5
 8009b56:	0020      	movs	r0, r4
 8009b58:	f001 f850 	bl	800abfc <_sbrk_r>
 8009b5c:	1c43      	adds	r3, r0, #1
 8009b5e:	d103      	bne.n	8009b68 <sbrk_aligned+0x28>
 8009b60:	2501      	movs	r5, #1
 8009b62:	426d      	negs	r5, r5
 8009b64:	0028      	movs	r0, r5
 8009b66:	bd70      	pop	{r4, r5, r6, pc}
 8009b68:	2303      	movs	r3, #3
 8009b6a:	1cc5      	adds	r5, r0, #3
 8009b6c:	439d      	bics	r5, r3
 8009b6e:	42a8      	cmp	r0, r5
 8009b70:	d0f8      	beq.n	8009b64 <sbrk_aligned+0x24>
 8009b72:	1a29      	subs	r1, r5, r0
 8009b74:	0020      	movs	r0, r4
 8009b76:	f001 f841 	bl	800abfc <_sbrk_r>
 8009b7a:	3001      	adds	r0, #1
 8009b7c:	d1f2      	bne.n	8009b64 <sbrk_aligned+0x24>
 8009b7e:	e7ef      	b.n	8009b60 <sbrk_aligned+0x20>
 8009b80:	200005fc 	.word	0x200005fc

08009b84 <_malloc_r>:
 8009b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b86:	2203      	movs	r2, #3
 8009b88:	1ccb      	adds	r3, r1, #3
 8009b8a:	4393      	bics	r3, r2
 8009b8c:	3308      	adds	r3, #8
 8009b8e:	0005      	movs	r5, r0
 8009b90:	001f      	movs	r7, r3
 8009b92:	2b0c      	cmp	r3, #12
 8009b94:	d234      	bcs.n	8009c00 <_malloc_r+0x7c>
 8009b96:	270c      	movs	r7, #12
 8009b98:	42b9      	cmp	r1, r7
 8009b9a:	d833      	bhi.n	8009c04 <_malloc_r+0x80>
 8009b9c:	0028      	movs	r0, r5
 8009b9e:	f000 f871 	bl	8009c84 <__malloc_lock>
 8009ba2:	4e37      	ldr	r6, [pc, #220]	@ (8009c80 <_malloc_r+0xfc>)
 8009ba4:	6833      	ldr	r3, [r6, #0]
 8009ba6:	001c      	movs	r4, r3
 8009ba8:	2c00      	cmp	r4, #0
 8009baa:	d12f      	bne.n	8009c0c <_malloc_r+0x88>
 8009bac:	0039      	movs	r1, r7
 8009bae:	0028      	movs	r0, r5
 8009bb0:	f7ff ffc6 	bl	8009b40 <sbrk_aligned>
 8009bb4:	0004      	movs	r4, r0
 8009bb6:	1c43      	adds	r3, r0, #1
 8009bb8:	d15f      	bne.n	8009c7a <_malloc_r+0xf6>
 8009bba:	6834      	ldr	r4, [r6, #0]
 8009bbc:	9400      	str	r4, [sp, #0]
 8009bbe:	9b00      	ldr	r3, [sp, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d14a      	bne.n	8009c5a <_malloc_r+0xd6>
 8009bc4:	2c00      	cmp	r4, #0
 8009bc6:	d052      	beq.n	8009c6e <_malloc_r+0xea>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	0028      	movs	r0, r5
 8009bcc:	18e3      	adds	r3, r4, r3
 8009bce:	9900      	ldr	r1, [sp, #0]
 8009bd0:	9301      	str	r3, [sp, #4]
 8009bd2:	f001 f813 	bl	800abfc <_sbrk_r>
 8009bd6:	9b01      	ldr	r3, [sp, #4]
 8009bd8:	4283      	cmp	r3, r0
 8009bda:	d148      	bne.n	8009c6e <_malloc_r+0xea>
 8009bdc:	6823      	ldr	r3, [r4, #0]
 8009bde:	0028      	movs	r0, r5
 8009be0:	1aff      	subs	r7, r7, r3
 8009be2:	0039      	movs	r1, r7
 8009be4:	f7ff ffac 	bl	8009b40 <sbrk_aligned>
 8009be8:	3001      	adds	r0, #1
 8009bea:	d040      	beq.n	8009c6e <_malloc_r+0xea>
 8009bec:	6823      	ldr	r3, [r4, #0]
 8009bee:	19db      	adds	r3, r3, r7
 8009bf0:	6023      	str	r3, [r4, #0]
 8009bf2:	6833      	ldr	r3, [r6, #0]
 8009bf4:	685a      	ldr	r2, [r3, #4]
 8009bf6:	2a00      	cmp	r2, #0
 8009bf8:	d133      	bne.n	8009c62 <_malloc_r+0xde>
 8009bfa:	9b00      	ldr	r3, [sp, #0]
 8009bfc:	6033      	str	r3, [r6, #0]
 8009bfe:	e019      	b.n	8009c34 <_malloc_r+0xb0>
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	dac9      	bge.n	8009b98 <_malloc_r+0x14>
 8009c04:	230c      	movs	r3, #12
 8009c06:	602b      	str	r3, [r5, #0]
 8009c08:	2000      	movs	r0, #0
 8009c0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009c0c:	6821      	ldr	r1, [r4, #0]
 8009c0e:	1bc9      	subs	r1, r1, r7
 8009c10:	d420      	bmi.n	8009c54 <_malloc_r+0xd0>
 8009c12:	290b      	cmp	r1, #11
 8009c14:	d90a      	bls.n	8009c2c <_malloc_r+0xa8>
 8009c16:	19e2      	adds	r2, r4, r7
 8009c18:	6027      	str	r7, [r4, #0]
 8009c1a:	42a3      	cmp	r3, r4
 8009c1c:	d104      	bne.n	8009c28 <_malloc_r+0xa4>
 8009c1e:	6032      	str	r2, [r6, #0]
 8009c20:	6863      	ldr	r3, [r4, #4]
 8009c22:	6011      	str	r1, [r2, #0]
 8009c24:	6053      	str	r3, [r2, #4]
 8009c26:	e005      	b.n	8009c34 <_malloc_r+0xb0>
 8009c28:	605a      	str	r2, [r3, #4]
 8009c2a:	e7f9      	b.n	8009c20 <_malloc_r+0x9c>
 8009c2c:	6862      	ldr	r2, [r4, #4]
 8009c2e:	42a3      	cmp	r3, r4
 8009c30:	d10e      	bne.n	8009c50 <_malloc_r+0xcc>
 8009c32:	6032      	str	r2, [r6, #0]
 8009c34:	0028      	movs	r0, r5
 8009c36:	f000 f82d 	bl	8009c94 <__malloc_unlock>
 8009c3a:	0020      	movs	r0, r4
 8009c3c:	2207      	movs	r2, #7
 8009c3e:	300b      	adds	r0, #11
 8009c40:	1d23      	adds	r3, r4, #4
 8009c42:	4390      	bics	r0, r2
 8009c44:	1ac2      	subs	r2, r0, r3
 8009c46:	4298      	cmp	r0, r3
 8009c48:	d0df      	beq.n	8009c0a <_malloc_r+0x86>
 8009c4a:	1a1b      	subs	r3, r3, r0
 8009c4c:	50a3      	str	r3, [r4, r2]
 8009c4e:	e7dc      	b.n	8009c0a <_malloc_r+0x86>
 8009c50:	605a      	str	r2, [r3, #4]
 8009c52:	e7ef      	b.n	8009c34 <_malloc_r+0xb0>
 8009c54:	0023      	movs	r3, r4
 8009c56:	6864      	ldr	r4, [r4, #4]
 8009c58:	e7a6      	b.n	8009ba8 <_malloc_r+0x24>
 8009c5a:	9c00      	ldr	r4, [sp, #0]
 8009c5c:	6863      	ldr	r3, [r4, #4]
 8009c5e:	9300      	str	r3, [sp, #0]
 8009c60:	e7ad      	b.n	8009bbe <_malloc_r+0x3a>
 8009c62:	001a      	movs	r2, r3
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	42a3      	cmp	r3, r4
 8009c68:	d1fb      	bne.n	8009c62 <_malloc_r+0xde>
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	e7da      	b.n	8009c24 <_malloc_r+0xa0>
 8009c6e:	230c      	movs	r3, #12
 8009c70:	0028      	movs	r0, r5
 8009c72:	602b      	str	r3, [r5, #0]
 8009c74:	f000 f80e 	bl	8009c94 <__malloc_unlock>
 8009c78:	e7c6      	b.n	8009c08 <_malloc_r+0x84>
 8009c7a:	6007      	str	r7, [r0, #0]
 8009c7c:	e7da      	b.n	8009c34 <_malloc_r+0xb0>
 8009c7e:	46c0      	nop			@ (mov r8, r8)
 8009c80:	20000600 	.word	0x20000600

08009c84 <__malloc_lock>:
 8009c84:	b510      	push	{r4, lr}
 8009c86:	4802      	ldr	r0, [pc, #8]	@ (8009c90 <__malloc_lock+0xc>)
 8009c88:	f7ff f877 	bl	8008d7a <__retarget_lock_acquire_recursive>
 8009c8c:	bd10      	pop	{r4, pc}
 8009c8e:	46c0      	nop			@ (mov r8, r8)
 8009c90:	200005f8 	.word	0x200005f8

08009c94 <__malloc_unlock>:
 8009c94:	b510      	push	{r4, lr}
 8009c96:	4802      	ldr	r0, [pc, #8]	@ (8009ca0 <__malloc_unlock+0xc>)
 8009c98:	f7ff f870 	bl	8008d7c <__retarget_lock_release_recursive>
 8009c9c:	bd10      	pop	{r4, pc}
 8009c9e:	46c0      	nop			@ (mov r8, r8)
 8009ca0:	200005f8 	.word	0x200005f8

08009ca4 <_Balloc>:
 8009ca4:	b570      	push	{r4, r5, r6, lr}
 8009ca6:	69c5      	ldr	r5, [r0, #28]
 8009ca8:	0006      	movs	r6, r0
 8009caa:	000c      	movs	r4, r1
 8009cac:	2d00      	cmp	r5, #0
 8009cae:	d10e      	bne.n	8009cce <_Balloc+0x2a>
 8009cb0:	2010      	movs	r0, #16
 8009cb2:	f7ff ff3b 	bl	8009b2c <malloc>
 8009cb6:	1e02      	subs	r2, r0, #0
 8009cb8:	61f0      	str	r0, [r6, #28]
 8009cba:	d104      	bne.n	8009cc6 <_Balloc+0x22>
 8009cbc:	216b      	movs	r1, #107	@ 0x6b
 8009cbe:	4b19      	ldr	r3, [pc, #100]	@ (8009d24 <_Balloc+0x80>)
 8009cc0:	4819      	ldr	r0, [pc, #100]	@ (8009d28 <_Balloc+0x84>)
 8009cc2:	f000 ffb7 	bl	800ac34 <__assert_func>
 8009cc6:	6045      	str	r5, [r0, #4]
 8009cc8:	6085      	str	r5, [r0, #8]
 8009cca:	6005      	str	r5, [r0, #0]
 8009ccc:	60c5      	str	r5, [r0, #12]
 8009cce:	69f5      	ldr	r5, [r6, #28]
 8009cd0:	68eb      	ldr	r3, [r5, #12]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d013      	beq.n	8009cfe <_Balloc+0x5a>
 8009cd6:	69f3      	ldr	r3, [r6, #28]
 8009cd8:	00a2      	lsls	r2, r4, #2
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	189b      	adds	r3, r3, r2
 8009cde:	6818      	ldr	r0, [r3, #0]
 8009ce0:	2800      	cmp	r0, #0
 8009ce2:	d118      	bne.n	8009d16 <_Balloc+0x72>
 8009ce4:	2101      	movs	r1, #1
 8009ce6:	000d      	movs	r5, r1
 8009ce8:	40a5      	lsls	r5, r4
 8009cea:	1d6a      	adds	r2, r5, #5
 8009cec:	0030      	movs	r0, r6
 8009cee:	0092      	lsls	r2, r2, #2
 8009cf0:	f000 ffbe 	bl	800ac70 <_calloc_r>
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	d00c      	beq.n	8009d12 <_Balloc+0x6e>
 8009cf8:	6044      	str	r4, [r0, #4]
 8009cfa:	6085      	str	r5, [r0, #8]
 8009cfc:	e00d      	b.n	8009d1a <_Balloc+0x76>
 8009cfe:	2221      	movs	r2, #33	@ 0x21
 8009d00:	2104      	movs	r1, #4
 8009d02:	0030      	movs	r0, r6
 8009d04:	f000 ffb4 	bl	800ac70 <_calloc_r>
 8009d08:	69f3      	ldr	r3, [r6, #28]
 8009d0a:	60e8      	str	r0, [r5, #12]
 8009d0c:	68db      	ldr	r3, [r3, #12]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d1e1      	bne.n	8009cd6 <_Balloc+0x32>
 8009d12:	2000      	movs	r0, #0
 8009d14:	bd70      	pop	{r4, r5, r6, pc}
 8009d16:	6802      	ldr	r2, [r0, #0]
 8009d18:	601a      	str	r2, [r3, #0]
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	6103      	str	r3, [r0, #16]
 8009d1e:	60c3      	str	r3, [r0, #12]
 8009d20:	e7f8      	b.n	8009d14 <_Balloc+0x70>
 8009d22:	46c0      	nop			@ (mov r8, r8)
 8009d24:	0800b1b5 	.word	0x0800b1b5
 8009d28:	0800b235 	.word	0x0800b235

08009d2c <_Bfree>:
 8009d2c:	b570      	push	{r4, r5, r6, lr}
 8009d2e:	69c6      	ldr	r6, [r0, #28]
 8009d30:	0005      	movs	r5, r0
 8009d32:	000c      	movs	r4, r1
 8009d34:	2e00      	cmp	r6, #0
 8009d36:	d10e      	bne.n	8009d56 <_Bfree+0x2a>
 8009d38:	2010      	movs	r0, #16
 8009d3a:	f7ff fef7 	bl	8009b2c <malloc>
 8009d3e:	1e02      	subs	r2, r0, #0
 8009d40:	61e8      	str	r0, [r5, #28]
 8009d42:	d104      	bne.n	8009d4e <_Bfree+0x22>
 8009d44:	218f      	movs	r1, #143	@ 0x8f
 8009d46:	4b09      	ldr	r3, [pc, #36]	@ (8009d6c <_Bfree+0x40>)
 8009d48:	4809      	ldr	r0, [pc, #36]	@ (8009d70 <_Bfree+0x44>)
 8009d4a:	f000 ff73 	bl	800ac34 <__assert_func>
 8009d4e:	6046      	str	r6, [r0, #4]
 8009d50:	6086      	str	r6, [r0, #8]
 8009d52:	6006      	str	r6, [r0, #0]
 8009d54:	60c6      	str	r6, [r0, #12]
 8009d56:	2c00      	cmp	r4, #0
 8009d58:	d007      	beq.n	8009d6a <_Bfree+0x3e>
 8009d5a:	69eb      	ldr	r3, [r5, #28]
 8009d5c:	6862      	ldr	r2, [r4, #4]
 8009d5e:	68db      	ldr	r3, [r3, #12]
 8009d60:	0092      	lsls	r2, r2, #2
 8009d62:	189b      	adds	r3, r3, r2
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	6022      	str	r2, [r4, #0]
 8009d68:	601c      	str	r4, [r3, #0]
 8009d6a:	bd70      	pop	{r4, r5, r6, pc}
 8009d6c:	0800b1b5 	.word	0x0800b1b5
 8009d70:	0800b235 	.word	0x0800b235

08009d74 <__multadd>:
 8009d74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d76:	000f      	movs	r7, r1
 8009d78:	9001      	str	r0, [sp, #4]
 8009d7a:	000c      	movs	r4, r1
 8009d7c:	001e      	movs	r6, r3
 8009d7e:	2000      	movs	r0, #0
 8009d80:	690d      	ldr	r5, [r1, #16]
 8009d82:	3714      	adds	r7, #20
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	3001      	adds	r0, #1
 8009d88:	b299      	uxth	r1, r3
 8009d8a:	4351      	muls	r1, r2
 8009d8c:	0c1b      	lsrs	r3, r3, #16
 8009d8e:	4353      	muls	r3, r2
 8009d90:	1989      	adds	r1, r1, r6
 8009d92:	0c0e      	lsrs	r6, r1, #16
 8009d94:	199b      	adds	r3, r3, r6
 8009d96:	0c1e      	lsrs	r6, r3, #16
 8009d98:	b289      	uxth	r1, r1
 8009d9a:	041b      	lsls	r3, r3, #16
 8009d9c:	185b      	adds	r3, r3, r1
 8009d9e:	c708      	stmia	r7!, {r3}
 8009da0:	4285      	cmp	r5, r0
 8009da2:	dcef      	bgt.n	8009d84 <__multadd+0x10>
 8009da4:	2e00      	cmp	r6, #0
 8009da6:	d022      	beq.n	8009dee <__multadd+0x7a>
 8009da8:	68a3      	ldr	r3, [r4, #8]
 8009daa:	42ab      	cmp	r3, r5
 8009dac:	dc19      	bgt.n	8009de2 <__multadd+0x6e>
 8009dae:	6861      	ldr	r1, [r4, #4]
 8009db0:	9801      	ldr	r0, [sp, #4]
 8009db2:	3101      	adds	r1, #1
 8009db4:	f7ff ff76 	bl	8009ca4 <_Balloc>
 8009db8:	1e07      	subs	r7, r0, #0
 8009dba:	d105      	bne.n	8009dc8 <__multadd+0x54>
 8009dbc:	003a      	movs	r2, r7
 8009dbe:	21ba      	movs	r1, #186	@ 0xba
 8009dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8009df4 <__multadd+0x80>)
 8009dc2:	480d      	ldr	r0, [pc, #52]	@ (8009df8 <__multadd+0x84>)
 8009dc4:	f000 ff36 	bl	800ac34 <__assert_func>
 8009dc8:	0021      	movs	r1, r4
 8009dca:	6922      	ldr	r2, [r4, #16]
 8009dcc:	310c      	adds	r1, #12
 8009dce:	3202      	adds	r2, #2
 8009dd0:	0092      	lsls	r2, r2, #2
 8009dd2:	300c      	adds	r0, #12
 8009dd4:	f000 ff24 	bl	800ac20 <memcpy>
 8009dd8:	0021      	movs	r1, r4
 8009dda:	9801      	ldr	r0, [sp, #4]
 8009ddc:	f7ff ffa6 	bl	8009d2c <_Bfree>
 8009de0:	003c      	movs	r4, r7
 8009de2:	1d2b      	adds	r3, r5, #4
 8009de4:	009b      	lsls	r3, r3, #2
 8009de6:	18e3      	adds	r3, r4, r3
 8009de8:	3501      	adds	r5, #1
 8009dea:	605e      	str	r6, [r3, #4]
 8009dec:	6125      	str	r5, [r4, #16]
 8009dee:	0020      	movs	r0, r4
 8009df0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009df2:	46c0      	nop			@ (mov r8, r8)
 8009df4:	0800b224 	.word	0x0800b224
 8009df8:	0800b235 	.word	0x0800b235

08009dfc <__hi0bits>:
 8009dfc:	2280      	movs	r2, #128	@ 0x80
 8009dfe:	0003      	movs	r3, r0
 8009e00:	0252      	lsls	r2, r2, #9
 8009e02:	2000      	movs	r0, #0
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d201      	bcs.n	8009e0c <__hi0bits+0x10>
 8009e08:	041b      	lsls	r3, r3, #16
 8009e0a:	3010      	adds	r0, #16
 8009e0c:	2280      	movs	r2, #128	@ 0x80
 8009e0e:	0452      	lsls	r2, r2, #17
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d201      	bcs.n	8009e18 <__hi0bits+0x1c>
 8009e14:	3008      	adds	r0, #8
 8009e16:	021b      	lsls	r3, r3, #8
 8009e18:	2280      	movs	r2, #128	@ 0x80
 8009e1a:	0552      	lsls	r2, r2, #21
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d201      	bcs.n	8009e24 <__hi0bits+0x28>
 8009e20:	3004      	adds	r0, #4
 8009e22:	011b      	lsls	r3, r3, #4
 8009e24:	2280      	movs	r2, #128	@ 0x80
 8009e26:	05d2      	lsls	r2, r2, #23
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d201      	bcs.n	8009e30 <__hi0bits+0x34>
 8009e2c:	3002      	adds	r0, #2
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	db03      	blt.n	8009e3c <__hi0bits+0x40>
 8009e34:	3001      	adds	r0, #1
 8009e36:	4213      	tst	r3, r2
 8009e38:	d100      	bne.n	8009e3c <__hi0bits+0x40>
 8009e3a:	2020      	movs	r0, #32
 8009e3c:	4770      	bx	lr

08009e3e <__lo0bits>:
 8009e3e:	6803      	ldr	r3, [r0, #0]
 8009e40:	0001      	movs	r1, r0
 8009e42:	2207      	movs	r2, #7
 8009e44:	0018      	movs	r0, r3
 8009e46:	4010      	ands	r0, r2
 8009e48:	4213      	tst	r3, r2
 8009e4a:	d00d      	beq.n	8009e68 <__lo0bits+0x2a>
 8009e4c:	3a06      	subs	r2, #6
 8009e4e:	2000      	movs	r0, #0
 8009e50:	4213      	tst	r3, r2
 8009e52:	d105      	bne.n	8009e60 <__lo0bits+0x22>
 8009e54:	3002      	adds	r0, #2
 8009e56:	4203      	tst	r3, r0
 8009e58:	d003      	beq.n	8009e62 <__lo0bits+0x24>
 8009e5a:	40d3      	lsrs	r3, r2
 8009e5c:	0010      	movs	r0, r2
 8009e5e:	600b      	str	r3, [r1, #0]
 8009e60:	4770      	bx	lr
 8009e62:	089b      	lsrs	r3, r3, #2
 8009e64:	600b      	str	r3, [r1, #0]
 8009e66:	e7fb      	b.n	8009e60 <__lo0bits+0x22>
 8009e68:	b29a      	uxth	r2, r3
 8009e6a:	2a00      	cmp	r2, #0
 8009e6c:	d101      	bne.n	8009e72 <__lo0bits+0x34>
 8009e6e:	2010      	movs	r0, #16
 8009e70:	0c1b      	lsrs	r3, r3, #16
 8009e72:	b2da      	uxtb	r2, r3
 8009e74:	2a00      	cmp	r2, #0
 8009e76:	d101      	bne.n	8009e7c <__lo0bits+0x3e>
 8009e78:	3008      	adds	r0, #8
 8009e7a:	0a1b      	lsrs	r3, r3, #8
 8009e7c:	071a      	lsls	r2, r3, #28
 8009e7e:	d101      	bne.n	8009e84 <__lo0bits+0x46>
 8009e80:	3004      	adds	r0, #4
 8009e82:	091b      	lsrs	r3, r3, #4
 8009e84:	079a      	lsls	r2, r3, #30
 8009e86:	d101      	bne.n	8009e8c <__lo0bits+0x4e>
 8009e88:	3002      	adds	r0, #2
 8009e8a:	089b      	lsrs	r3, r3, #2
 8009e8c:	07da      	lsls	r2, r3, #31
 8009e8e:	d4e9      	bmi.n	8009e64 <__lo0bits+0x26>
 8009e90:	3001      	adds	r0, #1
 8009e92:	085b      	lsrs	r3, r3, #1
 8009e94:	d1e6      	bne.n	8009e64 <__lo0bits+0x26>
 8009e96:	2020      	movs	r0, #32
 8009e98:	e7e2      	b.n	8009e60 <__lo0bits+0x22>
	...

08009e9c <__i2b>:
 8009e9c:	b510      	push	{r4, lr}
 8009e9e:	000c      	movs	r4, r1
 8009ea0:	2101      	movs	r1, #1
 8009ea2:	f7ff feff 	bl	8009ca4 <_Balloc>
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	d107      	bne.n	8009eba <__i2b+0x1e>
 8009eaa:	2146      	movs	r1, #70	@ 0x46
 8009eac:	4c05      	ldr	r4, [pc, #20]	@ (8009ec4 <__i2b+0x28>)
 8009eae:	0002      	movs	r2, r0
 8009eb0:	4b05      	ldr	r3, [pc, #20]	@ (8009ec8 <__i2b+0x2c>)
 8009eb2:	0020      	movs	r0, r4
 8009eb4:	31ff      	adds	r1, #255	@ 0xff
 8009eb6:	f000 febd 	bl	800ac34 <__assert_func>
 8009eba:	2301      	movs	r3, #1
 8009ebc:	6144      	str	r4, [r0, #20]
 8009ebe:	6103      	str	r3, [r0, #16]
 8009ec0:	bd10      	pop	{r4, pc}
 8009ec2:	46c0      	nop			@ (mov r8, r8)
 8009ec4:	0800b235 	.word	0x0800b235
 8009ec8:	0800b224 	.word	0x0800b224

08009ecc <__multiply>:
 8009ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ece:	0014      	movs	r4, r2
 8009ed0:	690a      	ldr	r2, [r1, #16]
 8009ed2:	6923      	ldr	r3, [r4, #16]
 8009ed4:	000d      	movs	r5, r1
 8009ed6:	b08b      	sub	sp, #44	@ 0x2c
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	db02      	blt.n	8009ee2 <__multiply+0x16>
 8009edc:	0023      	movs	r3, r4
 8009ede:	000c      	movs	r4, r1
 8009ee0:	001d      	movs	r5, r3
 8009ee2:	6927      	ldr	r7, [r4, #16]
 8009ee4:	692e      	ldr	r6, [r5, #16]
 8009ee6:	6861      	ldr	r1, [r4, #4]
 8009ee8:	19bb      	adds	r3, r7, r6
 8009eea:	9303      	str	r3, [sp, #12]
 8009eec:	68a3      	ldr	r3, [r4, #8]
 8009eee:	19ba      	adds	r2, r7, r6
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	da00      	bge.n	8009ef6 <__multiply+0x2a>
 8009ef4:	3101      	adds	r1, #1
 8009ef6:	f7ff fed5 	bl	8009ca4 <_Balloc>
 8009efa:	9002      	str	r0, [sp, #8]
 8009efc:	2800      	cmp	r0, #0
 8009efe:	d106      	bne.n	8009f0e <__multiply+0x42>
 8009f00:	21b1      	movs	r1, #177	@ 0xb1
 8009f02:	4b49      	ldr	r3, [pc, #292]	@ (800a028 <__multiply+0x15c>)
 8009f04:	4849      	ldr	r0, [pc, #292]	@ (800a02c <__multiply+0x160>)
 8009f06:	9a02      	ldr	r2, [sp, #8]
 8009f08:	0049      	lsls	r1, r1, #1
 8009f0a:	f000 fe93 	bl	800ac34 <__assert_func>
 8009f0e:	9b02      	ldr	r3, [sp, #8]
 8009f10:	2200      	movs	r2, #0
 8009f12:	3314      	adds	r3, #20
 8009f14:	469c      	mov	ip, r3
 8009f16:	19bb      	adds	r3, r7, r6
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	4463      	add	r3, ip
 8009f1c:	9304      	str	r3, [sp, #16]
 8009f1e:	4663      	mov	r3, ip
 8009f20:	9904      	ldr	r1, [sp, #16]
 8009f22:	428b      	cmp	r3, r1
 8009f24:	d32a      	bcc.n	8009f7c <__multiply+0xb0>
 8009f26:	0023      	movs	r3, r4
 8009f28:	00bf      	lsls	r7, r7, #2
 8009f2a:	3314      	adds	r3, #20
 8009f2c:	3514      	adds	r5, #20
 8009f2e:	9308      	str	r3, [sp, #32]
 8009f30:	00b6      	lsls	r6, r6, #2
 8009f32:	19db      	adds	r3, r3, r7
 8009f34:	9305      	str	r3, [sp, #20]
 8009f36:	19ab      	adds	r3, r5, r6
 8009f38:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f3a:	2304      	movs	r3, #4
 8009f3c:	9306      	str	r3, [sp, #24]
 8009f3e:	0023      	movs	r3, r4
 8009f40:	9a05      	ldr	r2, [sp, #20]
 8009f42:	3315      	adds	r3, #21
 8009f44:	9501      	str	r5, [sp, #4]
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d305      	bcc.n	8009f56 <__multiply+0x8a>
 8009f4a:	1b13      	subs	r3, r2, r4
 8009f4c:	3b15      	subs	r3, #21
 8009f4e:	089b      	lsrs	r3, r3, #2
 8009f50:	3301      	adds	r3, #1
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	9306      	str	r3, [sp, #24]
 8009f56:	9b01      	ldr	r3, [sp, #4]
 8009f58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d310      	bcc.n	8009f80 <__multiply+0xb4>
 8009f5e:	9b03      	ldr	r3, [sp, #12]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	dd05      	ble.n	8009f70 <__multiply+0xa4>
 8009f64:	9b04      	ldr	r3, [sp, #16]
 8009f66:	3b04      	subs	r3, #4
 8009f68:	9304      	str	r3, [sp, #16]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d056      	beq.n	800a01e <__multiply+0x152>
 8009f70:	9b02      	ldr	r3, [sp, #8]
 8009f72:	9a03      	ldr	r2, [sp, #12]
 8009f74:	0018      	movs	r0, r3
 8009f76:	611a      	str	r2, [r3, #16]
 8009f78:	b00b      	add	sp, #44	@ 0x2c
 8009f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f7c:	c304      	stmia	r3!, {r2}
 8009f7e:	e7cf      	b.n	8009f20 <__multiply+0x54>
 8009f80:	9b01      	ldr	r3, [sp, #4]
 8009f82:	6818      	ldr	r0, [r3, #0]
 8009f84:	b280      	uxth	r0, r0
 8009f86:	2800      	cmp	r0, #0
 8009f88:	d01e      	beq.n	8009fc8 <__multiply+0xfc>
 8009f8a:	4667      	mov	r7, ip
 8009f8c:	2500      	movs	r5, #0
 8009f8e:	9e08      	ldr	r6, [sp, #32]
 8009f90:	ce02      	ldmia	r6!, {r1}
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	9307      	str	r3, [sp, #28]
 8009f96:	b28b      	uxth	r3, r1
 8009f98:	4343      	muls	r3, r0
 8009f9a:	001a      	movs	r2, r3
 8009f9c:	466b      	mov	r3, sp
 8009f9e:	0c09      	lsrs	r1, r1, #16
 8009fa0:	8b9b      	ldrh	r3, [r3, #28]
 8009fa2:	4341      	muls	r1, r0
 8009fa4:	18d3      	adds	r3, r2, r3
 8009fa6:	9a07      	ldr	r2, [sp, #28]
 8009fa8:	195b      	adds	r3, r3, r5
 8009faa:	0c12      	lsrs	r2, r2, #16
 8009fac:	1889      	adds	r1, r1, r2
 8009fae:	0c1a      	lsrs	r2, r3, #16
 8009fb0:	188a      	adds	r2, r1, r2
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	0c15      	lsrs	r5, r2, #16
 8009fb6:	0412      	lsls	r2, r2, #16
 8009fb8:	431a      	orrs	r2, r3
 8009fba:	9b05      	ldr	r3, [sp, #20]
 8009fbc:	c704      	stmia	r7!, {r2}
 8009fbe:	42b3      	cmp	r3, r6
 8009fc0:	d8e6      	bhi.n	8009f90 <__multiply+0xc4>
 8009fc2:	4663      	mov	r3, ip
 8009fc4:	9a06      	ldr	r2, [sp, #24]
 8009fc6:	509d      	str	r5, [r3, r2]
 8009fc8:	9b01      	ldr	r3, [sp, #4]
 8009fca:	6818      	ldr	r0, [r3, #0]
 8009fcc:	0c00      	lsrs	r0, r0, #16
 8009fce:	d020      	beq.n	800a012 <__multiply+0x146>
 8009fd0:	4663      	mov	r3, ip
 8009fd2:	0025      	movs	r5, r4
 8009fd4:	4661      	mov	r1, ip
 8009fd6:	2700      	movs	r7, #0
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	3514      	adds	r5, #20
 8009fdc:	682a      	ldr	r2, [r5, #0]
 8009fde:	680e      	ldr	r6, [r1, #0]
 8009fe0:	b292      	uxth	r2, r2
 8009fe2:	4342      	muls	r2, r0
 8009fe4:	0c36      	lsrs	r6, r6, #16
 8009fe6:	1992      	adds	r2, r2, r6
 8009fe8:	19d2      	adds	r2, r2, r7
 8009fea:	0416      	lsls	r6, r2, #16
 8009fec:	b29b      	uxth	r3, r3
 8009fee:	431e      	orrs	r6, r3
 8009ff0:	600e      	str	r6, [r1, #0]
 8009ff2:	cd40      	ldmia	r5!, {r6}
 8009ff4:	684b      	ldr	r3, [r1, #4]
 8009ff6:	0c36      	lsrs	r6, r6, #16
 8009ff8:	4346      	muls	r6, r0
 8009ffa:	b29b      	uxth	r3, r3
 8009ffc:	0c12      	lsrs	r2, r2, #16
 8009ffe:	18f3      	adds	r3, r6, r3
 800a000:	189b      	adds	r3, r3, r2
 800a002:	9a05      	ldr	r2, [sp, #20]
 800a004:	0c1f      	lsrs	r7, r3, #16
 800a006:	3104      	adds	r1, #4
 800a008:	42aa      	cmp	r2, r5
 800a00a:	d8e7      	bhi.n	8009fdc <__multiply+0x110>
 800a00c:	4662      	mov	r2, ip
 800a00e:	9906      	ldr	r1, [sp, #24]
 800a010:	5053      	str	r3, [r2, r1]
 800a012:	9b01      	ldr	r3, [sp, #4]
 800a014:	3304      	adds	r3, #4
 800a016:	9301      	str	r3, [sp, #4]
 800a018:	2304      	movs	r3, #4
 800a01a:	449c      	add	ip, r3
 800a01c:	e79b      	b.n	8009f56 <__multiply+0x8a>
 800a01e:	9b03      	ldr	r3, [sp, #12]
 800a020:	3b01      	subs	r3, #1
 800a022:	9303      	str	r3, [sp, #12]
 800a024:	e79b      	b.n	8009f5e <__multiply+0x92>
 800a026:	46c0      	nop			@ (mov r8, r8)
 800a028:	0800b224 	.word	0x0800b224
 800a02c:	0800b235 	.word	0x0800b235

0800a030 <__pow5mult>:
 800a030:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a032:	2303      	movs	r3, #3
 800a034:	0015      	movs	r5, r2
 800a036:	0007      	movs	r7, r0
 800a038:	000e      	movs	r6, r1
 800a03a:	401a      	ands	r2, r3
 800a03c:	421d      	tst	r5, r3
 800a03e:	d008      	beq.n	800a052 <__pow5mult+0x22>
 800a040:	4925      	ldr	r1, [pc, #148]	@ (800a0d8 <__pow5mult+0xa8>)
 800a042:	3a01      	subs	r2, #1
 800a044:	0092      	lsls	r2, r2, #2
 800a046:	5852      	ldr	r2, [r2, r1]
 800a048:	2300      	movs	r3, #0
 800a04a:	0031      	movs	r1, r6
 800a04c:	f7ff fe92 	bl	8009d74 <__multadd>
 800a050:	0006      	movs	r6, r0
 800a052:	10ad      	asrs	r5, r5, #2
 800a054:	d03d      	beq.n	800a0d2 <__pow5mult+0xa2>
 800a056:	69fc      	ldr	r4, [r7, #28]
 800a058:	2c00      	cmp	r4, #0
 800a05a:	d10f      	bne.n	800a07c <__pow5mult+0x4c>
 800a05c:	2010      	movs	r0, #16
 800a05e:	f7ff fd65 	bl	8009b2c <malloc>
 800a062:	1e02      	subs	r2, r0, #0
 800a064:	61f8      	str	r0, [r7, #28]
 800a066:	d105      	bne.n	800a074 <__pow5mult+0x44>
 800a068:	21b4      	movs	r1, #180	@ 0xb4
 800a06a:	4b1c      	ldr	r3, [pc, #112]	@ (800a0dc <__pow5mult+0xac>)
 800a06c:	481c      	ldr	r0, [pc, #112]	@ (800a0e0 <__pow5mult+0xb0>)
 800a06e:	31ff      	adds	r1, #255	@ 0xff
 800a070:	f000 fde0 	bl	800ac34 <__assert_func>
 800a074:	6044      	str	r4, [r0, #4]
 800a076:	6084      	str	r4, [r0, #8]
 800a078:	6004      	str	r4, [r0, #0]
 800a07a:	60c4      	str	r4, [r0, #12]
 800a07c:	69fb      	ldr	r3, [r7, #28]
 800a07e:	689c      	ldr	r4, [r3, #8]
 800a080:	9301      	str	r3, [sp, #4]
 800a082:	2c00      	cmp	r4, #0
 800a084:	d108      	bne.n	800a098 <__pow5mult+0x68>
 800a086:	0038      	movs	r0, r7
 800a088:	4916      	ldr	r1, [pc, #88]	@ (800a0e4 <__pow5mult+0xb4>)
 800a08a:	f7ff ff07 	bl	8009e9c <__i2b>
 800a08e:	9b01      	ldr	r3, [sp, #4]
 800a090:	0004      	movs	r4, r0
 800a092:	6098      	str	r0, [r3, #8]
 800a094:	2300      	movs	r3, #0
 800a096:	6003      	str	r3, [r0, #0]
 800a098:	2301      	movs	r3, #1
 800a09a:	421d      	tst	r5, r3
 800a09c:	d00a      	beq.n	800a0b4 <__pow5mult+0x84>
 800a09e:	0031      	movs	r1, r6
 800a0a0:	0022      	movs	r2, r4
 800a0a2:	0038      	movs	r0, r7
 800a0a4:	f7ff ff12 	bl	8009ecc <__multiply>
 800a0a8:	0031      	movs	r1, r6
 800a0aa:	9001      	str	r0, [sp, #4]
 800a0ac:	0038      	movs	r0, r7
 800a0ae:	f7ff fe3d 	bl	8009d2c <_Bfree>
 800a0b2:	9e01      	ldr	r6, [sp, #4]
 800a0b4:	106d      	asrs	r5, r5, #1
 800a0b6:	d00c      	beq.n	800a0d2 <__pow5mult+0xa2>
 800a0b8:	6820      	ldr	r0, [r4, #0]
 800a0ba:	2800      	cmp	r0, #0
 800a0bc:	d107      	bne.n	800a0ce <__pow5mult+0x9e>
 800a0be:	0022      	movs	r2, r4
 800a0c0:	0021      	movs	r1, r4
 800a0c2:	0038      	movs	r0, r7
 800a0c4:	f7ff ff02 	bl	8009ecc <__multiply>
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	6020      	str	r0, [r4, #0]
 800a0cc:	6003      	str	r3, [r0, #0]
 800a0ce:	0004      	movs	r4, r0
 800a0d0:	e7e2      	b.n	800a098 <__pow5mult+0x68>
 800a0d2:	0030      	movs	r0, r6
 800a0d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a0d6:	46c0      	nop			@ (mov r8, r8)
 800a0d8:	0800b290 	.word	0x0800b290
 800a0dc:	0800b1b5 	.word	0x0800b1b5
 800a0e0:	0800b235 	.word	0x0800b235
 800a0e4:	00000271 	.word	0x00000271

0800a0e8 <__lshift>:
 800a0e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0ea:	000c      	movs	r4, r1
 800a0ec:	0016      	movs	r6, r2
 800a0ee:	6923      	ldr	r3, [r4, #16]
 800a0f0:	1157      	asrs	r7, r2, #5
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	18fb      	adds	r3, r7, r3
 800a0f6:	9301      	str	r3, [sp, #4]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	9300      	str	r3, [sp, #0]
 800a0fc:	6849      	ldr	r1, [r1, #4]
 800a0fe:	68a3      	ldr	r3, [r4, #8]
 800a100:	9002      	str	r0, [sp, #8]
 800a102:	9a00      	ldr	r2, [sp, #0]
 800a104:	4293      	cmp	r3, r2
 800a106:	db10      	blt.n	800a12a <__lshift+0x42>
 800a108:	9802      	ldr	r0, [sp, #8]
 800a10a:	f7ff fdcb 	bl	8009ca4 <_Balloc>
 800a10e:	2300      	movs	r3, #0
 800a110:	0001      	movs	r1, r0
 800a112:	0005      	movs	r5, r0
 800a114:	001a      	movs	r2, r3
 800a116:	3114      	adds	r1, #20
 800a118:	4298      	cmp	r0, r3
 800a11a:	d10c      	bne.n	800a136 <__lshift+0x4e>
 800a11c:	21ef      	movs	r1, #239	@ 0xef
 800a11e:	002a      	movs	r2, r5
 800a120:	4b25      	ldr	r3, [pc, #148]	@ (800a1b8 <__lshift+0xd0>)
 800a122:	4826      	ldr	r0, [pc, #152]	@ (800a1bc <__lshift+0xd4>)
 800a124:	0049      	lsls	r1, r1, #1
 800a126:	f000 fd85 	bl	800ac34 <__assert_func>
 800a12a:	3101      	adds	r1, #1
 800a12c:	005b      	lsls	r3, r3, #1
 800a12e:	e7e8      	b.n	800a102 <__lshift+0x1a>
 800a130:	0098      	lsls	r0, r3, #2
 800a132:	500a      	str	r2, [r1, r0]
 800a134:	3301      	adds	r3, #1
 800a136:	42bb      	cmp	r3, r7
 800a138:	dbfa      	blt.n	800a130 <__lshift+0x48>
 800a13a:	43fb      	mvns	r3, r7
 800a13c:	17db      	asrs	r3, r3, #31
 800a13e:	401f      	ands	r7, r3
 800a140:	00bf      	lsls	r7, r7, #2
 800a142:	0023      	movs	r3, r4
 800a144:	201f      	movs	r0, #31
 800a146:	19c9      	adds	r1, r1, r7
 800a148:	0037      	movs	r7, r6
 800a14a:	6922      	ldr	r2, [r4, #16]
 800a14c:	3314      	adds	r3, #20
 800a14e:	0092      	lsls	r2, r2, #2
 800a150:	189a      	adds	r2, r3, r2
 800a152:	4007      	ands	r7, r0
 800a154:	4206      	tst	r6, r0
 800a156:	d029      	beq.n	800a1ac <__lshift+0xc4>
 800a158:	3001      	adds	r0, #1
 800a15a:	1bc0      	subs	r0, r0, r7
 800a15c:	9003      	str	r0, [sp, #12]
 800a15e:	468c      	mov	ip, r1
 800a160:	2000      	movs	r0, #0
 800a162:	681e      	ldr	r6, [r3, #0]
 800a164:	40be      	lsls	r6, r7
 800a166:	4306      	orrs	r6, r0
 800a168:	4660      	mov	r0, ip
 800a16a:	c040      	stmia	r0!, {r6}
 800a16c:	4684      	mov	ip, r0
 800a16e:	9e03      	ldr	r6, [sp, #12]
 800a170:	cb01      	ldmia	r3!, {r0}
 800a172:	40f0      	lsrs	r0, r6
 800a174:	429a      	cmp	r2, r3
 800a176:	d8f4      	bhi.n	800a162 <__lshift+0x7a>
 800a178:	0026      	movs	r6, r4
 800a17a:	3615      	adds	r6, #21
 800a17c:	2304      	movs	r3, #4
 800a17e:	42b2      	cmp	r2, r6
 800a180:	d304      	bcc.n	800a18c <__lshift+0xa4>
 800a182:	1b13      	subs	r3, r2, r4
 800a184:	3b15      	subs	r3, #21
 800a186:	089b      	lsrs	r3, r3, #2
 800a188:	3301      	adds	r3, #1
 800a18a:	009b      	lsls	r3, r3, #2
 800a18c:	50c8      	str	r0, [r1, r3]
 800a18e:	2800      	cmp	r0, #0
 800a190:	d002      	beq.n	800a198 <__lshift+0xb0>
 800a192:	9b01      	ldr	r3, [sp, #4]
 800a194:	3302      	adds	r3, #2
 800a196:	9300      	str	r3, [sp, #0]
 800a198:	9b00      	ldr	r3, [sp, #0]
 800a19a:	9802      	ldr	r0, [sp, #8]
 800a19c:	3b01      	subs	r3, #1
 800a19e:	0021      	movs	r1, r4
 800a1a0:	612b      	str	r3, [r5, #16]
 800a1a2:	f7ff fdc3 	bl	8009d2c <_Bfree>
 800a1a6:	0028      	movs	r0, r5
 800a1a8:	b005      	add	sp, #20
 800a1aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1ac:	cb01      	ldmia	r3!, {r0}
 800a1ae:	c101      	stmia	r1!, {r0}
 800a1b0:	429a      	cmp	r2, r3
 800a1b2:	d8fb      	bhi.n	800a1ac <__lshift+0xc4>
 800a1b4:	e7f0      	b.n	800a198 <__lshift+0xb0>
 800a1b6:	46c0      	nop			@ (mov r8, r8)
 800a1b8:	0800b224 	.word	0x0800b224
 800a1bc:	0800b235 	.word	0x0800b235

0800a1c0 <__mcmp>:
 800a1c0:	b530      	push	{r4, r5, lr}
 800a1c2:	690b      	ldr	r3, [r1, #16]
 800a1c4:	6904      	ldr	r4, [r0, #16]
 800a1c6:	0002      	movs	r2, r0
 800a1c8:	1ae0      	subs	r0, r4, r3
 800a1ca:	429c      	cmp	r4, r3
 800a1cc:	d10f      	bne.n	800a1ee <__mcmp+0x2e>
 800a1ce:	3214      	adds	r2, #20
 800a1d0:	009b      	lsls	r3, r3, #2
 800a1d2:	3114      	adds	r1, #20
 800a1d4:	0014      	movs	r4, r2
 800a1d6:	18c9      	adds	r1, r1, r3
 800a1d8:	18d2      	adds	r2, r2, r3
 800a1da:	3a04      	subs	r2, #4
 800a1dc:	3904      	subs	r1, #4
 800a1de:	6815      	ldr	r5, [r2, #0]
 800a1e0:	680b      	ldr	r3, [r1, #0]
 800a1e2:	429d      	cmp	r5, r3
 800a1e4:	d004      	beq.n	800a1f0 <__mcmp+0x30>
 800a1e6:	2001      	movs	r0, #1
 800a1e8:	429d      	cmp	r5, r3
 800a1ea:	d200      	bcs.n	800a1ee <__mcmp+0x2e>
 800a1ec:	3802      	subs	r0, #2
 800a1ee:	bd30      	pop	{r4, r5, pc}
 800a1f0:	4294      	cmp	r4, r2
 800a1f2:	d3f2      	bcc.n	800a1da <__mcmp+0x1a>
 800a1f4:	e7fb      	b.n	800a1ee <__mcmp+0x2e>
	...

0800a1f8 <__mdiff>:
 800a1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1fa:	000c      	movs	r4, r1
 800a1fc:	b087      	sub	sp, #28
 800a1fe:	9000      	str	r0, [sp, #0]
 800a200:	0011      	movs	r1, r2
 800a202:	0020      	movs	r0, r4
 800a204:	0017      	movs	r7, r2
 800a206:	f7ff ffdb 	bl	800a1c0 <__mcmp>
 800a20a:	1e05      	subs	r5, r0, #0
 800a20c:	d110      	bne.n	800a230 <__mdiff+0x38>
 800a20e:	0001      	movs	r1, r0
 800a210:	9800      	ldr	r0, [sp, #0]
 800a212:	f7ff fd47 	bl	8009ca4 <_Balloc>
 800a216:	1e02      	subs	r2, r0, #0
 800a218:	d104      	bne.n	800a224 <__mdiff+0x2c>
 800a21a:	4b40      	ldr	r3, [pc, #256]	@ (800a31c <__mdiff+0x124>)
 800a21c:	4840      	ldr	r0, [pc, #256]	@ (800a320 <__mdiff+0x128>)
 800a21e:	4941      	ldr	r1, [pc, #260]	@ (800a324 <__mdiff+0x12c>)
 800a220:	f000 fd08 	bl	800ac34 <__assert_func>
 800a224:	2301      	movs	r3, #1
 800a226:	6145      	str	r5, [r0, #20]
 800a228:	6103      	str	r3, [r0, #16]
 800a22a:	0010      	movs	r0, r2
 800a22c:	b007      	add	sp, #28
 800a22e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a230:	2600      	movs	r6, #0
 800a232:	42b0      	cmp	r0, r6
 800a234:	da03      	bge.n	800a23e <__mdiff+0x46>
 800a236:	0023      	movs	r3, r4
 800a238:	003c      	movs	r4, r7
 800a23a:	001f      	movs	r7, r3
 800a23c:	3601      	adds	r6, #1
 800a23e:	6861      	ldr	r1, [r4, #4]
 800a240:	9800      	ldr	r0, [sp, #0]
 800a242:	f7ff fd2f 	bl	8009ca4 <_Balloc>
 800a246:	1e02      	subs	r2, r0, #0
 800a248:	d103      	bne.n	800a252 <__mdiff+0x5a>
 800a24a:	4b34      	ldr	r3, [pc, #208]	@ (800a31c <__mdiff+0x124>)
 800a24c:	4834      	ldr	r0, [pc, #208]	@ (800a320 <__mdiff+0x128>)
 800a24e:	4936      	ldr	r1, [pc, #216]	@ (800a328 <__mdiff+0x130>)
 800a250:	e7e6      	b.n	800a220 <__mdiff+0x28>
 800a252:	6923      	ldr	r3, [r4, #16]
 800a254:	3414      	adds	r4, #20
 800a256:	9300      	str	r3, [sp, #0]
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	18e3      	adds	r3, r4, r3
 800a25c:	0021      	movs	r1, r4
 800a25e:	9401      	str	r4, [sp, #4]
 800a260:	003c      	movs	r4, r7
 800a262:	9302      	str	r3, [sp, #8]
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	3414      	adds	r4, #20
 800a268:	009b      	lsls	r3, r3, #2
 800a26a:	18e3      	adds	r3, r4, r3
 800a26c:	9303      	str	r3, [sp, #12]
 800a26e:	0003      	movs	r3, r0
 800a270:	60c6      	str	r6, [r0, #12]
 800a272:	468c      	mov	ip, r1
 800a274:	2000      	movs	r0, #0
 800a276:	3314      	adds	r3, #20
 800a278:	9304      	str	r3, [sp, #16]
 800a27a:	9305      	str	r3, [sp, #20]
 800a27c:	4663      	mov	r3, ip
 800a27e:	cb20      	ldmia	r3!, {r5}
 800a280:	b2a9      	uxth	r1, r5
 800a282:	000e      	movs	r6, r1
 800a284:	469c      	mov	ip, r3
 800a286:	cc08      	ldmia	r4!, {r3}
 800a288:	0c2d      	lsrs	r5, r5, #16
 800a28a:	b299      	uxth	r1, r3
 800a28c:	1a71      	subs	r1, r6, r1
 800a28e:	1809      	adds	r1, r1, r0
 800a290:	0c1b      	lsrs	r3, r3, #16
 800a292:	1408      	asrs	r0, r1, #16
 800a294:	1aeb      	subs	r3, r5, r3
 800a296:	181b      	adds	r3, r3, r0
 800a298:	1418      	asrs	r0, r3, #16
 800a29a:	b289      	uxth	r1, r1
 800a29c:	041b      	lsls	r3, r3, #16
 800a29e:	4319      	orrs	r1, r3
 800a2a0:	9b05      	ldr	r3, [sp, #20]
 800a2a2:	c302      	stmia	r3!, {r1}
 800a2a4:	9305      	str	r3, [sp, #20]
 800a2a6:	9b03      	ldr	r3, [sp, #12]
 800a2a8:	42a3      	cmp	r3, r4
 800a2aa:	d8e7      	bhi.n	800a27c <__mdiff+0x84>
 800a2ac:	0039      	movs	r1, r7
 800a2ae:	9c03      	ldr	r4, [sp, #12]
 800a2b0:	3115      	adds	r1, #21
 800a2b2:	2304      	movs	r3, #4
 800a2b4:	428c      	cmp	r4, r1
 800a2b6:	d304      	bcc.n	800a2c2 <__mdiff+0xca>
 800a2b8:	1be3      	subs	r3, r4, r7
 800a2ba:	3b15      	subs	r3, #21
 800a2bc:	089b      	lsrs	r3, r3, #2
 800a2be:	3301      	adds	r3, #1
 800a2c0:	009b      	lsls	r3, r3, #2
 800a2c2:	9901      	ldr	r1, [sp, #4]
 800a2c4:	18cd      	adds	r5, r1, r3
 800a2c6:	9904      	ldr	r1, [sp, #16]
 800a2c8:	002e      	movs	r6, r5
 800a2ca:	18cb      	adds	r3, r1, r3
 800a2cc:	001f      	movs	r7, r3
 800a2ce:	9902      	ldr	r1, [sp, #8]
 800a2d0:	428e      	cmp	r6, r1
 800a2d2:	d311      	bcc.n	800a2f8 <__mdiff+0x100>
 800a2d4:	9c02      	ldr	r4, [sp, #8]
 800a2d6:	1ee9      	subs	r1, r5, #3
 800a2d8:	2000      	movs	r0, #0
 800a2da:	428c      	cmp	r4, r1
 800a2dc:	d304      	bcc.n	800a2e8 <__mdiff+0xf0>
 800a2de:	0021      	movs	r1, r4
 800a2e0:	3103      	adds	r1, #3
 800a2e2:	1b49      	subs	r1, r1, r5
 800a2e4:	0889      	lsrs	r1, r1, #2
 800a2e6:	0088      	lsls	r0, r1, #2
 800a2e8:	181b      	adds	r3, r3, r0
 800a2ea:	3b04      	subs	r3, #4
 800a2ec:	6819      	ldr	r1, [r3, #0]
 800a2ee:	2900      	cmp	r1, #0
 800a2f0:	d010      	beq.n	800a314 <__mdiff+0x11c>
 800a2f2:	9b00      	ldr	r3, [sp, #0]
 800a2f4:	6113      	str	r3, [r2, #16]
 800a2f6:	e798      	b.n	800a22a <__mdiff+0x32>
 800a2f8:	4684      	mov	ip, r0
 800a2fa:	ce02      	ldmia	r6!, {r1}
 800a2fc:	b288      	uxth	r0, r1
 800a2fe:	4460      	add	r0, ip
 800a300:	1400      	asrs	r0, r0, #16
 800a302:	0c0c      	lsrs	r4, r1, #16
 800a304:	1904      	adds	r4, r0, r4
 800a306:	4461      	add	r1, ip
 800a308:	1420      	asrs	r0, r4, #16
 800a30a:	b289      	uxth	r1, r1
 800a30c:	0424      	lsls	r4, r4, #16
 800a30e:	4321      	orrs	r1, r4
 800a310:	c702      	stmia	r7!, {r1}
 800a312:	e7dc      	b.n	800a2ce <__mdiff+0xd6>
 800a314:	9900      	ldr	r1, [sp, #0]
 800a316:	3901      	subs	r1, #1
 800a318:	9100      	str	r1, [sp, #0]
 800a31a:	e7e6      	b.n	800a2ea <__mdiff+0xf2>
 800a31c:	0800b224 	.word	0x0800b224
 800a320:	0800b235 	.word	0x0800b235
 800a324:	00000237 	.word	0x00000237
 800a328:	00000245 	.word	0x00000245

0800a32c <__d2b>:
 800a32c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a32e:	2101      	movs	r1, #1
 800a330:	0016      	movs	r6, r2
 800a332:	001f      	movs	r7, r3
 800a334:	f7ff fcb6 	bl	8009ca4 <_Balloc>
 800a338:	1e04      	subs	r4, r0, #0
 800a33a:	d105      	bne.n	800a348 <__d2b+0x1c>
 800a33c:	0022      	movs	r2, r4
 800a33e:	4b25      	ldr	r3, [pc, #148]	@ (800a3d4 <__d2b+0xa8>)
 800a340:	4825      	ldr	r0, [pc, #148]	@ (800a3d8 <__d2b+0xac>)
 800a342:	4926      	ldr	r1, [pc, #152]	@ (800a3dc <__d2b+0xb0>)
 800a344:	f000 fc76 	bl	800ac34 <__assert_func>
 800a348:	033b      	lsls	r3, r7, #12
 800a34a:	007d      	lsls	r5, r7, #1
 800a34c:	0b1b      	lsrs	r3, r3, #12
 800a34e:	0d6d      	lsrs	r5, r5, #21
 800a350:	d002      	beq.n	800a358 <__d2b+0x2c>
 800a352:	2280      	movs	r2, #128	@ 0x80
 800a354:	0352      	lsls	r2, r2, #13
 800a356:	4313      	orrs	r3, r2
 800a358:	9301      	str	r3, [sp, #4]
 800a35a:	2e00      	cmp	r6, #0
 800a35c:	d025      	beq.n	800a3aa <__d2b+0x7e>
 800a35e:	4668      	mov	r0, sp
 800a360:	9600      	str	r6, [sp, #0]
 800a362:	f7ff fd6c 	bl	8009e3e <__lo0bits>
 800a366:	9b01      	ldr	r3, [sp, #4]
 800a368:	9900      	ldr	r1, [sp, #0]
 800a36a:	2800      	cmp	r0, #0
 800a36c:	d01b      	beq.n	800a3a6 <__d2b+0x7a>
 800a36e:	2220      	movs	r2, #32
 800a370:	001e      	movs	r6, r3
 800a372:	1a12      	subs	r2, r2, r0
 800a374:	4096      	lsls	r6, r2
 800a376:	0032      	movs	r2, r6
 800a378:	40c3      	lsrs	r3, r0
 800a37a:	430a      	orrs	r2, r1
 800a37c:	6162      	str	r2, [r4, #20]
 800a37e:	9301      	str	r3, [sp, #4]
 800a380:	9e01      	ldr	r6, [sp, #4]
 800a382:	61a6      	str	r6, [r4, #24]
 800a384:	1e73      	subs	r3, r6, #1
 800a386:	419e      	sbcs	r6, r3
 800a388:	3601      	adds	r6, #1
 800a38a:	6126      	str	r6, [r4, #16]
 800a38c:	2d00      	cmp	r5, #0
 800a38e:	d014      	beq.n	800a3ba <__d2b+0x8e>
 800a390:	2635      	movs	r6, #53	@ 0x35
 800a392:	4b13      	ldr	r3, [pc, #76]	@ (800a3e0 <__d2b+0xb4>)
 800a394:	18ed      	adds	r5, r5, r3
 800a396:	9b08      	ldr	r3, [sp, #32]
 800a398:	182d      	adds	r5, r5, r0
 800a39a:	601d      	str	r5, [r3, #0]
 800a39c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a39e:	1a36      	subs	r6, r6, r0
 800a3a0:	601e      	str	r6, [r3, #0]
 800a3a2:	0020      	movs	r0, r4
 800a3a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a3a6:	6161      	str	r1, [r4, #20]
 800a3a8:	e7ea      	b.n	800a380 <__d2b+0x54>
 800a3aa:	a801      	add	r0, sp, #4
 800a3ac:	f7ff fd47 	bl	8009e3e <__lo0bits>
 800a3b0:	9b01      	ldr	r3, [sp, #4]
 800a3b2:	2601      	movs	r6, #1
 800a3b4:	6163      	str	r3, [r4, #20]
 800a3b6:	3020      	adds	r0, #32
 800a3b8:	e7e7      	b.n	800a38a <__d2b+0x5e>
 800a3ba:	4b0a      	ldr	r3, [pc, #40]	@ (800a3e4 <__d2b+0xb8>)
 800a3bc:	18c0      	adds	r0, r0, r3
 800a3be:	9b08      	ldr	r3, [sp, #32]
 800a3c0:	6018      	str	r0, [r3, #0]
 800a3c2:	4b09      	ldr	r3, [pc, #36]	@ (800a3e8 <__d2b+0xbc>)
 800a3c4:	18f3      	adds	r3, r6, r3
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	18e3      	adds	r3, r4, r3
 800a3ca:	6958      	ldr	r0, [r3, #20]
 800a3cc:	f7ff fd16 	bl	8009dfc <__hi0bits>
 800a3d0:	0176      	lsls	r6, r6, #5
 800a3d2:	e7e3      	b.n	800a39c <__d2b+0x70>
 800a3d4:	0800b224 	.word	0x0800b224
 800a3d8:	0800b235 	.word	0x0800b235
 800a3dc:	0000030f 	.word	0x0000030f
 800a3e0:	fffffbcd 	.word	0xfffffbcd
 800a3e4:	fffffbce 	.word	0xfffffbce
 800a3e8:	3fffffff 	.word	0x3fffffff

0800a3ec <__ssputs_r>:
 800a3ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3ee:	688e      	ldr	r6, [r1, #8]
 800a3f0:	b085      	sub	sp, #20
 800a3f2:	001f      	movs	r7, r3
 800a3f4:	000c      	movs	r4, r1
 800a3f6:	680b      	ldr	r3, [r1, #0]
 800a3f8:	9002      	str	r0, [sp, #8]
 800a3fa:	9203      	str	r2, [sp, #12]
 800a3fc:	42be      	cmp	r6, r7
 800a3fe:	d830      	bhi.n	800a462 <__ssputs_r+0x76>
 800a400:	210c      	movs	r1, #12
 800a402:	5e62      	ldrsh	r2, [r4, r1]
 800a404:	2190      	movs	r1, #144	@ 0x90
 800a406:	00c9      	lsls	r1, r1, #3
 800a408:	420a      	tst	r2, r1
 800a40a:	d028      	beq.n	800a45e <__ssputs_r+0x72>
 800a40c:	2003      	movs	r0, #3
 800a40e:	6921      	ldr	r1, [r4, #16]
 800a410:	1a5b      	subs	r3, r3, r1
 800a412:	9301      	str	r3, [sp, #4]
 800a414:	6963      	ldr	r3, [r4, #20]
 800a416:	4343      	muls	r3, r0
 800a418:	9801      	ldr	r0, [sp, #4]
 800a41a:	0fdd      	lsrs	r5, r3, #31
 800a41c:	18ed      	adds	r5, r5, r3
 800a41e:	1c7b      	adds	r3, r7, #1
 800a420:	181b      	adds	r3, r3, r0
 800a422:	106d      	asrs	r5, r5, #1
 800a424:	42ab      	cmp	r3, r5
 800a426:	d900      	bls.n	800a42a <__ssputs_r+0x3e>
 800a428:	001d      	movs	r5, r3
 800a42a:	0552      	lsls	r2, r2, #21
 800a42c:	d528      	bpl.n	800a480 <__ssputs_r+0x94>
 800a42e:	0029      	movs	r1, r5
 800a430:	9802      	ldr	r0, [sp, #8]
 800a432:	f7ff fba7 	bl	8009b84 <_malloc_r>
 800a436:	1e06      	subs	r6, r0, #0
 800a438:	d02c      	beq.n	800a494 <__ssputs_r+0xa8>
 800a43a:	9a01      	ldr	r2, [sp, #4]
 800a43c:	6921      	ldr	r1, [r4, #16]
 800a43e:	f000 fbef 	bl	800ac20 <memcpy>
 800a442:	89a2      	ldrh	r2, [r4, #12]
 800a444:	4b18      	ldr	r3, [pc, #96]	@ (800a4a8 <__ssputs_r+0xbc>)
 800a446:	401a      	ands	r2, r3
 800a448:	2380      	movs	r3, #128	@ 0x80
 800a44a:	4313      	orrs	r3, r2
 800a44c:	81a3      	strh	r3, [r4, #12]
 800a44e:	9b01      	ldr	r3, [sp, #4]
 800a450:	6126      	str	r6, [r4, #16]
 800a452:	18f6      	adds	r6, r6, r3
 800a454:	6026      	str	r6, [r4, #0]
 800a456:	003e      	movs	r6, r7
 800a458:	6165      	str	r5, [r4, #20]
 800a45a:	1aed      	subs	r5, r5, r3
 800a45c:	60a5      	str	r5, [r4, #8]
 800a45e:	42be      	cmp	r6, r7
 800a460:	d900      	bls.n	800a464 <__ssputs_r+0x78>
 800a462:	003e      	movs	r6, r7
 800a464:	0032      	movs	r2, r6
 800a466:	9903      	ldr	r1, [sp, #12]
 800a468:	6820      	ldr	r0, [r4, #0]
 800a46a:	f000 fbb3 	bl	800abd4 <memmove>
 800a46e:	2000      	movs	r0, #0
 800a470:	68a3      	ldr	r3, [r4, #8]
 800a472:	1b9b      	subs	r3, r3, r6
 800a474:	60a3      	str	r3, [r4, #8]
 800a476:	6823      	ldr	r3, [r4, #0]
 800a478:	199b      	adds	r3, r3, r6
 800a47a:	6023      	str	r3, [r4, #0]
 800a47c:	b005      	add	sp, #20
 800a47e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a480:	002a      	movs	r2, r5
 800a482:	9802      	ldr	r0, [sp, #8]
 800a484:	f000 fc33 	bl	800acee <_realloc_r>
 800a488:	1e06      	subs	r6, r0, #0
 800a48a:	d1e0      	bne.n	800a44e <__ssputs_r+0x62>
 800a48c:	6921      	ldr	r1, [r4, #16]
 800a48e:	9802      	ldr	r0, [sp, #8]
 800a490:	f7ff fb02 	bl	8009a98 <_free_r>
 800a494:	230c      	movs	r3, #12
 800a496:	2001      	movs	r0, #1
 800a498:	9a02      	ldr	r2, [sp, #8]
 800a49a:	4240      	negs	r0, r0
 800a49c:	6013      	str	r3, [r2, #0]
 800a49e:	89a2      	ldrh	r2, [r4, #12]
 800a4a0:	3334      	adds	r3, #52	@ 0x34
 800a4a2:	4313      	orrs	r3, r2
 800a4a4:	81a3      	strh	r3, [r4, #12]
 800a4a6:	e7e9      	b.n	800a47c <__ssputs_r+0x90>
 800a4a8:	fffffb7f 	.word	0xfffffb7f

0800a4ac <_svfiprintf_r>:
 800a4ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4ae:	b0a1      	sub	sp, #132	@ 0x84
 800a4b0:	9003      	str	r0, [sp, #12]
 800a4b2:	001d      	movs	r5, r3
 800a4b4:	898b      	ldrh	r3, [r1, #12]
 800a4b6:	000f      	movs	r7, r1
 800a4b8:	0016      	movs	r6, r2
 800a4ba:	061b      	lsls	r3, r3, #24
 800a4bc:	d511      	bpl.n	800a4e2 <_svfiprintf_r+0x36>
 800a4be:	690b      	ldr	r3, [r1, #16]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d10e      	bne.n	800a4e2 <_svfiprintf_r+0x36>
 800a4c4:	2140      	movs	r1, #64	@ 0x40
 800a4c6:	f7ff fb5d 	bl	8009b84 <_malloc_r>
 800a4ca:	6038      	str	r0, [r7, #0]
 800a4cc:	6138      	str	r0, [r7, #16]
 800a4ce:	2800      	cmp	r0, #0
 800a4d0:	d105      	bne.n	800a4de <_svfiprintf_r+0x32>
 800a4d2:	230c      	movs	r3, #12
 800a4d4:	9a03      	ldr	r2, [sp, #12]
 800a4d6:	6013      	str	r3, [r2, #0]
 800a4d8:	2001      	movs	r0, #1
 800a4da:	4240      	negs	r0, r0
 800a4dc:	e0cf      	b.n	800a67e <_svfiprintf_r+0x1d2>
 800a4de:	2340      	movs	r3, #64	@ 0x40
 800a4e0:	617b      	str	r3, [r7, #20]
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	ac08      	add	r4, sp, #32
 800a4e6:	6163      	str	r3, [r4, #20]
 800a4e8:	3320      	adds	r3, #32
 800a4ea:	7663      	strb	r3, [r4, #25]
 800a4ec:	3310      	adds	r3, #16
 800a4ee:	76a3      	strb	r3, [r4, #26]
 800a4f0:	9507      	str	r5, [sp, #28]
 800a4f2:	0035      	movs	r5, r6
 800a4f4:	782b      	ldrb	r3, [r5, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d001      	beq.n	800a4fe <_svfiprintf_r+0x52>
 800a4fa:	2b25      	cmp	r3, #37	@ 0x25
 800a4fc:	d148      	bne.n	800a590 <_svfiprintf_r+0xe4>
 800a4fe:	1bab      	subs	r3, r5, r6
 800a500:	9305      	str	r3, [sp, #20]
 800a502:	42b5      	cmp	r5, r6
 800a504:	d00b      	beq.n	800a51e <_svfiprintf_r+0x72>
 800a506:	0032      	movs	r2, r6
 800a508:	0039      	movs	r1, r7
 800a50a:	9803      	ldr	r0, [sp, #12]
 800a50c:	f7ff ff6e 	bl	800a3ec <__ssputs_r>
 800a510:	3001      	adds	r0, #1
 800a512:	d100      	bne.n	800a516 <_svfiprintf_r+0x6a>
 800a514:	e0ae      	b.n	800a674 <_svfiprintf_r+0x1c8>
 800a516:	6963      	ldr	r3, [r4, #20]
 800a518:	9a05      	ldr	r2, [sp, #20]
 800a51a:	189b      	adds	r3, r3, r2
 800a51c:	6163      	str	r3, [r4, #20]
 800a51e:	782b      	ldrb	r3, [r5, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d100      	bne.n	800a526 <_svfiprintf_r+0x7a>
 800a524:	e0a6      	b.n	800a674 <_svfiprintf_r+0x1c8>
 800a526:	2201      	movs	r2, #1
 800a528:	2300      	movs	r3, #0
 800a52a:	4252      	negs	r2, r2
 800a52c:	6062      	str	r2, [r4, #4]
 800a52e:	a904      	add	r1, sp, #16
 800a530:	3254      	adds	r2, #84	@ 0x54
 800a532:	1852      	adds	r2, r2, r1
 800a534:	1c6e      	adds	r6, r5, #1
 800a536:	6023      	str	r3, [r4, #0]
 800a538:	60e3      	str	r3, [r4, #12]
 800a53a:	60a3      	str	r3, [r4, #8]
 800a53c:	7013      	strb	r3, [r2, #0]
 800a53e:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a540:	4b54      	ldr	r3, [pc, #336]	@ (800a694 <_svfiprintf_r+0x1e8>)
 800a542:	2205      	movs	r2, #5
 800a544:	0018      	movs	r0, r3
 800a546:	7831      	ldrb	r1, [r6, #0]
 800a548:	9305      	str	r3, [sp, #20]
 800a54a:	f7fe fc18 	bl	8008d7e <memchr>
 800a54e:	1c75      	adds	r5, r6, #1
 800a550:	2800      	cmp	r0, #0
 800a552:	d11f      	bne.n	800a594 <_svfiprintf_r+0xe8>
 800a554:	6822      	ldr	r2, [r4, #0]
 800a556:	06d3      	lsls	r3, r2, #27
 800a558:	d504      	bpl.n	800a564 <_svfiprintf_r+0xb8>
 800a55a:	2353      	movs	r3, #83	@ 0x53
 800a55c:	a904      	add	r1, sp, #16
 800a55e:	185b      	adds	r3, r3, r1
 800a560:	2120      	movs	r1, #32
 800a562:	7019      	strb	r1, [r3, #0]
 800a564:	0713      	lsls	r3, r2, #28
 800a566:	d504      	bpl.n	800a572 <_svfiprintf_r+0xc6>
 800a568:	2353      	movs	r3, #83	@ 0x53
 800a56a:	a904      	add	r1, sp, #16
 800a56c:	185b      	adds	r3, r3, r1
 800a56e:	212b      	movs	r1, #43	@ 0x2b
 800a570:	7019      	strb	r1, [r3, #0]
 800a572:	7833      	ldrb	r3, [r6, #0]
 800a574:	2b2a      	cmp	r3, #42	@ 0x2a
 800a576:	d016      	beq.n	800a5a6 <_svfiprintf_r+0xfa>
 800a578:	0035      	movs	r5, r6
 800a57a:	2100      	movs	r1, #0
 800a57c:	200a      	movs	r0, #10
 800a57e:	68e3      	ldr	r3, [r4, #12]
 800a580:	782a      	ldrb	r2, [r5, #0]
 800a582:	1c6e      	adds	r6, r5, #1
 800a584:	3a30      	subs	r2, #48	@ 0x30
 800a586:	2a09      	cmp	r2, #9
 800a588:	d950      	bls.n	800a62c <_svfiprintf_r+0x180>
 800a58a:	2900      	cmp	r1, #0
 800a58c:	d111      	bne.n	800a5b2 <_svfiprintf_r+0x106>
 800a58e:	e017      	b.n	800a5c0 <_svfiprintf_r+0x114>
 800a590:	3501      	adds	r5, #1
 800a592:	e7af      	b.n	800a4f4 <_svfiprintf_r+0x48>
 800a594:	9b05      	ldr	r3, [sp, #20]
 800a596:	6822      	ldr	r2, [r4, #0]
 800a598:	1ac0      	subs	r0, r0, r3
 800a59a:	2301      	movs	r3, #1
 800a59c:	4083      	lsls	r3, r0
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	002e      	movs	r6, r5
 800a5a2:	6023      	str	r3, [r4, #0]
 800a5a4:	e7cc      	b.n	800a540 <_svfiprintf_r+0x94>
 800a5a6:	9b07      	ldr	r3, [sp, #28]
 800a5a8:	1d19      	adds	r1, r3, #4
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	9107      	str	r1, [sp, #28]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	db01      	blt.n	800a5b6 <_svfiprintf_r+0x10a>
 800a5b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5b4:	e004      	b.n	800a5c0 <_svfiprintf_r+0x114>
 800a5b6:	425b      	negs	r3, r3
 800a5b8:	60e3      	str	r3, [r4, #12]
 800a5ba:	2302      	movs	r3, #2
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	6023      	str	r3, [r4, #0]
 800a5c0:	782b      	ldrb	r3, [r5, #0]
 800a5c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5c4:	d10c      	bne.n	800a5e0 <_svfiprintf_r+0x134>
 800a5c6:	786b      	ldrb	r3, [r5, #1]
 800a5c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5ca:	d134      	bne.n	800a636 <_svfiprintf_r+0x18a>
 800a5cc:	9b07      	ldr	r3, [sp, #28]
 800a5ce:	3502      	adds	r5, #2
 800a5d0:	1d1a      	adds	r2, r3, #4
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	9207      	str	r2, [sp, #28]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	da01      	bge.n	800a5de <_svfiprintf_r+0x132>
 800a5da:	2301      	movs	r3, #1
 800a5dc:	425b      	negs	r3, r3
 800a5de:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5e0:	4e2d      	ldr	r6, [pc, #180]	@ (800a698 <_svfiprintf_r+0x1ec>)
 800a5e2:	2203      	movs	r2, #3
 800a5e4:	0030      	movs	r0, r6
 800a5e6:	7829      	ldrb	r1, [r5, #0]
 800a5e8:	f7fe fbc9 	bl	8008d7e <memchr>
 800a5ec:	2800      	cmp	r0, #0
 800a5ee:	d006      	beq.n	800a5fe <_svfiprintf_r+0x152>
 800a5f0:	2340      	movs	r3, #64	@ 0x40
 800a5f2:	1b80      	subs	r0, r0, r6
 800a5f4:	4083      	lsls	r3, r0
 800a5f6:	6822      	ldr	r2, [r4, #0]
 800a5f8:	3501      	adds	r5, #1
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	7829      	ldrb	r1, [r5, #0]
 800a600:	2206      	movs	r2, #6
 800a602:	4826      	ldr	r0, [pc, #152]	@ (800a69c <_svfiprintf_r+0x1f0>)
 800a604:	1c6e      	adds	r6, r5, #1
 800a606:	7621      	strb	r1, [r4, #24]
 800a608:	f7fe fbb9 	bl	8008d7e <memchr>
 800a60c:	2800      	cmp	r0, #0
 800a60e:	d038      	beq.n	800a682 <_svfiprintf_r+0x1d6>
 800a610:	4b23      	ldr	r3, [pc, #140]	@ (800a6a0 <_svfiprintf_r+0x1f4>)
 800a612:	2b00      	cmp	r3, #0
 800a614:	d122      	bne.n	800a65c <_svfiprintf_r+0x1b0>
 800a616:	2207      	movs	r2, #7
 800a618:	9b07      	ldr	r3, [sp, #28]
 800a61a:	3307      	adds	r3, #7
 800a61c:	4393      	bics	r3, r2
 800a61e:	3308      	adds	r3, #8
 800a620:	9307      	str	r3, [sp, #28]
 800a622:	6963      	ldr	r3, [r4, #20]
 800a624:	9a04      	ldr	r2, [sp, #16]
 800a626:	189b      	adds	r3, r3, r2
 800a628:	6163      	str	r3, [r4, #20]
 800a62a:	e762      	b.n	800a4f2 <_svfiprintf_r+0x46>
 800a62c:	4343      	muls	r3, r0
 800a62e:	0035      	movs	r5, r6
 800a630:	2101      	movs	r1, #1
 800a632:	189b      	adds	r3, r3, r2
 800a634:	e7a4      	b.n	800a580 <_svfiprintf_r+0xd4>
 800a636:	2300      	movs	r3, #0
 800a638:	200a      	movs	r0, #10
 800a63a:	0019      	movs	r1, r3
 800a63c:	3501      	adds	r5, #1
 800a63e:	6063      	str	r3, [r4, #4]
 800a640:	782a      	ldrb	r2, [r5, #0]
 800a642:	1c6e      	adds	r6, r5, #1
 800a644:	3a30      	subs	r2, #48	@ 0x30
 800a646:	2a09      	cmp	r2, #9
 800a648:	d903      	bls.n	800a652 <_svfiprintf_r+0x1a6>
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d0c8      	beq.n	800a5e0 <_svfiprintf_r+0x134>
 800a64e:	9109      	str	r1, [sp, #36]	@ 0x24
 800a650:	e7c6      	b.n	800a5e0 <_svfiprintf_r+0x134>
 800a652:	4341      	muls	r1, r0
 800a654:	0035      	movs	r5, r6
 800a656:	2301      	movs	r3, #1
 800a658:	1889      	adds	r1, r1, r2
 800a65a:	e7f1      	b.n	800a640 <_svfiprintf_r+0x194>
 800a65c:	aa07      	add	r2, sp, #28
 800a65e:	9200      	str	r2, [sp, #0]
 800a660:	0021      	movs	r1, r4
 800a662:	003a      	movs	r2, r7
 800a664:	4b0f      	ldr	r3, [pc, #60]	@ (800a6a4 <_svfiprintf_r+0x1f8>)
 800a666:	9803      	ldr	r0, [sp, #12]
 800a668:	f7fd fdce 	bl	8008208 <_printf_float>
 800a66c:	9004      	str	r0, [sp, #16]
 800a66e:	9b04      	ldr	r3, [sp, #16]
 800a670:	3301      	adds	r3, #1
 800a672:	d1d6      	bne.n	800a622 <_svfiprintf_r+0x176>
 800a674:	89bb      	ldrh	r3, [r7, #12]
 800a676:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a678:	065b      	lsls	r3, r3, #25
 800a67a:	d500      	bpl.n	800a67e <_svfiprintf_r+0x1d2>
 800a67c:	e72c      	b.n	800a4d8 <_svfiprintf_r+0x2c>
 800a67e:	b021      	add	sp, #132	@ 0x84
 800a680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a682:	aa07      	add	r2, sp, #28
 800a684:	9200      	str	r2, [sp, #0]
 800a686:	0021      	movs	r1, r4
 800a688:	003a      	movs	r2, r7
 800a68a:	4b06      	ldr	r3, [pc, #24]	@ (800a6a4 <_svfiprintf_r+0x1f8>)
 800a68c:	9803      	ldr	r0, [sp, #12]
 800a68e:	f7fe f869 	bl	8008764 <_printf_i>
 800a692:	e7eb      	b.n	800a66c <_svfiprintf_r+0x1c0>
 800a694:	0800b390 	.word	0x0800b390
 800a698:	0800b396 	.word	0x0800b396
 800a69c:	0800b39a 	.word	0x0800b39a
 800a6a0:	08008209 	.word	0x08008209
 800a6a4:	0800a3ed 	.word	0x0800a3ed

0800a6a8 <__sfputc_r>:
 800a6a8:	6893      	ldr	r3, [r2, #8]
 800a6aa:	b510      	push	{r4, lr}
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	6093      	str	r3, [r2, #8]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	da04      	bge.n	800a6be <__sfputc_r+0x16>
 800a6b4:	6994      	ldr	r4, [r2, #24]
 800a6b6:	42a3      	cmp	r3, r4
 800a6b8:	db07      	blt.n	800a6ca <__sfputc_r+0x22>
 800a6ba:	290a      	cmp	r1, #10
 800a6bc:	d005      	beq.n	800a6ca <__sfputc_r+0x22>
 800a6be:	6813      	ldr	r3, [r2, #0]
 800a6c0:	1c58      	adds	r0, r3, #1
 800a6c2:	6010      	str	r0, [r2, #0]
 800a6c4:	7019      	strb	r1, [r3, #0]
 800a6c6:	0008      	movs	r0, r1
 800a6c8:	bd10      	pop	{r4, pc}
 800a6ca:	f000 f9e2 	bl	800aa92 <__swbuf_r>
 800a6ce:	0001      	movs	r1, r0
 800a6d0:	e7f9      	b.n	800a6c6 <__sfputc_r+0x1e>

0800a6d2 <__sfputs_r>:
 800a6d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6d4:	0006      	movs	r6, r0
 800a6d6:	000f      	movs	r7, r1
 800a6d8:	0014      	movs	r4, r2
 800a6da:	18d5      	adds	r5, r2, r3
 800a6dc:	42ac      	cmp	r4, r5
 800a6de:	d101      	bne.n	800a6e4 <__sfputs_r+0x12>
 800a6e0:	2000      	movs	r0, #0
 800a6e2:	e007      	b.n	800a6f4 <__sfputs_r+0x22>
 800a6e4:	7821      	ldrb	r1, [r4, #0]
 800a6e6:	003a      	movs	r2, r7
 800a6e8:	0030      	movs	r0, r6
 800a6ea:	f7ff ffdd 	bl	800a6a8 <__sfputc_r>
 800a6ee:	3401      	adds	r4, #1
 800a6f0:	1c43      	adds	r3, r0, #1
 800a6f2:	d1f3      	bne.n	800a6dc <__sfputs_r+0xa>
 800a6f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a6f8 <_vfiprintf_r>:
 800a6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6fa:	b0a1      	sub	sp, #132	@ 0x84
 800a6fc:	000f      	movs	r7, r1
 800a6fe:	0015      	movs	r5, r2
 800a700:	001e      	movs	r6, r3
 800a702:	9003      	str	r0, [sp, #12]
 800a704:	2800      	cmp	r0, #0
 800a706:	d004      	beq.n	800a712 <_vfiprintf_r+0x1a>
 800a708:	6a03      	ldr	r3, [r0, #32]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d101      	bne.n	800a712 <_vfiprintf_r+0x1a>
 800a70e:	f7fe f9c7 	bl	8008aa0 <__sinit>
 800a712:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a714:	07db      	lsls	r3, r3, #31
 800a716:	d405      	bmi.n	800a724 <_vfiprintf_r+0x2c>
 800a718:	89bb      	ldrh	r3, [r7, #12]
 800a71a:	059b      	lsls	r3, r3, #22
 800a71c:	d402      	bmi.n	800a724 <_vfiprintf_r+0x2c>
 800a71e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a720:	f7fe fb2b 	bl	8008d7a <__retarget_lock_acquire_recursive>
 800a724:	89bb      	ldrh	r3, [r7, #12]
 800a726:	071b      	lsls	r3, r3, #28
 800a728:	d502      	bpl.n	800a730 <_vfiprintf_r+0x38>
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d113      	bne.n	800a758 <_vfiprintf_r+0x60>
 800a730:	0039      	movs	r1, r7
 800a732:	9803      	ldr	r0, [sp, #12]
 800a734:	f000 f9f0 	bl	800ab18 <__swsetup_r>
 800a738:	2800      	cmp	r0, #0
 800a73a:	d00d      	beq.n	800a758 <_vfiprintf_r+0x60>
 800a73c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a73e:	07db      	lsls	r3, r3, #31
 800a740:	d503      	bpl.n	800a74a <_vfiprintf_r+0x52>
 800a742:	2001      	movs	r0, #1
 800a744:	4240      	negs	r0, r0
 800a746:	b021      	add	sp, #132	@ 0x84
 800a748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a74a:	89bb      	ldrh	r3, [r7, #12]
 800a74c:	059b      	lsls	r3, r3, #22
 800a74e:	d4f8      	bmi.n	800a742 <_vfiprintf_r+0x4a>
 800a750:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a752:	f7fe fb13 	bl	8008d7c <__retarget_lock_release_recursive>
 800a756:	e7f4      	b.n	800a742 <_vfiprintf_r+0x4a>
 800a758:	2300      	movs	r3, #0
 800a75a:	ac08      	add	r4, sp, #32
 800a75c:	6163      	str	r3, [r4, #20]
 800a75e:	3320      	adds	r3, #32
 800a760:	7663      	strb	r3, [r4, #25]
 800a762:	3310      	adds	r3, #16
 800a764:	76a3      	strb	r3, [r4, #26]
 800a766:	9607      	str	r6, [sp, #28]
 800a768:	002e      	movs	r6, r5
 800a76a:	7833      	ldrb	r3, [r6, #0]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d001      	beq.n	800a774 <_vfiprintf_r+0x7c>
 800a770:	2b25      	cmp	r3, #37	@ 0x25
 800a772:	d148      	bne.n	800a806 <_vfiprintf_r+0x10e>
 800a774:	1b73      	subs	r3, r6, r5
 800a776:	9305      	str	r3, [sp, #20]
 800a778:	42ae      	cmp	r6, r5
 800a77a:	d00b      	beq.n	800a794 <_vfiprintf_r+0x9c>
 800a77c:	002a      	movs	r2, r5
 800a77e:	0039      	movs	r1, r7
 800a780:	9803      	ldr	r0, [sp, #12]
 800a782:	f7ff ffa6 	bl	800a6d2 <__sfputs_r>
 800a786:	3001      	adds	r0, #1
 800a788:	d100      	bne.n	800a78c <_vfiprintf_r+0x94>
 800a78a:	e0ae      	b.n	800a8ea <_vfiprintf_r+0x1f2>
 800a78c:	6963      	ldr	r3, [r4, #20]
 800a78e:	9a05      	ldr	r2, [sp, #20]
 800a790:	189b      	adds	r3, r3, r2
 800a792:	6163      	str	r3, [r4, #20]
 800a794:	7833      	ldrb	r3, [r6, #0]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d100      	bne.n	800a79c <_vfiprintf_r+0xa4>
 800a79a:	e0a6      	b.n	800a8ea <_vfiprintf_r+0x1f2>
 800a79c:	2201      	movs	r2, #1
 800a79e:	2300      	movs	r3, #0
 800a7a0:	4252      	negs	r2, r2
 800a7a2:	6062      	str	r2, [r4, #4]
 800a7a4:	a904      	add	r1, sp, #16
 800a7a6:	3254      	adds	r2, #84	@ 0x54
 800a7a8:	1852      	adds	r2, r2, r1
 800a7aa:	1c75      	adds	r5, r6, #1
 800a7ac:	6023      	str	r3, [r4, #0]
 800a7ae:	60e3      	str	r3, [r4, #12]
 800a7b0:	60a3      	str	r3, [r4, #8]
 800a7b2:	7013      	strb	r3, [r2, #0]
 800a7b4:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a7b6:	4b59      	ldr	r3, [pc, #356]	@ (800a91c <_vfiprintf_r+0x224>)
 800a7b8:	2205      	movs	r2, #5
 800a7ba:	0018      	movs	r0, r3
 800a7bc:	7829      	ldrb	r1, [r5, #0]
 800a7be:	9305      	str	r3, [sp, #20]
 800a7c0:	f7fe fadd 	bl	8008d7e <memchr>
 800a7c4:	1c6e      	adds	r6, r5, #1
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	d11f      	bne.n	800a80a <_vfiprintf_r+0x112>
 800a7ca:	6822      	ldr	r2, [r4, #0]
 800a7cc:	06d3      	lsls	r3, r2, #27
 800a7ce:	d504      	bpl.n	800a7da <_vfiprintf_r+0xe2>
 800a7d0:	2353      	movs	r3, #83	@ 0x53
 800a7d2:	a904      	add	r1, sp, #16
 800a7d4:	185b      	adds	r3, r3, r1
 800a7d6:	2120      	movs	r1, #32
 800a7d8:	7019      	strb	r1, [r3, #0]
 800a7da:	0713      	lsls	r3, r2, #28
 800a7dc:	d504      	bpl.n	800a7e8 <_vfiprintf_r+0xf0>
 800a7de:	2353      	movs	r3, #83	@ 0x53
 800a7e0:	a904      	add	r1, sp, #16
 800a7e2:	185b      	adds	r3, r3, r1
 800a7e4:	212b      	movs	r1, #43	@ 0x2b
 800a7e6:	7019      	strb	r1, [r3, #0]
 800a7e8:	782b      	ldrb	r3, [r5, #0]
 800a7ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7ec:	d016      	beq.n	800a81c <_vfiprintf_r+0x124>
 800a7ee:	002e      	movs	r6, r5
 800a7f0:	2100      	movs	r1, #0
 800a7f2:	200a      	movs	r0, #10
 800a7f4:	68e3      	ldr	r3, [r4, #12]
 800a7f6:	7832      	ldrb	r2, [r6, #0]
 800a7f8:	1c75      	adds	r5, r6, #1
 800a7fa:	3a30      	subs	r2, #48	@ 0x30
 800a7fc:	2a09      	cmp	r2, #9
 800a7fe:	d950      	bls.n	800a8a2 <_vfiprintf_r+0x1aa>
 800a800:	2900      	cmp	r1, #0
 800a802:	d111      	bne.n	800a828 <_vfiprintf_r+0x130>
 800a804:	e017      	b.n	800a836 <_vfiprintf_r+0x13e>
 800a806:	3601      	adds	r6, #1
 800a808:	e7af      	b.n	800a76a <_vfiprintf_r+0x72>
 800a80a:	9b05      	ldr	r3, [sp, #20]
 800a80c:	6822      	ldr	r2, [r4, #0]
 800a80e:	1ac0      	subs	r0, r0, r3
 800a810:	2301      	movs	r3, #1
 800a812:	4083      	lsls	r3, r0
 800a814:	4313      	orrs	r3, r2
 800a816:	0035      	movs	r5, r6
 800a818:	6023      	str	r3, [r4, #0]
 800a81a:	e7cc      	b.n	800a7b6 <_vfiprintf_r+0xbe>
 800a81c:	9b07      	ldr	r3, [sp, #28]
 800a81e:	1d19      	adds	r1, r3, #4
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	9107      	str	r1, [sp, #28]
 800a824:	2b00      	cmp	r3, #0
 800a826:	db01      	blt.n	800a82c <_vfiprintf_r+0x134>
 800a828:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a82a:	e004      	b.n	800a836 <_vfiprintf_r+0x13e>
 800a82c:	425b      	negs	r3, r3
 800a82e:	60e3      	str	r3, [r4, #12]
 800a830:	2302      	movs	r3, #2
 800a832:	4313      	orrs	r3, r2
 800a834:	6023      	str	r3, [r4, #0]
 800a836:	7833      	ldrb	r3, [r6, #0]
 800a838:	2b2e      	cmp	r3, #46	@ 0x2e
 800a83a:	d10c      	bne.n	800a856 <_vfiprintf_r+0x15e>
 800a83c:	7873      	ldrb	r3, [r6, #1]
 800a83e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a840:	d134      	bne.n	800a8ac <_vfiprintf_r+0x1b4>
 800a842:	9b07      	ldr	r3, [sp, #28]
 800a844:	3602      	adds	r6, #2
 800a846:	1d1a      	adds	r2, r3, #4
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	9207      	str	r2, [sp, #28]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	da01      	bge.n	800a854 <_vfiprintf_r+0x15c>
 800a850:	2301      	movs	r3, #1
 800a852:	425b      	negs	r3, r3
 800a854:	9309      	str	r3, [sp, #36]	@ 0x24
 800a856:	4d32      	ldr	r5, [pc, #200]	@ (800a920 <_vfiprintf_r+0x228>)
 800a858:	2203      	movs	r2, #3
 800a85a:	0028      	movs	r0, r5
 800a85c:	7831      	ldrb	r1, [r6, #0]
 800a85e:	f7fe fa8e 	bl	8008d7e <memchr>
 800a862:	2800      	cmp	r0, #0
 800a864:	d006      	beq.n	800a874 <_vfiprintf_r+0x17c>
 800a866:	2340      	movs	r3, #64	@ 0x40
 800a868:	1b40      	subs	r0, r0, r5
 800a86a:	4083      	lsls	r3, r0
 800a86c:	6822      	ldr	r2, [r4, #0]
 800a86e:	3601      	adds	r6, #1
 800a870:	4313      	orrs	r3, r2
 800a872:	6023      	str	r3, [r4, #0]
 800a874:	7831      	ldrb	r1, [r6, #0]
 800a876:	2206      	movs	r2, #6
 800a878:	482a      	ldr	r0, [pc, #168]	@ (800a924 <_vfiprintf_r+0x22c>)
 800a87a:	1c75      	adds	r5, r6, #1
 800a87c:	7621      	strb	r1, [r4, #24]
 800a87e:	f7fe fa7e 	bl	8008d7e <memchr>
 800a882:	2800      	cmp	r0, #0
 800a884:	d040      	beq.n	800a908 <_vfiprintf_r+0x210>
 800a886:	4b28      	ldr	r3, [pc, #160]	@ (800a928 <_vfiprintf_r+0x230>)
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d122      	bne.n	800a8d2 <_vfiprintf_r+0x1da>
 800a88c:	2207      	movs	r2, #7
 800a88e:	9b07      	ldr	r3, [sp, #28]
 800a890:	3307      	adds	r3, #7
 800a892:	4393      	bics	r3, r2
 800a894:	3308      	adds	r3, #8
 800a896:	9307      	str	r3, [sp, #28]
 800a898:	6963      	ldr	r3, [r4, #20]
 800a89a:	9a04      	ldr	r2, [sp, #16]
 800a89c:	189b      	adds	r3, r3, r2
 800a89e:	6163      	str	r3, [r4, #20]
 800a8a0:	e762      	b.n	800a768 <_vfiprintf_r+0x70>
 800a8a2:	4343      	muls	r3, r0
 800a8a4:	002e      	movs	r6, r5
 800a8a6:	2101      	movs	r1, #1
 800a8a8:	189b      	adds	r3, r3, r2
 800a8aa:	e7a4      	b.n	800a7f6 <_vfiprintf_r+0xfe>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	200a      	movs	r0, #10
 800a8b0:	0019      	movs	r1, r3
 800a8b2:	3601      	adds	r6, #1
 800a8b4:	6063      	str	r3, [r4, #4]
 800a8b6:	7832      	ldrb	r2, [r6, #0]
 800a8b8:	1c75      	adds	r5, r6, #1
 800a8ba:	3a30      	subs	r2, #48	@ 0x30
 800a8bc:	2a09      	cmp	r2, #9
 800a8be:	d903      	bls.n	800a8c8 <_vfiprintf_r+0x1d0>
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d0c8      	beq.n	800a856 <_vfiprintf_r+0x15e>
 800a8c4:	9109      	str	r1, [sp, #36]	@ 0x24
 800a8c6:	e7c6      	b.n	800a856 <_vfiprintf_r+0x15e>
 800a8c8:	4341      	muls	r1, r0
 800a8ca:	002e      	movs	r6, r5
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	1889      	adds	r1, r1, r2
 800a8d0:	e7f1      	b.n	800a8b6 <_vfiprintf_r+0x1be>
 800a8d2:	aa07      	add	r2, sp, #28
 800a8d4:	9200      	str	r2, [sp, #0]
 800a8d6:	0021      	movs	r1, r4
 800a8d8:	003a      	movs	r2, r7
 800a8da:	4b14      	ldr	r3, [pc, #80]	@ (800a92c <_vfiprintf_r+0x234>)
 800a8dc:	9803      	ldr	r0, [sp, #12]
 800a8de:	f7fd fc93 	bl	8008208 <_printf_float>
 800a8e2:	9004      	str	r0, [sp, #16]
 800a8e4:	9b04      	ldr	r3, [sp, #16]
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	d1d6      	bne.n	800a898 <_vfiprintf_r+0x1a0>
 800a8ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a8ec:	07db      	lsls	r3, r3, #31
 800a8ee:	d405      	bmi.n	800a8fc <_vfiprintf_r+0x204>
 800a8f0:	89bb      	ldrh	r3, [r7, #12]
 800a8f2:	059b      	lsls	r3, r3, #22
 800a8f4:	d402      	bmi.n	800a8fc <_vfiprintf_r+0x204>
 800a8f6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a8f8:	f7fe fa40 	bl	8008d7c <__retarget_lock_release_recursive>
 800a8fc:	89bb      	ldrh	r3, [r7, #12]
 800a8fe:	065b      	lsls	r3, r3, #25
 800a900:	d500      	bpl.n	800a904 <_vfiprintf_r+0x20c>
 800a902:	e71e      	b.n	800a742 <_vfiprintf_r+0x4a>
 800a904:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a906:	e71e      	b.n	800a746 <_vfiprintf_r+0x4e>
 800a908:	aa07      	add	r2, sp, #28
 800a90a:	9200      	str	r2, [sp, #0]
 800a90c:	0021      	movs	r1, r4
 800a90e:	003a      	movs	r2, r7
 800a910:	4b06      	ldr	r3, [pc, #24]	@ (800a92c <_vfiprintf_r+0x234>)
 800a912:	9803      	ldr	r0, [sp, #12]
 800a914:	f7fd ff26 	bl	8008764 <_printf_i>
 800a918:	e7e3      	b.n	800a8e2 <_vfiprintf_r+0x1ea>
 800a91a:	46c0      	nop			@ (mov r8, r8)
 800a91c:	0800b390 	.word	0x0800b390
 800a920:	0800b396 	.word	0x0800b396
 800a924:	0800b39a 	.word	0x0800b39a
 800a928:	08008209 	.word	0x08008209
 800a92c:	0800a6d3 	.word	0x0800a6d3

0800a930 <__sflush_r>:
 800a930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a932:	220c      	movs	r2, #12
 800a934:	5e8b      	ldrsh	r3, [r1, r2]
 800a936:	0005      	movs	r5, r0
 800a938:	000c      	movs	r4, r1
 800a93a:	071a      	lsls	r2, r3, #28
 800a93c:	d456      	bmi.n	800a9ec <__sflush_r+0xbc>
 800a93e:	684a      	ldr	r2, [r1, #4]
 800a940:	2a00      	cmp	r2, #0
 800a942:	dc02      	bgt.n	800a94a <__sflush_r+0x1a>
 800a944:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800a946:	2a00      	cmp	r2, #0
 800a948:	dd4e      	ble.n	800a9e8 <__sflush_r+0xb8>
 800a94a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a94c:	2f00      	cmp	r7, #0
 800a94e:	d04b      	beq.n	800a9e8 <__sflush_r+0xb8>
 800a950:	2200      	movs	r2, #0
 800a952:	2080      	movs	r0, #128	@ 0x80
 800a954:	682e      	ldr	r6, [r5, #0]
 800a956:	602a      	str	r2, [r5, #0]
 800a958:	001a      	movs	r2, r3
 800a95a:	0140      	lsls	r0, r0, #5
 800a95c:	6a21      	ldr	r1, [r4, #32]
 800a95e:	4002      	ands	r2, r0
 800a960:	4203      	tst	r3, r0
 800a962:	d033      	beq.n	800a9cc <__sflush_r+0x9c>
 800a964:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a966:	89a3      	ldrh	r3, [r4, #12]
 800a968:	075b      	lsls	r3, r3, #29
 800a96a:	d506      	bpl.n	800a97a <__sflush_r+0x4a>
 800a96c:	6863      	ldr	r3, [r4, #4]
 800a96e:	1ad2      	subs	r2, r2, r3
 800a970:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a972:	2b00      	cmp	r3, #0
 800a974:	d001      	beq.n	800a97a <__sflush_r+0x4a>
 800a976:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a978:	1ad2      	subs	r2, r2, r3
 800a97a:	2300      	movs	r3, #0
 800a97c:	0028      	movs	r0, r5
 800a97e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a980:	6a21      	ldr	r1, [r4, #32]
 800a982:	47b8      	blx	r7
 800a984:	89a2      	ldrh	r2, [r4, #12]
 800a986:	1c43      	adds	r3, r0, #1
 800a988:	d106      	bne.n	800a998 <__sflush_r+0x68>
 800a98a:	6829      	ldr	r1, [r5, #0]
 800a98c:	291d      	cmp	r1, #29
 800a98e:	d846      	bhi.n	800aa1e <__sflush_r+0xee>
 800a990:	4b29      	ldr	r3, [pc, #164]	@ (800aa38 <__sflush_r+0x108>)
 800a992:	410b      	asrs	r3, r1
 800a994:	07db      	lsls	r3, r3, #31
 800a996:	d442      	bmi.n	800aa1e <__sflush_r+0xee>
 800a998:	2300      	movs	r3, #0
 800a99a:	6063      	str	r3, [r4, #4]
 800a99c:	6923      	ldr	r3, [r4, #16]
 800a99e:	6023      	str	r3, [r4, #0]
 800a9a0:	04d2      	lsls	r2, r2, #19
 800a9a2:	d505      	bpl.n	800a9b0 <__sflush_r+0x80>
 800a9a4:	1c43      	adds	r3, r0, #1
 800a9a6:	d102      	bne.n	800a9ae <__sflush_r+0x7e>
 800a9a8:	682b      	ldr	r3, [r5, #0]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d100      	bne.n	800a9b0 <__sflush_r+0x80>
 800a9ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800a9b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a9b2:	602e      	str	r6, [r5, #0]
 800a9b4:	2900      	cmp	r1, #0
 800a9b6:	d017      	beq.n	800a9e8 <__sflush_r+0xb8>
 800a9b8:	0023      	movs	r3, r4
 800a9ba:	3344      	adds	r3, #68	@ 0x44
 800a9bc:	4299      	cmp	r1, r3
 800a9be:	d002      	beq.n	800a9c6 <__sflush_r+0x96>
 800a9c0:	0028      	movs	r0, r5
 800a9c2:	f7ff f869 	bl	8009a98 <_free_r>
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a9ca:	e00d      	b.n	800a9e8 <__sflush_r+0xb8>
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	0028      	movs	r0, r5
 800a9d0:	47b8      	blx	r7
 800a9d2:	0002      	movs	r2, r0
 800a9d4:	1c43      	adds	r3, r0, #1
 800a9d6:	d1c6      	bne.n	800a966 <__sflush_r+0x36>
 800a9d8:	682b      	ldr	r3, [r5, #0]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d0c3      	beq.n	800a966 <__sflush_r+0x36>
 800a9de:	2b1d      	cmp	r3, #29
 800a9e0:	d001      	beq.n	800a9e6 <__sflush_r+0xb6>
 800a9e2:	2b16      	cmp	r3, #22
 800a9e4:	d11a      	bne.n	800aa1c <__sflush_r+0xec>
 800a9e6:	602e      	str	r6, [r5, #0]
 800a9e8:	2000      	movs	r0, #0
 800a9ea:	e01e      	b.n	800aa2a <__sflush_r+0xfa>
 800a9ec:	690e      	ldr	r6, [r1, #16]
 800a9ee:	2e00      	cmp	r6, #0
 800a9f0:	d0fa      	beq.n	800a9e8 <__sflush_r+0xb8>
 800a9f2:	680f      	ldr	r7, [r1, #0]
 800a9f4:	600e      	str	r6, [r1, #0]
 800a9f6:	1bba      	subs	r2, r7, r6
 800a9f8:	9201      	str	r2, [sp, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	079b      	lsls	r3, r3, #30
 800a9fe:	d100      	bne.n	800aa02 <__sflush_r+0xd2>
 800aa00:	694a      	ldr	r2, [r1, #20]
 800aa02:	60a2      	str	r2, [r4, #8]
 800aa04:	9b01      	ldr	r3, [sp, #4]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	ddee      	ble.n	800a9e8 <__sflush_r+0xb8>
 800aa0a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800aa0c:	0032      	movs	r2, r6
 800aa0e:	001f      	movs	r7, r3
 800aa10:	0028      	movs	r0, r5
 800aa12:	9b01      	ldr	r3, [sp, #4]
 800aa14:	6a21      	ldr	r1, [r4, #32]
 800aa16:	47b8      	blx	r7
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	dc07      	bgt.n	800aa2c <__sflush_r+0xfc>
 800aa1c:	89a2      	ldrh	r2, [r4, #12]
 800aa1e:	2340      	movs	r3, #64	@ 0x40
 800aa20:	2001      	movs	r0, #1
 800aa22:	4313      	orrs	r3, r2
 800aa24:	b21b      	sxth	r3, r3
 800aa26:	81a3      	strh	r3, [r4, #12]
 800aa28:	4240      	negs	r0, r0
 800aa2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa2c:	9b01      	ldr	r3, [sp, #4]
 800aa2e:	1836      	adds	r6, r6, r0
 800aa30:	1a1b      	subs	r3, r3, r0
 800aa32:	9301      	str	r3, [sp, #4]
 800aa34:	e7e6      	b.n	800aa04 <__sflush_r+0xd4>
 800aa36:	46c0      	nop			@ (mov r8, r8)
 800aa38:	dfbffffe 	.word	0xdfbffffe

0800aa3c <_fflush_r>:
 800aa3c:	690b      	ldr	r3, [r1, #16]
 800aa3e:	b570      	push	{r4, r5, r6, lr}
 800aa40:	0005      	movs	r5, r0
 800aa42:	000c      	movs	r4, r1
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d102      	bne.n	800aa4e <_fflush_r+0x12>
 800aa48:	2500      	movs	r5, #0
 800aa4a:	0028      	movs	r0, r5
 800aa4c:	bd70      	pop	{r4, r5, r6, pc}
 800aa4e:	2800      	cmp	r0, #0
 800aa50:	d004      	beq.n	800aa5c <_fflush_r+0x20>
 800aa52:	6a03      	ldr	r3, [r0, #32]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d101      	bne.n	800aa5c <_fflush_r+0x20>
 800aa58:	f7fe f822 	bl	8008aa0 <__sinit>
 800aa5c:	220c      	movs	r2, #12
 800aa5e:	5ea3      	ldrsh	r3, [r4, r2]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d0f1      	beq.n	800aa48 <_fflush_r+0xc>
 800aa64:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aa66:	07d2      	lsls	r2, r2, #31
 800aa68:	d404      	bmi.n	800aa74 <_fflush_r+0x38>
 800aa6a:	059b      	lsls	r3, r3, #22
 800aa6c:	d402      	bmi.n	800aa74 <_fflush_r+0x38>
 800aa6e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa70:	f7fe f983 	bl	8008d7a <__retarget_lock_acquire_recursive>
 800aa74:	0028      	movs	r0, r5
 800aa76:	0021      	movs	r1, r4
 800aa78:	f7ff ff5a 	bl	800a930 <__sflush_r>
 800aa7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa7e:	0005      	movs	r5, r0
 800aa80:	07db      	lsls	r3, r3, #31
 800aa82:	d4e2      	bmi.n	800aa4a <_fflush_r+0xe>
 800aa84:	89a3      	ldrh	r3, [r4, #12]
 800aa86:	059b      	lsls	r3, r3, #22
 800aa88:	d4df      	bmi.n	800aa4a <_fflush_r+0xe>
 800aa8a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa8c:	f7fe f976 	bl	8008d7c <__retarget_lock_release_recursive>
 800aa90:	e7db      	b.n	800aa4a <_fflush_r+0xe>

0800aa92 <__swbuf_r>:
 800aa92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa94:	0006      	movs	r6, r0
 800aa96:	000d      	movs	r5, r1
 800aa98:	0014      	movs	r4, r2
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	d004      	beq.n	800aaa8 <__swbuf_r+0x16>
 800aa9e:	6a03      	ldr	r3, [r0, #32]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d101      	bne.n	800aaa8 <__swbuf_r+0x16>
 800aaa4:	f7fd fffc 	bl	8008aa0 <__sinit>
 800aaa8:	69a3      	ldr	r3, [r4, #24]
 800aaaa:	60a3      	str	r3, [r4, #8]
 800aaac:	89a3      	ldrh	r3, [r4, #12]
 800aaae:	071b      	lsls	r3, r3, #28
 800aab0:	d502      	bpl.n	800aab8 <__swbuf_r+0x26>
 800aab2:	6923      	ldr	r3, [r4, #16]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d109      	bne.n	800aacc <__swbuf_r+0x3a>
 800aab8:	0021      	movs	r1, r4
 800aaba:	0030      	movs	r0, r6
 800aabc:	f000 f82c 	bl	800ab18 <__swsetup_r>
 800aac0:	2800      	cmp	r0, #0
 800aac2:	d003      	beq.n	800aacc <__swbuf_r+0x3a>
 800aac4:	2501      	movs	r5, #1
 800aac6:	426d      	negs	r5, r5
 800aac8:	0028      	movs	r0, r5
 800aaca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aacc:	6923      	ldr	r3, [r4, #16]
 800aace:	6820      	ldr	r0, [r4, #0]
 800aad0:	b2ef      	uxtb	r7, r5
 800aad2:	1ac0      	subs	r0, r0, r3
 800aad4:	6963      	ldr	r3, [r4, #20]
 800aad6:	b2ed      	uxtb	r5, r5
 800aad8:	4283      	cmp	r3, r0
 800aada:	dc05      	bgt.n	800aae8 <__swbuf_r+0x56>
 800aadc:	0021      	movs	r1, r4
 800aade:	0030      	movs	r0, r6
 800aae0:	f7ff ffac 	bl	800aa3c <_fflush_r>
 800aae4:	2800      	cmp	r0, #0
 800aae6:	d1ed      	bne.n	800aac4 <__swbuf_r+0x32>
 800aae8:	68a3      	ldr	r3, [r4, #8]
 800aaea:	3001      	adds	r0, #1
 800aaec:	3b01      	subs	r3, #1
 800aaee:	60a3      	str	r3, [r4, #8]
 800aaf0:	6823      	ldr	r3, [r4, #0]
 800aaf2:	1c5a      	adds	r2, r3, #1
 800aaf4:	6022      	str	r2, [r4, #0]
 800aaf6:	701f      	strb	r7, [r3, #0]
 800aaf8:	6963      	ldr	r3, [r4, #20]
 800aafa:	4283      	cmp	r3, r0
 800aafc:	d004      	beq.n	800ab08 <__swbuf_r+0x76>
 800aafe:	89a3      	ldrh	r3, [r4, #12]
 800ab00:	07db      	lsls	r3, r3, #31
 800ab02:	d5e1      	bpl.n	800aac8 <__swbuf_r+0x36>
 800ab04:	2d0a      	cmp	r5, #10
 800ab06:	d1df      	bne.n	800aac8 <__swbuf_r+0x36>
 800ab08:	0021      	movs	r1, r4
 800ab0a:	0030      	movs	r0, r6
 800ab0c:	f7ff ff96 	bl	800aa3c <_fflush_r>
 800ab10:	2800      	cmp	r0, #0
 800ab12:	d0d9      	beq.n	800aac8 <__swbuf_r+0x36>
 800ab14:	e7d6      	b.n	800aac4 <__swbuf_r+0x32>
	...

0800ab18 <__swsetup_r>:
 800ab18:	4b2d      	ldr	r3, [pc, #180]	@ (800abd0 <__swsetup_r+0xb8>)
 800ab1a:	b570      	push	{r4, r5, r6, lr}
 800ab1c:	0005      	movs	r5, r0
 800ab1e:	6818      	ldr	r0, [r3, #0]
 800ab20:	000c      	movs	r4, r1
 800ab22:	2800      	cmp	r0, #0
 800ab24:	d004      	beq.n	800ab30 <__swsetup_r+0x18>
 800ab26:	6a03      	ldr	r3, [r0, #32]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d101      	bne.n	800ab30 <__swsetup_r+0x18>
 800ab2c:	f7fd ffb8 	bl	8008aa0 <__sinit>
 800ab30:	230c      	movs	r3, #12
 800ab32:	5ee2      	ldrsh	r2, [r4, r3]
 800ab34:	0713      	lsls	r3, r2, #28
 800ab36:	d423      	bmi.n	800ab80 <__swsetup_r+0x68>
 800ab38:	06d3      	lsls	r3, r2, #27
 800ab3a:	d407      	bmi.n	800ab4c <__swsetup_r+0x34>
 800ab3c:	2309      	movs	r3, #9
 800ab3e:	602b      	str	r3, [r5, #0]
 800ab40:	2340      	movs	r3, #64	@ 0x40
 800ab42:	2001      	movs	r0, #1
 800ab44:	4313      	orrs	r3, r2
 800ab46:	81a3      	strh	r3, [r4, #12]
 800ab48:	4240      	negs	r0, r0
 800ab4a:	e03a      	b.n	800abc2 <__swsetup_r+0xaa>
 800ab4c:	0752      	lsls	r2, r2, #29
 800ab4e:	d513      	bpl.n	800ab78 <__swsetup_r+0x60>
 800ab50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab52:	2900      	cmp	r1, #0
 800ab54:	d008      	beq.n	800ab68 <__swsetup_r+0x50>
 800ab56:	0023      	movs	r3, r4
 800ab58:	3344      	adds	r3, #68	@ 0x44
 800ab5a:	4299      	cmp	r1, r3
 800ab5c:	d002      	beq.n	800ab64 <__swsetup_r+0x4c>
 800ab5e:	0028      	movs	r0, r5
 800ab60:	f7fe ff9a 	bl	8009a98 <_free_r>
 800ab64:	2300      	movs	r3, #0
 800ab66:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab68:	2224      	movs	r2, #36	@ 0x24
 800ab6a:	89a3      	ldrh	r3, [r4, #12]
 800ab6c:	4393      	bics	r3, r2
 800ab6e:	81a3      	strh	r3, [r4, #12]
 800ab70:	2300      	movs	r3, #0
 800ab72:	6063      	str	r3, [r4, #4]
 800ab74:	6923      	ldr	r3, [r4, #16]
 800ab76:	6023      	str	r3, [r4, #0]
 800ab78:	2308      	movs	r3, #8
 800ab7a:	89a2      	ldrh	r2, [r4, #12]
 800ab7c:	4313      	orrs	r3, r2
 800ab7e:	81a3      	strh	r3, [r4, #12]
 800ab80:	6923      	ldr	r3, [r4, #16]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d10b      	bne.n	800ab9e <__swsetup_r+0x86>
 800ab86:	21a0      	movs	r1, #160	@ 0xa0
 800ab88:	2280      	movs	r2, #128	@ 0x80
 800ab8a:	89a3      	ldrh	r3, [r4, #12]
 800ab8c:	0089      	lsls	r1, r1, #2
 800ab8e:	0092      	lsls	r2, r2, #2
 800ab90:	400b      	ands	r3, r1
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d003      	beq.n	800ab9e <__swsetup_r+0x86>
 800ab96:	0021      	movs	r1, r4
 800ab98:	0028      	movs	r0, r5
 800ab9a:	f000 f91f 	bl	800addc <__smakebuf_r>
 800ab9e:	230c      	movs	r3, #12
 800aba0:	5ee2      	ldrsh	r2, [r4, r3]
 800aba2:	2101      	movs	r1, #1
 800aba4:	0013      	movs	r3, r2
 800aba6:	400b      	ands	r3, r1
 800aba8:	420a      	tst	r2, r1
 800abaa:	d00b      	beq.n	800abc4 <__swsetup_r+0xac>
 800abac:	2300      	movs	r3, #0
 800abae:	60a3      	str	r3, [r4, #8]
 800abb0:	6963      	ldr	r3, [r4, #20]
 800abb2:	425b      	negs	r3, r3
 800abb4:	61a3      	str	r3, [r4, #24]
 800abb6:	2000      	movs	r0, #0
 800abb8:	6923      	ldr	r3, [r4, #16]
 800abba:	4283      	cmp	r3, r0
 800abbc:	d101      	bne.n	800abc2 <__swsetup_r+0xaa>
 800abbe:	0613      	lsls	r3, r2, #24
 800abc0:	d4be      	bmi.n	800ab40 <__swsetup_r+0x28>
 800abc2:	bd70      	pop	{r4, r5, r6, pc}
 800abc4:	0791      	lsls	r1, r2, #30
 800abc6:	d400      	bmi.n	800abca <__swsetup_r+0xb2>
 800abc8:	6963      	ldr	r3, [r4, #20]
 800abca:	60a3      	str	r3, [r4, #8]
 800abcc:	e7f3      	b.n	800abb6 <__swsetup_r+0x9e>
 800abce:	46c0      	nop			@ (mov r8, r8)
 800abd0:	2000001c 	.word	0x2000001c

0800abd4 <memmove>:
 800abd4:	b510      	push	{r4, lr}
 800abd6:	4288      	cmp	r0, r1
 800abd8:	d806      	bhi.n	800abe8 <memmove+0x14>
 800abda:	2300      	movs	r3, #0
 800abdc:	429a      	cmp	r2, r3
 800abde:	d008      	beq.n	800abf2 <memmove+0x1e>
 800abe0:	5ccc      	ldrb	r4, [r1, r3]
 800abe2:	54c4      	strb	r4, [r0, r3]
 800abe4:	3301      	adds	r3, #1
 800abe6:	e7f9      	b.n	800abdc <memmove+0x8>
 800abe8:	188b      	adds	r3, r1, r2
 800abea:	4298      	cmp	r0, r3
 800abec:	d2f5      	bcs.n	800abda <memmove+0x6>
 800abee:	3a01      	subs	r2, #1
 800abf0:	d200      	bcs.n	800abf4 <memmove+0x20>
 800abf2:	bd10      	pop	{r4, pc}
 800abf4:	5c8b      	ldrb	r3, [r1, r2]
 800abf6:	5483      	strb	r3, [r0, r2]
 800abf8:	e7f9      	b.n	800abee <memmove+0x1a>
	...

0800abfc <_sbrk_r>:
 800abfc:	2300      	movs	r3, #0
 800abfe:	b570      	push	{r4, r5, r6, lr}
 800ac00:	4d06      	ldr	r5, [pc, #24]	@ (800ac1c <_sbrk_r+0x20>)
 800ac02:	0004      	movs	r4, r0
 800ac04:	0008      	movs	r0, r1
 800ac06:	602b      	str	r3, [r5, #0]
 800ac08:	f7f8 fa1c 	bl	8003044 <_sbrk>
 800ac0c:	1c43      	adds	r3, r0, #1
 800ac0e:	d103      	bne.n	800ac18 <_sbrk_r+0x1c>
 800ac10:	682b      	ldr	r3, [r5, #0]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d000      	beq.n	800ac18 <_sbrk_r+0x1c>
 800ac16:	6023      	str	r3, [r4, #0]
 800ac18:	bd70      	pop	{r4, r5, r6, pc}
 800ac1a:	46c0      	nop			@ (mov r8, r8)
 800ac1c:	200005f4 	.word	0x200005f4

0800ac20 <memcpy>:
 800ac20:	2300      	movs	r3, #0
 800ac22:	b510      	push	{r4, lr}
 800ac24:	429a      	cmp	r2, r3
 800ac26:	d100      	bne.n	800ac2a <memcpy+0xa>
 800ac28:	bd10      	pop	{r4, pc}
 800ac2a:	5ccc      	ldrb	r4, [r1, r3]
 800ac2c:	54c4      	strb	r4, [r0, r3]
 800ac2e:	3301      	adds	r3, #1
 800ac30:	e7f8      	b.n	800ac24 <memcpy+0x4>
	...

0800ac34 <__assert_func>:
 800ac34:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ac36:	0014      	movs	r4, r2
 800ac38:	001a      	movs	r2, r3
 800ac3a:	4b09      	ldr	r3, [pc, #36]	@ (800ac60 <__assert_func+0x2c>)
 800ac3c:	0005      	movs	r5, r0
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	000e      	movs	r6, r1
 800ac42:	68d8      	ldr	r0, [r3, #12]
 800ac44:	4b07      	ldr	r3, [pc, #28]	@ (800ac64 <__assert_func+0x30>)
 800ac46:	2c00      	cmp	r4, #0
 800ac48:	d101      	bne.n	800ac4e <__assert_func+0x1a>
 800ac4a:	4b07      	ldr	r3, [pc, #28]	@ (800ac68 <__assert_func+0x34>)
 800ac4c:	001c      	movs	r4, r3
 800ac4e:	4907      	ldr	r1, [pc, #28]	@ (800ac6c <__assert_func+0x38>)
 800ac50:	9301      	str	r3, [sp, #4]
 800ac52:	9402      	str	r4, [sp, #8]
 800ac54:	002b      	movs	r3, r5
 800ac56:	9600      	str	r6, [sp, #0]
 800ac58:	f000 f886 	bl	800ad68 <fiprintf>
 800ac5c:	f000 f924 	bl	800aea8 <abort>
 800ac60:	2000001c 	.word	0x2000001c
 800ac64:	0800b3ab 	.word	0x0800b3ab
 800ac68:	0800b3e6 	.word	0x0800b3e6
 800ac6c:	0800b3b8 	.word	0x0800b3b8

0800ac70 <_calloc_r>:
 800ac70:	b570      	push	{r4, r5, r6, lr}
 800ac72:	0c0b      	lsrs	r3, r1, #16
 800ac74:	0c15      	lsrs	r5, r2, #16
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d11e      	bne.n	800acb8 <_calloc_r+0x48>
 800ac7a:	2d00      	cmp	r5, #0
 800ac7c:	d10c      	bne.n	800ac98 <_calloc_r+0x28>
 800ac7e:	b289      	uxth	r1, r1
 800ac80:	b294      	uxth	r4, r2
 800ac82:	434c      	muls	r4, r1
 800ac84:	0021      	movs	r1, r4
 800ac86:	f7fe ff7d 	bl	8009b84 <_malloc_r>
 800ac8a:	1e05      	subs	r5, r0, #0
 800ac8c:	d01a      	beq.n	800acc4 <_calloc_r+0x54>
 800ac8e:	0022      	movs	r2, r4
 800ac90:	2100      	movs	r1, #0
 800ac92:	f7fd ffed 	bl	8008c70 <memset>
 800ac96:	e016      	b.n	800acc6 <_calloc_r+0x56>
 800ac98:	1c2b      	adds	r3, r5, #0
 800ac9a:	1c0c      	adds	r4, r1, #0
 800ac9c:	b289      	uxth	r1, r1
 800ac9e:	b292      	uxth	r2, r2
 800aca0:	434a      	muls	r2, r1
 800aca2:	b29b      	uxth	r3, r3
 800aca4:	b2a1      	uxth	r1, r4
 800aca6:	4359      	muls	r1, r3
 800aca8:	0c14      	lsrs	r4, r2, #16
 800acaa:	190c      	adds	r4, r1, r4
 800acac:	0c23      	lsrs	r3, r4, #16
 800acae:	d107      	bne.n	800acc0 <_calloc_r+0x50>
 800acb0:	0424      	lsls	r4, r4, #16
 800acb2:	b292      	uxth	r2, r2
 800acb4:	4314      	orrs	r4, r2
 800acb6:	e7e5      	b.n	800ac84 <_calloc_r+0x14>
 800acb8:	2d00      	cmp	r5, #0
 800acba:	d101      	bne.n	800acc0 <_calloc_r+0x50>
 800acbc:	1c14      	adds	r4, r2, #0
 800acbe:	e7ed      	b.n	800ac9c <_calloc_r+0x2c>
 800acc0:	230c      	movs	r3, #12
 800acc2:	6003      	str	r3, [r0, #0]
 800acc4:	2500      	movs	r5, #0
 800acc6:	0028      	movs	r0, r5
 800acc8:	bd70      	pop	{r4, r5, r6, pc}

0800acca <__ascii_mbtowc>:
 800acca:	b082      	sub	sp, #8
 800accc:	2900      	cmp	r1, #0
 800acce:	d100      	bne.n	800acd2 <__ascii_mbtowc+0x8>
 800acd0:	a901      	add	r1, sp, #4
 800acd2:	1e10      	subs	r0, r2, #0
 800acd4:	d006      	beq.n	800ace4 <__ascii_mbtowc+0x1a>
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d006      	beq.n	800ace8 <__ascii_mbtowc+0x1e>
 800acda:	7813      	ldrb	r3, [r2, #0]
 800acdc:	600b      	str	r3, [r1, #0]
 800acde:	7810      	ldrb	r0, [r2, #0]
 800ace0:	1e43      	subs	r3, r0, #1
 800ace2:	4198      	sbcs	r0, r3
 800ace4:	b002      	add	sp, #8
 800ace6:	4770      	bx	lr
 800ace8:	2002      	movs	r0, #2
 800acea:	4240      	negs	r0, r0
 800acec:	e7fa      	b.n	800ace4 <__ascii_mbtowc+0x1a>

0800acee <_realloc_r>:
 800acee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acf0:	0006      	movs	r6, r0
 800acf2:	000c      	movs	r4, r1
 800acf4:	0015      	movs	r5, r2
 800acf6:	2900      	cmp	r1, #0
 800acf8:	d105      	bne.n	800ad06 <_realloc_r+0x18>
 800acfa:	0011      	movs	r1, r2
 800acfc:	f7fe ff42 	bl	8009b84 <_malloc_r>
 800ad00:	0004      	movs	r4, r0
 800ad02:	0020      	movs	r0, r4
 800ad04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad06:	2a00      	cmp	r2, #0
 800ad08:	d103      	bne.n	800ad12 <_realloc_r+0x24>
 800ad0a:	f7fe fec5 	bl	8009a98 <_free_r>
 800ad0e:	2400      	movs	r4, #0
 800ad10:	e7f7      	b.n	800ad02 <_realloc_r+0x14>
 800ad12:	f000 f8d0 	bl	800aeb6 <_malloc_usable_size_r>
 800ad16:	0007      	movs	r7, r0
 800ad18:	4285      	cmp	r5, r0
 800ad1a:	d802      	bhi.n	800ad22 <_realloc_r+0x34>
 800ad1c:	0843      	lsrs	r3, r0, #1
 800ad1e:	42ab      	cmp	r3, r5
 800ad20:	d3ef      	bcc.n	800ad02 <_realloc_r+0x14>
 800ad22:	0029      	movs	r1, r5
 800ad24:	0030      	movs	r0, r6
 800ad26:	f7fe ff2d 	bl	8009b84 <_malloc_r>
 800ad2a:	9001      	str	r0, [sp, #4]
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	d0ee      	beq.n	800ad0e <_realloc_r+0x20>
 800ad30:	002a      	movs	r2, r5
 800ad32:	42bd      	cmp	r5, r7
 800ad34:	d900      	bls.n	800ad38 <_realloc_r+0x4a>
 800ad36:	003a      	movs	r2, r7
 800ad38:	0021      	movs	r1, r4
 800ad3a:	9801      	ldr	r0, [sp, #4]
 800ad3c:	f7ff ff70 	bl	800ac20 <memcpy>
 800ad40:	0021      	movs	r1, r4
 800ad42:	0030      	movs	r0, r6
 800ad44:	f7fe fea8 	bl	8009a98 <_free_r>
 800ad48:	9c01      	ldr	r4, [sp, #4]
 800ad4a:	e7da      	b.n	800ad02 <_realloc_r+0x14>

0800ad4c <__ascii_wctomb>:
 800ad4c:	0003      	movs	r3, r0
 800ad4e:	1e08      	subs	r0, r1, #0
 800ad50:	d005      	beq.n	800ad5e <__ascii_wctomb+0x12>
 800ad52:	2aff      	cmp	r2, #255	@ 0xff
 800ad54:	d904      	bls.n	800ad60 <__ascii_wctomb+0x14>
 800ad56:	228a      	movs	r2, #138	@ 0x8a
 800ad58:	2001      	movs	r0, #1
 800ad5a:	601a      	str	r2, [r3, #0]
 800ad5c:	4240      	negs	r0, r0
 800ad5e:	4770      	bx	lr
 800ad60:	2001      	movs	r0, #1
 800ad62:	700a      	strb	r2, [r1, #0]
 800ad64:	e7fb      	b.n	800ad5e <__ascii_wctomb+0x12>
	...

0800ad68 <fiprintf>:
 800ad68:	b40e      	push	{r1, r2, r3}
 800ad6a:	b517      	push	{r0, r1, r2, r4, lr}
 800ad6c:	4c05      	ldr	r4, [pc, #20]	@ (800ad84 <fiprintf+0x1c>)
 800ad6e:	ab05      	add	r3, sp, #20
 800ad70:	cb04      	ldmia	r3!, {r2}
 800ad72:	0001      	movs	r1, r0
 800ad74:	6820      	ldr	r0, [r4, #0]
 800ad76:	9301      	str	r3, [sp, #4]
 800ad78:	f7ff fcbe 	bl	800a6f8 <_vfiprintf_r>
 800ad7c:	bc1e      	pop	{r1, r2, r3, r4}
 800ad7e:	bc08      	pop	{r3}
 800ad80:	b003      	add	sp, #12
 800ad82:	4718      	bx	r3
 800ad84:	2000001c 	.word	0x2000001c

0800ad88 <__swhatbuf_r>:
 800ad88:	b570      	push	{r4, r5, r6, lr}
 800ad8a:	000e      	movs	r6, r1
 800ad8c:	001d      	movs	r5, r3
 800ad8e:	230e      	movs	r3, #14
 800ad90:	5ec9      	ldrsh	r1, [r1, r3]
 800ad92:	0014      	movs	r4, r2
 800ad94:	b096      	sub	sp, #88	@ 0x58
 800ad96:	2900      	cmp	r1, #0
 800ad98:	da0c      	bge.n	800adb4 <__swhatbuf_r+0x2c>
 800ad9a:	89b2      	ldrh	r2, [r6, #12]
 800ad9c:	2380      	movs	r3, #128	@ 0x80
 800ad9e:	0011      	movs	r1, r2
 800ada0:	4019      	ands	r1, r3
 800ada2:	421a      	tst	r2, r3
 800ada4:	d114      	bne.n	800add0 <__swhatbuf_r+0x48>
 800ada6:	2380      	movs	r3, #128	@ 0x80
 800ada8:	00db      	lsls	r3, r3, #3
 800adaa:	2000      	movs	r0, #0
 800adac:	6029      	str	r1, [r5, #0]
 800adae:	6023      	str	r3, [r4, #0]
 800adb0:	b016      	add	sp, #88	@ 0x58
 800adb2:	bd70      	pop	{r4, r5, r6, pc}
 800adb4:	466a      	mov	r2, sp
 800adb6:	f000 f853 	bl	800ae60 <_fstat_r>
 800adba:	2800      	cmp	r0, #0
 800adbc:	dbed      	blt.n	800ad9a <__swhatbuf_r+0x12>
 800adbe:	23f0      	movs	r3, #240	@ 0xf0
 800adc0:	9901      	ldr	r1, [sp, #4]
 800adc2:	021b      	lsls	r3, r3, #8
 800adc4:	4019      	ands	r1, r3
 800adc6:	4b04      	ldr	r3, [pc, #16]	@ (800add8 <__swhatbuf_r+0x50>)
 800adc8:	18c9      	adds	r1, r1, r3
 800adca:	424b      	negs	r3, r1
 800adcc:	4159      	adcs	r1, r3
 800adce:	e7ea      	b.n	800ada6 <__swhatbuf_r+0x1e>
 800add0:	2100      	movs	r1, #0
 800add2:	2340      	movs	r3, #64	@ 0x40
 800add4:	e7e9      	b.n	800adaa <__swhatbuf_r+0x22>
 800add6:	46c0      	nop			@ (mov r8, r8)
 800add8:	ffffe000 	.word	0xffffe000

0800addc <__smakebuf_r>:
 800addc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adde:	2602      	movs	r6, #2
 800ade0:	898b      	ldrh	r3, [r1, #12]
 800ade2:	0005      	movs	r5, r0
 800ade4:	000c      	movs	r4, r1
 800ade6:	b085      	sub	sp, #20
 800ade8:	4233      	tst	r3, r6
 800adea:	d007      	beq.n	800adfc <__smakebuf_r+0x20>
 800adec:	0023      	movs	r3, r4
 800adee:	3347      	adds	r3, #71	@ 0x47
 800adf0:	6023      	str	r3, [r4, #0]
 800adf2:	6123      	str	r3, [r4, #16]
 800adf4:	2301      	movs	r3, #1
 800adf6:	6163      	str	r3, [r4, #20]
 800adf8:	b005      	add	sp, #20
 800adfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adfc:	ab03      	add	r3, sp, #12
 800adfe:	aa02      	add	r2, sp, #8
 800ae00:	f7ff ffc2 	bl	800ad88 <__swhatbuf_r>
 800ae04:	9f02      	ldr	r7, [sp, #8]
 800ae06:	9001      	str	r0, [sp, #4]
 800ae08:	0039      	movs	r1, r7
 800ae0a:	0028      	movs	r0, r5
 800ae0c:	f7fe feba 	bl	8009b84 <_malloc_r>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	d108      	bne.n	800ae26 <__smakebuf_r+0x4a>
 800ae14:	220c      	movs	r2, #12
 800ae16:	5ea3      	ldrsh	r3, [r4, r2]
 800ae18:	059a      	lsls	r2, r3, #22
 800ae1a:	d4ed      	bmi.n	800adf8 <__smakebuf_r+0x1c>
 800ae1c:	2203      	movs	r2, #3
 800ae1e:	4393      	bics	r3, r2
 800ae20:	431e      	orrs	r6, r3
 800ae22:	81a6      	strh	r6, [r4, #12]
 800ae24:	e7e2      	b.n	800adec <__smakebuf_r+0x10>
 800ae26:	2380      	movs	r3, #128	@ 0x80
 800ae28:	89a2      	ldrh	r2, [r4, #12]
 800ae2a:	6020      	str	r0, [r4, #0]
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	81a3      	strh	r3, [r4, #12]
 800ae30:	9b03      	ldr	r3, [sp, #12]
 800ae32:	6120      	str	r0, [r4, #16]
 800ae34:	6167      	str	r7, [r4, #20]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d00c      	beq.n	800ae54 <__smakebuf_r+0x78>
 800ae3a:	0028      	movs	r0, r5
 800ae3c:	230e      	movs	r3, #14
 800ae3e:	5ee1      	ldrsh	r1, [r4, r3]
 800ae40:	f000 f820 	bl	800ae84 <_isatty_r>
 800ae44:	2800      	cmp	r0, #0
 800ae46:	d005      	beq.n	800ae54 <__smakebuf_r+0x78>
 800ae48:	2303      	movs	r3, #3
 800ae4a:	89a2      	ldrh	r2, [r4, #12]
 800ae4c:	439a      	bics	r2, r3
 800ae4e:	3b02      	subs	r3, #2
 800ae50:	4313      	orrs	r3, r2
 800ae52:	81a3      	strh	r3, [r4, #12]
 800ae54:	89a3      	ldrh	r3, [r4, #12]
 800ae56:	9a01      	ldr	r2, [sp, #4]
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	81a3      	strh	r3, [r4, #12]
 800ae5c:	e7cc      	b.n	800adf8 <__smakebuf_r+0x1c>
	...

0800ae60 <_fstat_r>:
 800ae60:	2300      	movs	r3, #0
 800ae62:	b570      	push	{r4, r5, r6, lr}
 800ae64:	4d06      	ldr	r5, [pc, #24]	@ (800ae80 <_fstat_r+0x20>)
 800ae66:	0004      	movs	r4, r0
 800ae68:	0008      	movs	r0, r1
 800ae6a:	0011      	movs	r1, r2
 800ae6c:	602b      	str	r3, [r5, #0]
 800ae6e:	f7f8 f8c7 	bl	8003000 <_fstat>
 800ae72:	1c43      	adds	r3, r0, #1
 800ae74:	d103      	bne.n	800ae7e <_fstat_r+0x1e>
 800ae76:	682b      	ldr	r3, [r5, #0]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d000      	beq.n	800ae7e <_fstat_r+0x1e>
 800ae7c:	6023      	str	r3, [r4, #0]
 800ae7e:	bd70      	pop	{r4, r5, r6, pc}
 800ae80:	200005f4 	.word	0x200005f4

0800ae84 <_isatty_r>:
 800ae84:	2300      	movs	r3, #0
 800ae86:	b570      	push	{r4, r5, r6, lr}
 800ae88:	4d06      	ldr	r5, [pc, #24]	@ (800aea4 <_isatty_r+0x20>)
 800ae8a:	0004      	movs	r4, r0
 800ae8c:	0008      	movs	r0, r1
 800ae8e:	602b      	str	r3, [r5, #0]
 800ae90:	f7f8 f8c4 	bl	800301c <_isatty>
 800ae94:	1c43      	adds	r3, r0, #1
 800ae96:	d103      	bne.n	800aea0 <_isatty_r+0x1c>
 800ae98:	682b      	ldr	r3, [r5, #0]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d000      	beq.n	800aea0 <_isatty_r+0x1c>
 800ae9e:	6023      	str	r3, [r4, #0]
 800aea0:	bd70      	pop	{r4, r5, r6, pc}
 800aea2:	46c0      	nop			@ (mov r8, r8)
 800aea4:	200005f4 	.word	0x200005f4

0800aea8 <abort>:
 800aea8:	2006      	movs	r0, #6
 800aeaa:	b510      	push	{r4, lr}
 800aeac:	f000 f834 	bl	800af18 <raise>
 800aeb0:	2001      	movs	r0, #1
 800aeb2:	f7f8 f871 	bl	8002f98 <_exit>

0800aeb6 <_malloc_usable_size_r>:
 800aeb6:	1f0b      	subs	r3, r1, #4
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	1f18      	subs	r0, r3, #4
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	da01      	bge.n	800aec4 <_malloc_usable_size_r+0xe>
 800aec0:	580b      	ldr	r3, [r1, r0]
 800aec2:	18c0      	adds	r0, r0, r3
 800aec4:	4770      	bx	lr

0800aec6 <_raise_r>:
 800aec6:	b570      	push	{r4, r5, r6, lr}
 800aec8:	0004      	movs	r4, r0
 800aeca:	000d      	movs	r5, r1
 800aecc:	291f      	cmp	r1, #31
 800aece:	d904      	bls.n	800aeda <_raise_r+0x14>
 800aed0:	2316      	movs	r3, #22
 800aed2:	6003      	str	r3, [r0, #0]
 800aed4:	2001      	movs	r0, #1
 800aed6:	4240      	negs	r0, r0
 800aed8:	bd70      	pop	{r4, r5, r6, pc}
 800aeda:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d004      	beq.n	800aeea <_raise_r+0x24>
 800aee0:	008a      	lsls	r2, r1, #2
 800aee2:	189b      	adds	r3, r3, r2
 800aee4:	681a      	ldr	r2, [r3, #0]
 800aee6:	2a00      	cmp	r2, #0
 800aee8:	d108      	bne.n	800aefc <_raise_r+0x36>
 800aeea:	0020      	movs	r0, r4
 800aeec:	f000 f830 	bl	800af50 <_getpid_r>
 800aef0:	002a      	movs	r2, r5
 800aef2:	0001      	movs	r1, r0
 800aef4:	0020      	movs	r0, r4
 800aef6:	f000 f819 	bl	800af2c <_kill_r>
 800aefa:	e7ed      	b.n	800aed8 <_raise_r+0x12>
 800aefc:	2a01      	cmp	r2, #1
 800aefe:	d009      	beq.n	800af14 <_raise_r+0x4e>
 800af00:	1c51      	adds	r1, r2, #1
 800af02:	d103      	bne.n	800af0c <_raise_r+0x46>
 800af04:	2316      	movs	r3, #22
 800af06:	6003      	str	r3, [r0, #0]
 800af08:	2001      	movs	r0, #1
 800af0a:	e7e5      	b.n	800aed8 <_raise_r+0x12>
 800af0c:	2100      	movs	r1, #0
 800af0e:	0028      	movs	r0, r5
 800af10:	6019      	str	r1, [r3, #0]
 800af12:	4790      	blx	r2
 800af14:	2000      	movs	r0, #0
 800af16:	e7df      	b.n	800aed8 <_raise_r+0x12>

0800af18 <raise>:
 800af18:	b510      	push	{r4, lr}
 800af1a:	4b03      	ldr	r3, [pc, #12]	@ (800af28 <raise+0x10>)
 800af1c:	0001      	movs	r1, r0
 800af1e:	6818      	ldr	r0, [r3, #0]
 800af20:	f7ff ffd1 	bl	800aec6 <_raise_r>
 800af24:	bd10      	pop	{r4, pc}
 800af26:	46c0      	nop			@ (mov r8, r8)
 800af28:	2000001c 	.word	0x2000001c

0800af2c <_kill_r>:
 800af2c:	2300      	movs	r3, #0
 800af2e:	b570      	push	{r4, r5, r6, lr}
 800af30:	4d06      	ldr	r5, [pc, #24]	@ (800af4c <_kill_r+0x20>)
 800af32:	0004      	movs	r4, r0
 800af34:	0008      	movs	r0, r1
 800af36:	0011      	movs	r1, r2
 800af38:	602b      	str	r3, [r5, #0]
 800af3a:	f7f8 f81d 	bl	8002f78 <_kill>
 800af3e:	1c43      	adds	r3, r0, #1
 800af40:	d103      	bne.n	800af4a <_kill_r+0x1e>
 800af42:	682b      	ldr	r3, [r5, #0]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d000      	beq.n	800af4a <_kill_r+0x1e>
 800af48:	6023      	str	r3, [r4, #0]
 800af4a:	bd70      	pop	{r4, r5, r6, pc}
 800af4c:	200005f4 	.word	0x200005f4

0800af50 <_getpid_r>:
 800af50:	b510      	push	{r4, lr}
 800af52:	f7f8 f80b 	bl	8002f6c <_getpid>
 800af56:	bd10      	pop	{r4, pc}

0800af58 <_init>:
 800af58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af5a:	46c0      	nop			@ (mov r8, r8)
 800af5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af5e:	bc08      	pop	{r3}
 800af60:	469e      	mov	lr, r3
 800af62:	4770      	bx	lr

0800af64 <_fini>:
 800af64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af66:	46c0      	nop			@ (mov r8, r8)
 800af68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af6a:	bc08      	pop	{r3}
 800af6c:	469e      	mov	lr, r3
 800af6e:	4770      	bx	lr
