#################################################################################################
#    << CologneChip GateMate ILA control program (ILAcop) - ILA configuration >>                #
#    The following Python code configures the gateware of the ILA for the GateMate FPGA.        #
# ********************************************************************************************* #
#    Copyright (C) 2023 Cologne Chip AG <support@colognechip.com>                               #
#    Developed by Dave Fohrn                                                                    #
#                                                                                               #
#    This program is free software: you can redistribute it and/or modify                       #
#    it under the terms of the GNU General Public License as published by                       #
#    the Free Software Foundation, either version 3 of the License, or                          #
#    (at your option) any later version.                                                        #
#                                                                                               #
#    This program is distributed in the hope that it will be useful,                            #
#    but WITHOUT ANY WARRANTY; without even the implied warranty of                             #
#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the                              #
#    GNU General Public License for more details.                                               #
#                                                                                               #
#    You should have received a copy of the GNU General Public License                          #
#    along with this program.  If not, see <https://www.gnu.org/licenses/>.                     #
#                                                                                               #
# ********************************************************************************************* #
#################################################################################################


import glob, os, subprocess, re
import json, traceback
from pyftdi.ftdi import Ftdi
import io
from contextlib import redirect_stdout
from prettytable import PrettyTable
from config import print_table, print_note
import datetime, math, time

def get_files_with_extension(directory_path, extension):
    search_pattern = directory_path + "/*." + extension
    file_list = glob.glob(search_pattern)
    absolute_paths = [os.path.abspath(file) for file in file_list]
    return absolute_paths

def get_valit_input(output_string):
    try:
        value = input(output_string)
        if value in ['e', 'p']:
            return False, value
        test_val = float(value)
        if test_val >= 0:
            return False, value
        else:
            print("Please enter a value ≥ 0")
            return True, ""
    except ValueError:
        print(print_note(
            ["Invalid input. Please enter a valid float value.",
             "Exit the config process with 'e'.",
             "Go to previous step with 'p'."
             ],
            " Input ERROR ", '!'))
        return True, ""


def execute_tool(command, output_file, output_log):
    try:
        process = subprocess.Popen(command, stdout=subprocess.PIPE, stderr=subprocess.PIPE, shell=True)
        output, error = process.communicate()
        if not os.path.exists(output_file):
            print('error during the execution of command:'+os.linesep+'  ' + command + os.linesep+ os.linesep + "Error output:" + os.linesep +
                  str(error.decode('utf-8')) + os.linesep + os.linesep + "log:")
            with open(output_log, 'r') as file:
                content = file.read()
                print(content)
            return False
        else:
            return True
    except Exception as e:
        print(e)
        traceback.print_exc()
        return False

def check_and_round_to_next_power_of_two(value):
    # Checking if the value is already a power of two
    if value & (value - 1) == 0:
        return value
    else:
        return 2 ** math.ceil(math.log(value, 2))

def check_and_round_down_to_next_power_of_two(value):
    # Checking if the value is already a power of two
    if value & (value - 1) == 0:
        return value
    else:
        return 2 ** math.floor(math.log(value, 2))

def sort_key(match):
    if 'input' in match["Signal_type"]:
        return 0
    elif 'output' in match["Signal_type"]:
        return 1
    elif 'reg' in match["Signal_type"]:
        return 2
    elif 'wire' in match["Signal_type"]:
        return 3


def get_port_idx(request_string, len_ports):
    while True:
        try:
            usr_in = input(request_string)
            if usr_in in ['e', 'p']:
                return False, usr_in
            idx = int(usr_in)
            if 0 <= idx < len_ports:
                return True, idx
            else:
                print("please enter a value in the range 0 - " + str(len_ports - 1))
        except ValueError:
            print(print_note(
                ["Invalid input. Please enter a valid float value.",
                 "Exit the config process with 'e'.",
                 "Go to previous step with 'p'."
                 ],
                " Input ERROR ", '!'))


def insert_line_break(text, character):
    result = []
    while len(text) > 25:
        index = text.rfind(character, 13, 21)
        if index == -1:
            index = 20
        result.append(text[:index + 1])
        text = text[index + 1:]

    if text:
        result.append(text)

    return result

def out_singal(signal):
    if signal["Signal_range"] is not None:
        return signal["Signal_type"] + " " + signal["Signal_range"] + " " + signal["Signal_name"]
    else:
        return signal["Signal_type"] + " " + signal["Signal_name"]


def string_to_dic(signal, nr):
    last = str(signal.group(3))
    sig_name = last.split('=')[0].strip()
    mod_name = ""
    if sig_name.startswith("\\"):
        mod_names = sig_name.split(".")
        sig_name = mod_names[-1]
        del mod_names[-1]
        for mod in mod_names:
            mod_name += mod + "."

    if signal.group(2) is not None:
        return {"Signal_type": signal.group(1), "Signal_range": signal.group(2), "Signal_moduls": mod_name ,"Signal_name": sig_name,
                "selected": []}
    else:
        return {"Signal_type": signal.group(1), "Signal_range": None, "Signal_moduls": mod_name, "Signal_name": sig_name, "selected": []}


def get_size_vec(ranges):
    el = list(map(int, ranges.split(':')))
    if len(el) == 2:
        return len(set(range(el[1], el[0] + 1)))
    else:
        return 1


class ILAConfig:
    SUT_top_name = ""
    explanation_SUT_top_name = ""
    SUT_ccf_file_source = ""
    explanation_SUT_ccf_file_source = ""
    verilog_sources = []
    explanation_verilog_sources = ""
    VHDL_sources = []
    explanation_VHDL_sources = ""
    ILA_sampling_freq_MHz = ""
    explanation_ILA_sampling_freq_MHz = ""
    sample_compare_pattern = 0
    explanation_sample_compare_pattern = ""
    explanation_found_init_mem = ""
    found_init_mem = []
    SUT_signals = []
    explanation_SUT_signals = ""
    clk_name = ""
    explanation_clk_name = ""
    external_clk_freq = ""
    explanation_external_clk_freq = ""
    ILA_clk_delay = 2
    explanation_ILA_clk_delay = ""
    ports_DUT = []
    toolchain_info = ""
    DUT_BRAMS_20k = 0
    DUT_BRAMS_40k = 0
    explanation_DUT_BRAMS = ""
    def __init__(self):
        self.explanation_ILA_sampling_freq_MHz = "The string represents the frequency in MHz at which the signals " \
                                                 "under test are captured. String that contains only a decimal number."
        self.ILA_sampling_freq_MHz = ""
        self.explanation_SUT_signals = ["This array contains all signals found in the Design under Test.",
                                        {
                                            "explanation_Signal_type": "Signal type. Possible types are: 'wire', or 'reg'",
                                            "explanation_Signal_range": "Size and orientation of the signal vector.",
                                            "explanation_Signal_moduls": "Module where the signal is defined, listed hierarchically.",
                                            "explanation_Signal_name": "Name of the signal.",
                                            "explanation_selected": "Select a signal to be analyzed by the ILA. 'A' = full signal"
 			                                                        "width, e.g: '[1:0]' =  area of the vector (The area should" 
 			                                                        "be within the vector area and orientation), e.g.: '1' = "
			                                                        "individual signal, e.g.: '9, [7:5], 3, [1:0] = any" 
			                                                        "combination of areas and individual signals."
}

                                        ]
        self.SUT_signals = []
        self.explanation_external_clk_freq = "defines the external clock frequency"
        self.external_clk_freq = ""
        self.explanation_clk_name = "Name of the DUT clk-input port. The clk-source is crucial as it also serves as " \
                                    "the ILA's clk source"
        self.clk_name = None
        self.explanation_sample_compare_pattern = "With this parameter, you can toggle the pattern compare function, " \
                                                  "reducing logic use and shortening the critical path when deactivated."
        self.sample_compare_pattern = 0
        self.explanation_ILA_clk_delay = "here you can set the delay of the sampling frequency. 0 = 0°, 1 = 90°, 2 = 180° and 3 = 270° (default: 2)"
        self.ILA_clk_delay = 2
        self.explanation_verilog_sources = "[(paths to the folder containing the Verilog source code files)]"
        self.verilog_sources = []
        self.explanation_VHDL_sources = "[(paths to the folder containing the VHDL source code files)]"
        self.VHDL_sources = []
        self.explanation_found_init_mem = "defines information about BRAMS initialized from files."
        self.found_init_mem = []
        self.explanation_DUT_BRAMS = "BRAMS in use by the DUT"
        self.DUT_BRAMS_20k = 0
        self.DUT_BRAMS_40k = 0
        self.bram_single_wide = 1
        self.bram_matrix_wide = 1
        self.ports_DUT = []
        self.toolchain_info = ""
        now = datetime.datetime.now()
        self.time_stamp = now.strftime("%y-%m-%d_%H-%M-%S")
        self.reset_name = None
        self.found_cc_rst = False
        self.reset_wire = None
        self.bits_samples_count = None
        self.bits_samples_count_before_trigger = None
        self.samples_count_before_trigger = None
        self.explanation_SUT_top_name = "Name of the top level entity of the design to be tested"
        self.SUT_top_name = ""
        self.explanation_SUT_ccf_file_source = "Folder containing the .ccf file"
        self.SUT_ccf_file_source = ""

    def save_to_json(self, file_name = None):
        if file_name == None:
            file_name = 'save_config/ila_config_' + self.SUT_top_name + "_" + self.time_stamp + '.json'
        with open( file_name, 'w') as f:
            json.dump(self.__dict__, f, indent=4)
        return file_name

    def set_external_clk_freq(self, ex_freq):
        self.external_clk_freq = ex_freq

    def set_ILA_clk_delay(self, clk_delay):
        self.ILA_clk_delay = clk_delay

    @staticmethod
    def load_from_json(file_name):
        with open(file_name, 'r') as f:
            data = json.load(f)
        ila_config = ILAConfig()
        ila_config.__dict__.update(data)
        now = datetime.datetime.now()
        ila_config.time_stamp = now.strftime("%y-%m-%d_%H-%M-%S")
        ila_config.found_cc_rst = False
        config_check = True
        if ila_config.ILA_sampling_freq_MHz == "":
            config_check = False
            print("!ERROR! The value 'frequency' is not set")
            print("The string represents the frequency in MHz at which the signals "
                  "under test are captured and is a string that contains only a decimal number.")
        return ila_config, config_check

    def set_verilog(self, verilog_source):
        self.verilog_sources = verilog_source

    def get_yosys_cmd_verilog(self):
        if len(self.verilog_sources) > 0:
            SUT_files_sources_folder_verilog = []
            SUT_files_sources_folder_verilog_namen = []
            self.found_init_mem = []
            regex = re.compile(r'.*\$readmem(h|b)\s*\(\s*"([^"]+)"\s*,\s*(\w+)')
            for source in self.verilog_sources:
                SUT_files_sources_folder_verilog += get_files_with_extension(source, 'v')
            for Namen in SUT_files_sources_folder_verilog:
                with open(Namen, 'r', encoding='utf-8') as file:
                    for line in file:
                        match = regex.match(line)
                        if match:
                            read_type = match.group(1)
                            filename = match.group(2)
                            memory_name = match.group(3)
                            directory = os.path.dirname(Namen)
                            mem_file_path = os.path.join(directory, filename)
                            if os.path.isfile(mem_file_path):
                                self.found_init_mem.append({"file":Namen ,"read_type":read_type, "mem_file": mem_file_path,
                                                            "mem_name": memory_name, "found":True})
                            else:
                                parent_directory = os.path.dirname(directory)
                                file_path = os.path.join(parent_directory, filename)
                                if os.path.isfile(file_path):
                                    self.found_init_mem.append(
                                        {"file": Namen, "read_type": read_type, "mem_file": file_path,
                                         "mem_name": memory_name, "found":True})
                                else:
                                    example_path = os.path.join("C:\\path\\to\\", filename)
                                    print(
                                        f"The file {filename} was not found in: {os.linesep}{directory} {os.linesep}or {os.linesep}{parent_directory}.")
                                    while 1:
                                        user_input = input(f"Please enter the absolute path to the file in the correct"
                                                           f" syntax. {os.linesep}If you want to continue without a file, press 'c'."
                                                           f"(e.g., {example_path}):  ")
                                        if user_input == 'c':
                                            self.found_init_mem.append(
                                                {"file": Namen, "read_type": read_type, "mem_file": filename,
                                                 "mem_name": memory_name, "found":False})
                                        normalized_path = os.path.normpath(user_input.strip())
                                        if os.path.isfile(normalized_path):
                                            self.found_init_mem.append(
                                                {"file": Namen, "read_type": read_type, "mem_file": normalized_path,
                                                 "mem_name": memory_name, "found":True})
                                        else:
                                            print("the entered file was not found!")
                SUT_files_sources_folder_verilog_namen.append(Namen.split('\\')[-1])
            if len(self.found_init_mem):
                print_readmem = []
                for x, readmem in enumerate(self.found_init_mem):
                    if x > 0:
                        print_readmem.append(" ")
                    print_readmem.append("#" + str(x+1) + ":")
                    print_readmem.append("BRAM-file:")
                    print_readmem.append("  " + readmem["file"])
                    print_readmem.append("Mem-file:")
                    print_readmem.append("  " + readmem["mem_file"])
                print(print_note(print_readmem, " init block RAM "))
            if len(SUT_files_sources_folder_verilog_namen) == 0:
                print("Error! No verilog file was found in the given folder!"+os.linesep)
                return False, ''
            print(print_note(SUT_files_sources_folder_verilog_namen, " verilog Files ",  '#'))
            return True, ' read -sv ' + " ".join(
                SUT_files_sources_folder_verilog) + '; read_verilog -lib -specify +/gatemate/cells_sim.v +/gatemate/cells_bb.v;'
        else:
            return True, ''

    def set_VHDL(self, vhdl_source):
        self.VHDL_sources = vhdl_source

    def get_yosys_cmd_VHDL(self):
        if len(self.VHDL_sources) > 0:
            SUT_files_sources_folder_vhdl = []
            SUT_files_sources_folder_vhdl_namen = []
            for source in self.VHDL_sources:
                SUT_files_sources_folder_vhdl += get_files_with_extension(source, 'vhd')
                SUT_files_sources_folder_vhdl += get_files_with_extension(source, 'vhdl')
            for Namen in SUT_files_sources_folder_vhdl:
                SUT_files_sources_folder_vhdl_namen.append(Namen.split('\\')[-1])
            if len(SUT_files_sources_folder_vhdl_namen) == 0:
                print("Error! No VHDL file was found in the given folder!"+os.linesep)
                return False, ''
            print(print_note(SUT_files_sources_folder_vhdl_namen, " vhdl Files ", '#' ))
            return True, ' ghdl --warn-no-binding -C --ieee=synopsys ' + " ".join(
                SUT_files_sources_folder_vhdl) + '  -e ' + self.SUT_top_name + ';'
        else:
            return True, ''

    def set_DUT_top(self, SUT_top_name):
        self.SUT_top_name = SUT_top_name

    def set_DUT_ccf(self, ccf_source):

        ccf_file_source = get_files_with_extension(ccf_source, 'ccf')
        if len(ccf_file_source) == 0:
            print("Error! No ccf file was found in the given folder!!"+os.linesep)
            return False
        else:
            self.SUT_ccf_file_source = ccf_file_source[0]
            print(print_note([self.SUT_ccf_file_source.split("\\")[-1]], " ccf File ", '#'))
            return True


    def flat_DUT(self, opt, work_dir):
        save_dir = os.getcwd()
        verilog_found, verilog_string =  self.get_yosys_cmd_verilog()
        if not verilog_found:
            return False
        vhdl_found, vhdl_string = self.get_yosys_cmd_VHDL()
        if not vhdl_found:
            return False
        self.DUT_file_name_flat = save_dir + '/config_design/' +  self.SUT_top_name + '_' + self.time_stamp + '_flat.v'
        save_gl_dir = os.path.dirname(save_dir)
        log_file = save_gl_dir + '/log/yosys_DUT.log'
        from config import YOSYS
        if opt:
            opt_string = 'opt_expr; opt_clean; '
        else:
            opt_string = ''
        if work_dir:
            os.chdir(work_dir)
        yosys_command = YOSYS + ' -l ' + log_file + ' -p "' + verilog_string + \
                        vhdl_string + ' hierarchy -check -top ' + self.SUT_top_name + \
                        '; proc; flatten; tribuf -logic; deminout; '+opt_string+'write_verilog '+ \
                        self.DUT_file_name_flat +' ; ' \
                                                 'check;  alumacc; opt; memory -nomap; opt_clean; ' \
                                                 'memory_libmap -lib +/gatemate/brams.txt; techmap -map +/gatemate/brams_map.v; ' \
                                                 ' stat -width"'
        process = subprocess.Popen(yosys_command, stdout=subprocess.PIPE, stderr=subprocess.PIPE, shell=True)
        print("Examine DUT ..."+os.linesep)
        output, error = process.communicate()
        if work_dir:
            os.chdir(save_dir)
        if os.path.exists(self.DUT_file_name_flat):
            return self.find_rams_inuse(log_file)
        else:
            print(f"An error has occurred:{os.linesep}{error.decode('utf-8')}")
            return False


    def find_rams_inuse(self, log_file):
        self.DUT_BRAMS_20k = 0
        self.DUT_BRAMS_40k = 0
        pattern_20k = r"CC_BRAM_20K\s+(\d+)"
        pattern_40k = r"CC_BRAM_40K\s+(\d+)"
        with open(log_file, 'r') as file:
            content = file.read()
            match_20k = re.search(pattern_20k, content)
            match_40k = re.search(pattern_40k, content)

            if match_20k:
                self.DUT_BRAMS_20k = int(match_20k.group(1))

            if match_40k:
                self.DUT_BRAMS_40k = int(match_40k.group(1))
        print(print_note(
            ["CC_BRAM_20K in use: " + str(self.DUT_BRAMS_20k),
             "CC_BRAM_40K in use: " + str(self.DUT_BRAMS_40k)
             ],
            " RAM in use ", '#'))
        from config import available_BRAM
        if ((self.DUT_BRAMS_40k*2) + self.DUT_BRAMS_20k) > available_BRAM:
            print(print_note(
                [" All available BRAMs are used by the DUT.  " ,
                 "The gatemate_ila needs at least one free BRAM.",
                 "The configuration is canceled. "
                 ],
                " Warning ", '!'))
            return False
        return True


    def get_SUT_Signals(self, choose=True, create = False):
        code_lines = []
        replacement_string = ", ila_sample_dut);"
        count_lines = 0
        insert_output_idx = 0
        last_line = 0
        in_funktion = False
        ignore_line = False
        import_mem = False
        delete_last = False
        signal_nr = 0
        if len(self.found_init_mem) > 0 and create:
            pattern = re.compile(r'\(\*\s*src\s*=\s*"(.*?)"\s*\*\)')
            search_mem_init = True
            found_init_mem_puf = self.found_init_mem.copy()
        else:
            search_mem_init = False
        with open(self.DUT_file_name_flat, 'r') as file:
            for line in file:
                if search_mem_init:
                    if "initial begin" == line.strip():
                        x = 1
                        while 1:
                            match = pattern.search(code_lines[-x])
                            if match:
                                paths_with_numbers = match.group(1).split('|')
                                paths = [re.sub(r':\d+\.\d+-\d+\.\d+$', '', path) for path in paths_with_numbers]
                                last_path = paths[-1]
                                for i in range(len(found_init_mem_puf) - 1, -1, -1):
                                    if os.path.normpath(last_path) == os.path.normpath(found_init_mem_puf[i]["file"]):
                                        ignore_line = True
                                        search_mem_init = False
                                        found_element = found_init_mem_puf.pop(i)
                                        break
                                break
                            x += 1
                            if x >= len(code_lines):
                                break
                if ignore_line:
                    if not import_mem:
                        match = re.search(r'\s+(\\[^\s]+)\s', line)
                        if match:
                            mem_file_path = found_element["mem_file"].replace('\\', '\\\\')
                            code_lines.append(' initial $readmem'+ found_element["read_type"] +'("'+ mem_file_path +'", ' + match.group(1) + ' );'+os.linesep)
                            import_mem = True
                    else:
                        if "end" == line.strip():
                            if len(self.found_init_mem) > 0:
                                search_mem_init = True
                            ignore_line = False
                            import_mem = False


                else:
                    if not delete_last and self.found_cc_rst :
                        line = ""
                        del code_lines[-4:]
                        count_lines = count_lines-4
                        delete_last = True


                    if ".USR_RSTN(" in line:
                        match = re.search(r'\.USR_RSTN\((.*?)\)', line)
                        if match:
                            self.reset_wire = match.group(1)
                            self.found_cc_rst = True
                            delete_last = False
                    if "function " in line:
                        in_funktion = True
                    if "endfunction" in line:
                        in_funktion = False
                    if not in_funktion:
                        if line.startswith("module " + self.SUT_top_name + "("):
                            insert_output_idx = count_lines + 1
                        elif "endmodule" in line:
                            last_line = count_lines
                        else:
                            if choose:
                                match = re.search(r'^\s*((?:reg|wire|input|output))\s+(\[\d+:\d+\])?\s*(.+)\s*;', line)
                                if match:
                                    match_false = re.search(r'(_\d+_)|\[\d+:\d+\]', match.group(3))
                                    if not match_false:
                                        self.SUT_signals.append(string_to_dic(match, signal_nr))
                                        signal_nr += 1


                    count_lines += 1
                    code_lines.append(line)
        if self.found_cc_rst:
            code_lines[insert_output_idx-1] = code_lines[insert_output_idx-1].replace(");", ", ILA_rst"+replacement_string)
        else:
            code_lines[insert_output_idx - 1] = code_lines[insert_output_idx - 1].replace(");", replacement_string)

        self.SUT_signals = sorted(self.SUT_signals, key=sort_key)
        return code_lines, last_line, insert_output_idx

    def get_Ports_DUT(self):
        reset_signals = ["reset", "rst", "res"]
        clk_signals = ["clk", "clock"]
        word = ' Ports DUT "' + self.SUT_top_name + '" '
        table = PrettyTable()
        table.field_names = ["#", "type", "range", "Name"]
        for select_count, single_signal in enumerate(self.SUT_signals):
            if single_signal["Signal_type"] in ('reg', 'wire'):
                print_table(word, table)
                return select_count
            if 'input' in single_signal["Signal_type"] or 'output' in single_signal["Signal_type"]:
                if not self.found_cc_rst:
                    if any(signal in (single_signal["Signal_name"]).lower() for signal in reset_signals) and (
                            self.reset_name is None) and 'input' in single_signal["Signal_type"]:
                        self.reset_name = single_signal["Signal_name"]

                if any(signal in (single_signal["Signal_name"]).lower() for signal in clk_signals) and (
                        self.clk_name is None) and 'input' in single_signal["Signal_type"]:
                    self.clk_name = single_signal["Signal_name"]
                if single_signal["Signal_range"] is not None:
                    table.add_row([select_count, single_signal["Signal_type"], single_signal["Signal_range"],
                                   single_signal["Signal_name"]])
                else:
                    table.add_row([select_count, single_signal["Signal_type"], 1,
                                   single_signal["Signal_name"]])

    def delete_ports(self):

        for select_count, single_signal in enumerate(self.SUT_signals):
            if single_signal["Signal_type"] in ('reg', 'wire'):
                for x in range(select_count):
                    self.ports_DUT.append(self.SUT_signals[0])
                    del self.SUT_signals[0]
                self.SUT_signals = sorted(self.SUT_signals, key=lambda x: (x["Signal_moduls"]))
                for index, signal in enumerate(self.SUT_signals):
                    signal["signal_nr"] = index
                return

    def select_ports(self, max_io):
        print(print_note(["The clk-source is crucial, as they also serve as the ILA's source.",
                          "The ILA gateware expects a frequency of 10 MHz by default.",
                          "If the frequency deviates, change the input frequency value ",
                          "with the -f parameter when starting the program."], " NOTE ", '!'))
        if self.clk_name is None:
            in_state, usr_in = get_port_idx(os.linesep+"Choose the clock signal: ", max_io)
            if not in_state:
                return usr_in
            clk_idx = usr_in
            self.clk_name = str(self.SUT_signals[clk_idx]["Signal_name"])
        config_note = print_note(['Input serves as ILA clk source: "' + self.clk_name + '"'], " found DUT clk source ", '#')
        print(config_note)
        response = input("Do you want to change the clk source? (y:yes/N:no) ").lower()
        if response == 'y':
            in_state, usr_in = get_port_idx(os.linesep+"Choose the clock signal: ", max_io)
            if not in_state:
                return usr_in
            clk_idx = usr_in
            self.clk_name = str(self.SUT_signals[clk_idx]["Signal_name"])
        return response

    def choose_analysed_signals(self, total_size = 0):
        from config import available_BRAM
        max_signals = (available_BRAM - (self.DUT_BRAMS_20k + (self.DUT_BRAMS_40k*2)))*20
        print(print_note(
            ["You will be prompted to select signals for analysis from those found in your design under test."],
            " NOTE ", '!'))
        signal_choice = -1
        self.delete_ports()
        while signal_choice != 0 or total_size == 0:
            table = PrettyTable()
            table.field_names = ["#", "name", "range", "selected", "hierarchy"]
            table.align["#"] = "r"
            table.align["hierarchy"] = "l"
            table.align["name"] = "l"


            for select_count, single_signal in enumerate(self.SUT_signals, 1):
                value = single_signal["Signal_range"] if single_signal["Signal_range"] is not None else 1
                sig_mod = insert_line_break(single_signal["Signal_moduls"], '.')
                sig_select = insert_line_break(str(single_signal["selected"]), ',')
                max_length = max(len(sig_mod), len(sig_select))
                while len(sig_mod) < max_length:
                    sig_mod.append("")
                while len(sig_select) < max_length:
                    sig_select.append("")
                table.add_row([select_count, single_signal["Signal_name"],value, sig_select[0], sig_mod[0]])
                for x in range(1, max_length):
                    table.add_row(["", "", "", sig_select[x], " " + sig_mod[x]])




            word = " " + self.SUT_top_name + " "
            print()
            print_table(word, table)

            print(print_note([str(total_size) + " (max. "+ str(max_signals) +")"], " Number of selected bits to be analysed "))
            try:
                usr_in = input("Which signals should be analyzed (0 = finish)? ")
                if usr_in in ['e', 'p']:
                    return usr_in, total_size
                signal_choice = int(usr_in)
                if 0 < signal_choice <= select_count:
                    if self.SUT_signals[signal_choice - 1]["Signal_range"] is None:
                        if len(self.SUT_signals[signal_choice - 1]["selected"]) > 0:
                            self.SUT_signals[signal_choice - 1]["selected"] = []
                            total_size = total_size - 1
                        else:
                            self.SUT_signals[signal_choice - 1]["selected"] = ["A"]
                            total_size = total_size + 1
                    else:
                        if len(self.SUT_signals[signal_choice - 1]["selected"]) > 0:
                            if self.SUT_signals[signal_choice - 1]["selected"][0] == "A":
                                total_size = total_size - get_size_vec(
                                    self.SUT_signals[signal_choice - 1]["Signal_range"].strip('[]'))
                            else:
                                for ranges in self.SUT_signals[signal_choice - 1]["selected"]:
                                    total_size = total_size - get_size_vec(ranges)
                            self.SUT_signals[signal_choice - 1]["selected"] = []
                        else:
                            selected_one_back, size, ende = self.get_vector_signals(signal_choice)
                            if ende in ['e', 'p']:
                                return ende, total_size
                            total_size = total_size + size
                elif signal_choice > select_count or signal_choice < 0:
                    print("Value out of range!")
                elif signal_choice == 0 and total_size == 0:
                    print(os.linesep+"Warning! You must select at least one signal!")
            except Exception as e:
                print(print_note(
                    ["Invalid input. Please enter a valid float value.",
                      "Entering 'e' exits the process",
                      "Enter 'p' for 'previous' to backtrack a step."
                     ],
                    " Input ERROR ", '!'))

        if total_size > max_signals:
            print(print_note(["the number of bits within the sample exceeds the maximum number."],
                             " Critical warning "))
        return "", total_size

    def choose_sampling_frequency(self):
        print(print_note(["The sampling frequency determines the rate at which signals are captured.",
                           "When choosing the frequency, consider:",
                           " - At a minimum, twice the highest frequency of the DUT. (recommended: thrice)",
                           " - Harmonious with the frequency of the DUT (an integral multiple larger).",
                           "Recommended max. sampling frequency up to 160MHz.",
                           ],
                          " Note ", '!'))
        input_wrong = True
        while input_wrong:
            input_wrong, maybe_ILA_sampling_freq_MHz = get_valit_input(
                "Choose a sampling frequency (greater than 0, float, in MHz): ")
            if maybe_ILA_sampling_freq_MHz in ['e', 'p']:
                return maybe_ILA_sampling_freq_MHz

        self.ILA_sampling_freq_MHz = maybe_ILA_sampling_freq_MHz
        return ""


    def calk_RAM(self, total_size):
        #
        # Cologne Chip Block-RAM TDP
        #
        #   split:
        # • 4K x 5 bit
        # • 2K x 10 bit
        # • 1K x 20 bit
        #
        #  non-split:
        #
        # • 8K x 5 bit
        # • 4K x 10 bit
        # • 2K x 20 bit
        # • 1K x 40 bit
        #
        from config import available_BRAM
        count_5_bit  = math.ceil(total_size/5)
        count_10_bit = math.ceil(total_size/10)
        count_20_bit = math.ceil(total_size/20)
        count_40_bit = math.ceil(total_size/40)

        available_20k_BRAMs = available_BRAM - (self.DUT_BRAMS_20k + (self.DUT_BRAMS_40k*2))
        available_40k_BRAMs = (available_BRAM/2) - (math.ceil(self.DUT_BRAMS_20k / 2) + self.DUT_BRAMS_40k)
        max_BRAM_count = []
        # 0 = max_deph_5_bit_20k
        max_BRAM_count.append(check_and_round_down_to_next_power_of_two(math.floor(available_20k_BRAMs/count_5_bit))*4096)
        # 1 = max_deph_5_bit_40k
        max_BRAM_count.append(check_and_round_down_to_next_power_of_two(math.floor(available_40k_BRAMs/count_5_bit)) * 8192)
        # 2 = max_deph_10_bit_20k
        max_BRAM_count.append(check_and_round_down_to_next_power_of_two(math.floor(available_20k_BRAMs/count_10_bit)) * 2048)
        # 3 = max_deph_10_bit_40k
        max_BRAM_count.append(check_and_round_down_to_next_power_of_two(math.floor(available_40k_BRAMs/count_10_bit)) * 4096)
        # 4 = max_deph_20_bit_20k
        max_BRAM_count.append(check_and_round_down_to_next_power_of_two(math.floor(available_20k_BRAMs/count_20_bit)) * 1024)
        # 5 = max_deph_20_bit_40k
        max_BRAM_count.append(check_and_round_down_to_next_power_of_two(math.floor(available_40k_BRAMs/count_20_bit)) * 2048)
        # 6 = max_deph_40_bit_40k
        max_BRAM_count.append(check_and_round_down_to_next_power_of_two(math.floor(available_40k_BRAMs/count_40_bit)) * 1024)
        return max(max_BRAM_count)

    def BRAM_config(self, total_size, total_deep):
        all_BRAM_count = []
        # 5_bit_20k
        ma_wide_5 =  math.ceil(total_size/5)
        ma_wide_10 = math.ceil(total_size/10)
        ma_wide_20 = math.ceil(total_size/20)
        ma_wide_40 = math.ceil(total_size / 40)

        ma_deep_12 =  check_and_round_to_next_power_of_two(math.ceil(total_deep/4096))
        ma_deep_11 =  check_and_round_to_next_power_of_two(math.ceil(total_deep / 2048))
        ma_deep_13 =  check_and_round_to_next_power_of_two(math.ceil(total_deep/8192))
        ma_deep_10 =  check_and_round_to_next_power_of_two(math.ceil(total_deep/1024))


        all_BRAM_count.append({"wide":ma_wide_5,  "deep":ma_deep_12,"single_wide":5,
                               "single_deep":12, "consumption":(ma_wide_5*ma_deep_12)})
        # 5_bit_40k
        all_BRAM_count.append({"wide": ma_wide_5, "deep": ma_deep_13, "single_wide":5,
                               "single_deep":13, "consumption":(ma_wide_5*ma_deep_13*2)})
        # 10_bit_20k
        all_BRAM_count.append({"wide": ma_wide_10, "deep": ma_deep_11,
                               "single_wide":10, "single_deep":11, "consumption":(ma_wide_10*ma_deep_11)})
        # 10_bit_40k
        all_BRAM_count.append({"wide": ma_wide_10, "deep": ma_deep_12,
                               "single_wide":10, "single_deep":12, "consumption":(ma_wide_10*ma_deep_12*2)})
        # 20_bit_20k
        all_BRAM_count.append({"wide": ma_wide_20, "deep": ma_deep_10,
                               "single_wide":20, "single_deep":10, "consumption":ma_wide_20*ma_deep_10})
        # 20_bit_40k
        all_BRAM_count.append({"wide": ma_wide_20, "deep": ma_deep_11,
                               "single_wide":20, "single_deep":11, "consumption":(ma_wide_20*ma_deep_11*2)})
        # 40_bit_20k
        all_BRAM_count.append({"wide": ma_wide_40 , "deep": ma_deep_10, "single_wide":40, "single_deep":10,
                               "consumption":(ma_wide_40*ma_deep_10*2)})
        return min(all_BRAM_count, key=lambda x: (x["consumption"], x["deep"]))



    def choose_Capture_time(self, total_size):
        max_samples = self.calk_RAM(total_size)
        print(print_note(
            ["The capture duration must be defined.",
             "The maximum duration depends on:",
             " - available ram  ",
             " - width of the sample  ",
             " - sampling frequency"
             ],
            " Note ", '!'))
        complete = False
        while not complete:
            power_2 = 32
            all_power_2 = []
            x = 5
            table = PrettyTable()
            table.field_names = ["#", "smp_cnt", "duration [us]"]
            while power_2 < max_samples:
                all_power_2.append([x, power_2, round((power_2-9) / float(self.ILA_sampling_freq_MHz), 2)])
                table.add_row([all_power_2[-1][0]-4, all_power_2[-1][1]-9, all_power_2[-1][2]])
                power_2 = power_2 * 2
                x = x + 1
            for field in table.field_names:
                table.align[field] = "r"
            table._rows.pop()
            print_table("Please choose one of the following durations: ", table)
            all_power_2.append([x, power_2, round(power_2 / float(self.ILA_sampling_freq_MHz), 2)])

            while True:
                input_usr = input(
                    os.linesep+"Capture duration before trigger activation (choose between 1 and "+ str(x-6) +"): ")
                if input_usr in ['e', 'p']:
                    return input_usr
                else:
                    try:
                        choise = int(input_usr)
                        if 0 < choise < (x-5):
                            self.samples_count_before_trigger = all_power_2[choise-1][1]
                            self.bits_samples_count_before_trigger = all_power_2[choise-1][0]
                            print(print_note(
                                ["Sample count = " + str(self.samples_count_before_trigger-9),
                                 "Capture duration = " + str(all_power_2[choise-1][2]) + " us"],
                                " Capture duration before Trigger ", '#'))
                            break
                        else:
                            print("ERROR! Input out of range!")
                    except Exception as e:
                        print("ERROR! Invalid Input!")

            table = PrettyTable()
            table.field_names = ["#", "smp_cnt", "duration [us]"]
            y = 0
            all_power_after = []
            for x in range(len(all_power_2)):
                all_power_2[x][1] = all_power_2[x][1] - self.samples_count_before_trigger + 9
                all_power_2[x][2] =  round((all_power_2[x][1]) / float(self.ILA_sampling_freq_MHz), 2)

                if all_power_2[x][1] > 16:
                    all_power_after.append(all_power_2[x])
                    table.add_row([y+1, all_power_2[x][1], all_power_2[x][2]])
                    y += 1
            for field in table.field_names:
                table.align[field] = "r"
            print_table("Please choose one of the following durations: ", table)

            while True:
                input_usr = input(
                    os.linesep+"Capture duration after trigger activation (choose between 1 and " + str(y) + "): ")
                if input_usr == 'p':
                    break
                elif input_usr == 'e':
                    return input_usr
                else:
                    try:
                        choise = int(input_usr)
                        if 0 < choise <= y:
                            self.bits_samples_count = all_power_after[choise-1][0]
                            print(print_note(
                                ["Sample count = " + str(all_power_after[choise-1][1]),
                                 "Capture duration = " + str(all_power_after[choise - 1][2]) + " us"],
                                " Capture duration after Trigger ", '#'))
                            complete = True
                            break
                        else:
                            print("ERROR! Input out of range!")
                    except Exception as e:
                        print("ERROR! Invalid Input!")
        return ""

    def choose_pattern_compare(self):
        note = print_note(
            ["There are two default triggers that can be set for exactly one signal: ",
             " 'rising edge' and 'falling edge'",
             "There is also an optional trigger: pattern compare",
             "With this option, a pattern can be set across the entire bit width, ",
             " determining for each bit whether it should be '1', '0', or 'dc' ",
             " (don't care) to activate the trigger.",
             "If this function is activated, more hardware is required for the ILA",
             " and the maximum possible sampling frequency may be reduced. "
             ],
            " Note ", '!')
        print(note)
        user_input = input(os.linesep+"Would you like me to implement the function for comparing bit patterns? (y/N): ")
        if user_input.lower() == "y":
            self.sample_compare_pattern = True
        else:
            self.sample_compare_pattern = False
        return user_input

    def define_reset(self, max_io):
        print(print_note(["The ILA can hold the DUT in reset until capture starts.",
                          "This makes it possible to capture the start process of the DUT"],
                         " NOTE ", '!'))
        if self.found_cc_rst:
            print(print_note(["Found a CC_USR_RSTN primitive.",
                              "The ILA can use the output signal of the CC_USR_RSTN",
                              "to hold the DUT in reset mode."],
                             " Found CC_USR_RSTN primitive ", '#'))
        elif self.reset_name:
            print(print_note(["A potential external reset input signal has been identified,",
                              "which can be used to keep the DUT in reset mode via the ILA, if desired.",
                              "Name of the signal: '" + self.reset_name + "'"],
                             " Found external reset input ", '#'))
        response = input("Would you like to set a different input signal as a user-controllable reset? "
                         "(y:yes/N:no) ").lower()
        if response == 'y':
            in_state, usr_in = get_port_idx(os.linesep+"Choose a reset signal: ", max_io)
            if not in_state:
                return usr_in
            reset_idx = usr_in
            self.reset_name = str(self.SUT_signals[reset_idx]["Signal_name"])
            self.found_cc_rst = False




    def define_analyzed_signals(self, choose=True):
        code_lines, last_line, insert_output_idx = self.get_SUT_Signals(choose, True)
        total_size = 0
        if choose:
            print(print_note(["Now you will be guided through the configuration of the ILA.",
                              "Entering 'e' exits the process and generates a configurable",
                              "JSON file for the given DUT.",
                              "Enter 'p' for 'previous' to backtrack a step."], " NOTE ", '!'))
            step = -1
            usr_in = ""
            max_io = self.get_Ports_DUT()
            while step < 5:
                if step == -1:
                    usr_in = self.select_ports(max_io)
                    if usr_in == 'e':
                        return False
                    elif usr_in == 'p':
                        continue
                    else:
                        step += 1
                if step == 0:
                    usr_in = self.define_reset(max_io)

                elif step == 1:
                    usr_in, total_size = self.choose_analysed_signals(total_size)
                elif step == 2:
                    usr_in = self.choose_sampling_frequency()
                elif step == 3:
                    usr_in = self.choose_Capture_time(total_size)
                elif step == 4:
                    if total_size > 4:
                        usr_in = self.choose_pattern_compare()
                    else:
                        print(print_note(
                            ["the pattern compare function can only be implement with a sample width of 8 bit or more"],
                            " pattern compare ", '!'))
                        self.sample_compare_pattern = False


                if usr_in == 'e': # exit
                    return False, 0
                elif usr_in == 'p': # previous
                    step -= 1
                    continue
                else:
                    step += 1


        sample_total_size, wire_string, all_name, config_note = self.get_analyse_Signals()
        if sample_total_size == 0:
            print("No signal to be analyzed was found. To use the ILA, at least 1 bit must be analyzed")
            return False, 0
        config_note_lines = config_note.split(os.linesep)
        print(print_note(config_note_lines[:-1], " Signals under test ", '#'))

        all_signals = ", ".join(all_name)
        string_insert = wire_string + os.linesep + "assign ila_sample_dut = {" + all_signals + "};" + os.linesep
        code_lines.insert(insert_output_idx, "output [" + str(sample_total_size - 1) + ":0] ila_sample_dut;" +os.linesep)
        if self.found_cc_rst:
            code_lines.insert(insert_output_idx, "input ILA_rst;"+os.linesep)
            string_insert = string_insert + os.linesep + "assign "+ self.reset_wire +" = ILA_rst;" + os.linesep
        code_lines.insert(last_line + 1, string_insert)

        with open('config_design/' + self.SUT_top_name + '_'+self.time_stamp+'_flat_ila.v', "w") as file:
            for string in code_lines:
                file.write(string)

        return True, sample_total_size

    def get_vector_signals(self, signal_choice):
        find_count = re.search(r"\[(\d+):(\d+)\]",
                               self.SUT_signals[signal_choice - 1]["Signal_range"])
        val_1 = int(find_count.group(1))
        val_2 = int(find_count.group(2))
        if val_1 > val_2:
            direction = 0
        else:
            direction = 1
        try:

            outp = ["Define a range for the vector to be analyzed.",
                    " you can do this in the following ways: ",
                  "  1) Press enter to analyze the entire vector",
                  "  2) Define an area of the vector. (The area should be within the vector area): ",
                  "       e.g.: '[1:0]'",
                  "  3) Individual signals:",
                  "       e.g.: '1'",
                  "  4) Any combination of areas and individual signals",
                  "       e.g.: '9, [7:5], 3, [1:0]' "]
            if direction == 0:
                outp.append("define Signals in descending order!")
            else:
                outp.append("define Signals in ascending order!")
            print(print_note(outp, " NOTE ", '!'))
            ranges = input(out_singal(self.SUT_signals[signal_choice - 1]) + ": ")
            if ranges in ['e', 'p']:
                return False, 0, ranges
            match = re.findall(r'\d+:\d+|\d+', ranges)
            numbers = re.findall(r'\d+', ranges)
            print()
            if len(numbers) > 0:
                if direction == 0:
                    for x in range(1, len(numbers)):
                        if int(numbers[x - 1]) <= int(numbers[x]):
                            print("The specified order was not followed.")
                            return False, 0, ""
                else:
                    for x in range(1, len(numbers)):
                        if int(numbers[x - 1]) >= int(numbers[x]):
                            print("The specified order was not followed.")
                            return False, 0, ""
                if (int(numbers[0]) > val_1) or (int(numbers[-1]) < val_2):
                    print("the selected signal is not in the vector range")
                    return False, 0, ""

                self.SUT_signals[signal_choice - 1]["selected"] = match
                size_range = 0
                for ranges in match:
                    size_range += get_size_vec(ranges)
                return True, size_range, ""
            elif len(ranges) == 0:
                self.SUT_signals[signal_choice - 1]["selected"] = ["A"]
                return True, get_size_vec(self.SUT_signals[signal_choice - 1]["Signal_range"].strip('[]')), ""
            else:
                print("no valid value was entered")
                return False, 0, ""
        except ValueError:
            # traceback.print_exc()
            print("Invalid input format. Please make your selection as previously explained!")
            return False, 0, ""



    def get_analyse_Signals(self):
        all_name = []
        wire_string = ""
        config_note = ""
        sample_total_size = 0
        sorted_signals = sorted(self.SUT_signals, key=lambda x: x["signal_nr"])
        for index, signal in enumerate(sorted_signals):
            if len(signal["selected"]) > 0:
                # rebuild Signal Name
                rebuild_name = signal["Signal_name"]
                if len(signal["Signal_moduls"]) > 0:
                    rebuild_name = signal["Signal_moduls"] + rebuild_name
                new_name = signal["Signal_name"] + "_" + str(index)
                if signal["selected"][0] == "A":
                    all_name.append(new_name)
                    if signal["Signal_range"] is not None:
                        sample_total_size += get_size_vec(signal["Signal_range"].strip('[]'))
                        wire_string += "wire " + signal["Signal_range"] + " " + new_name + ";" + os.linesep + \
                                                                                           "assign " + new_name + " = " + \
                                       rebuild_name + " ;" + os.linesep
                        config_note += signal["Signal_range"] + " " + signal["Signal_name"] + os.linesep
                    else:
                        sample_total_size += 1
                        wire_string += "wire " + new_name + ";" + os.linesep \
                                       + "assign " + new_name + " = " + rebuild_name + " ;" + os.linesep
                        config_note += signal["Signal_name"] + os.linesep

                else:
                    new_name_signal = new_name + "_build"
                    wire_string += "wire " + signal["Signal_range"] + " " + new_name_signal + ";" + os.linesep +\
                                        "assign " + new_name_signal + " = " + rebuild_name + " ;" + os.linesep
                    for index_2, ranges in enumerate(signal["selected"]):
                        signal_name_new = new_name + "_" + str(index_2)
                        all_name.append(signal_name_new)
                        size_range = get_size_vec(ranges)
                        sample_total_size += size_range

                        if size_range > 1:
                            wire_string += "wire " + "[" + str(size_range-1) + ":0] " + signal_name_new + " ;" + os.linesep
                        else:
                            wire_string += "wire " + signal_name_new + " ;" + os.linesep

                        wire_string += "assign " + signal_name_new + " = " + new_name_signal + "[" + ranges + "] ;" + os.linesep

                        config_note += " [" + ranges + "] " + signal[
                            "Signal_name"] + os.linesep
        return sample_total_size, wire_string, all_name, config_note

    def get_Signals_run(self):
        all_signals = []
        for signal in self.SUT_signals:
            if len(signal["selected"]) > 0:
                if signal["selected"][0] == "A":
                    if signal["Signal_range"] is not None:
                        all_signals.append([signal["Signal_moduls"] + signal["Signal_name"], get_size_vec(signal["Signal_range"].strip('[]'))])
                    else:
                        all_signals.append([signal["Signal_moduls"] + signal["Signal_name"], 1])
                else:
                    for ranges in signal["selected"]:
                        all_signals.append(
                            [signal["Signal_moduls"] + signal["Signal_name"] + "_" + "_".join(ranges.split(':')), get_size_vec(ranges)])
        all_signals.reverse()
        return all_signals

    def set_config_ILA(self):
        start_comment_signals = "// __Place~for~Signals~start__"
        end_comment_signals = "// __Place~for~Signals~ends__"
        start_comment_SUT = "// __Place~for~SUT~start__"
        end_comment_SUT = "// __Place~for~SUT~ends__"
        instance_of_dut = self.SUT_top_name + " DUT ( ." + self.clk_name + "(i_clk), "
        if self.reset_name:
            instance_of_dut = "wire reset_DUT_port;"+os.linesep+"assign reset_DUT_port = (reset_DUT & " + self.reset_name + ");" + os.linesep \
                              + instance_of_dut + "." + self.reset_name + "(reset_DUT_port), "
        elif self.found_cc_rst:
            instance_of_dut = instance_of_dut + ", .ILA_rst(reset_DUT), .ila_sample_dut(sample));"
        insert_str = os.linesep
        for single_signal in self.ports_DUT:
            if self.reset_name and  self.reset_name == single_signal["Signal_name"]:
                insert_str += out_singal(single_signal) + "," + os.linesep
            elif self.clk_name != single_signal["Signal_name"]:
                insert_str += out_singal(single_signal) + "," + os.linesep
                instance_of_dut += "." + single_signal["Signal_name"] + "(" + single_signal["Signal_name"] + "), "

        instance_of_dut = instance_of_dut[:-2] + ", .ila_sample_dut(sample));"
        sample_total_size = self.get_analyse_Signals()
        with open("../src/ILA_top.v", "r") as file:
            content = file.read()
            RAM_speci = self.BRAM_config(sample_total_size[0], 2**self.bits_samples_count)
            self.bram_single_wide = RAM_speci['single_wide']
            self.bram_matrix_wide = RAM_speci['wide']
            content = content.replace(
                re.search(r"parameter BRAM_matrix_wide = \d+", content).group(),
                f"parameter BRAM_matrix_wide = {RAM_speci['wide']}")
            content = content.replace(
                re.search(r"parameter BRAM_matrix_deep = \d+", content).group(),
                f"parameter BRAM_matrix_deep = {RAM_speci['deep']}")
            content = content.replace(
                re.search(r"parameter BRAM_single_wide = \d+", content).group(),
                f"parameter BRAM_single_wide = {RAM_speci['single_wide']}")
            content = content.replace(
                re.search(r"parameter BRAM_single_deep = \d+", content).group(),
                f"parameter BRAM_single_deep = {RAM_speci['single_deep']}")
            content = content.replace(
                re.search(r"parameter samples_count_before_trigger = \d+", content).group(),
                f"parameter samples_count_before_trigger = {self.samples_count_before_trigger}")
            content = content.replace(
                re.search(r"parameter bits_samples_count_before_trigger = \d+", content).group(),
                f"parameter bits_samples_count_before_trigger = {self.bits_samples_count_before_trigger-1}")
            content = content.replace(
                re.search(r"parameter bits_samples_count = \d+", content).group(),
                f"parameter bits_samples_count = {self.bits_samples_count-1}")

            content = content.replace(
                re.search(r'parameter sampling_freq_MHz = "\d+.?\d*?"', content).group(),
                f'parameter sampling_freq_MHz = "{self.ILA_sampling_freq_MHz}"')
            content = content.replace(
                re.search(r'parameter external_clk_freq = "\d+.?\d+?"', content).group(),
                f'parameter external_clk_freq = "{self.external_clk_freq}"')
            content = content.replace(
                re.search(r"parameter sample_width = \d+", content).group(),
                f"parameter sample_width = {sample_total_size[0]}")
            content = content.replace(
                re.search(r"parameter USE_FEATURE_PATTERN = \d+", content).group(),
                f"parameter USE_FEATURE_PATTERN = {str(int(self.sample_compare_pattern))}")
            content = content.replace(
                re.search(r"parameter clk_delay = \d+", content).group(),
                f"parameter clk_delay = {str(self.ILA_clk_delay)}")
            start_index = content.find(start_comment_signals) + len(start_comment_signals)
            end_index = content.find(end_comment_signals)
            if start_index != -1 and end_index != -1:
                content = content[:start_index] + insert_str + content[end_index:]
            start_index = content.find(start_comment_SUT) + len(start_comment_SUT)
            end_index = content.find(end_comment_SUT)
            if start_index != -1 and end_index != -1:
                content = content[:start_index] + os.linesep + instance_of_dut + os.linesep + content[end_index:]
        with open("../src/ILA_top.v", "w") as file:
            file.write(content)
        alle_lines = []
        with open(self.SUT_ccf_file_source, "r") as file:
            for line in file:
                if ('"'+self.clk_name+'"') in line:
                    alle_lines.append(line.replace(self.clk_name, "i_clk"))
                else:
                    alle_lines.append(line)

        start_marker = "# // __Place~for~Signals~SUT__"
        ccf_file_ILA_source = get_files_with_extension("../src", 'ccf')[0]
        with open(ccf_file_ILA_source, "r") as file:
            content = file.read()
            start_index = content.find(start_marker) + len(start_marker)
            content = content[:start_index] + os.linesep + "".join(alle_lines)

        with open(ccf_file_ILA_source, "w") as file:
            file.write(content)

    def executing_toolchain(self):
        from config import YOSYS, PR, PR_FLAGS, YOSYS_FLAGS
        save_dir = os.getcwd()
        save_gl_dir = os.path.dirname(save_dir)
        files = get_files_with_extension("../src", 'v') + get_files_with_extension("../src/storage", 'v')
        files.append(save_dir + "/config_design/" +self.SUT_top_name + '_'+self.time_stamp+'_flat_ila.v')
        all_files = " ".join(files)
        log_file = save_gl_dir + '/log/yosys.log'
        output_file_yosys = save_gl_dir + '/net/ila_top_synth' +self.time_stamp+ '.v'
        yosys_command = YOSYS + ' -l ' + log_file + ' -p "read -sv ' + all_files + \
                        '; synth_gatemate -top ila_top ' + YOSYS_FLAGS + ' -vlog ' + output_file_yosys +'"'
        print("Execute Synthesis..."+os.linesep+"Output permanently saved to: " + log_file)
        if not execute_tool(yosys_command, output_file_yosys, log_file):
            return False
        output_file_p_r = save_gl_dir + '/p_r_out/ila_top_'+self.time_stamp
        ccf_file_ila_source = get_files_with_extension("../src", 'ccf')[0]
        log_file =  save_gl_dir + '/log/impl.log'
        p_r_command = PR + ' +sp -i ' + output_file_yosys +' -o ' + output_file_p_r + ' ' + PR_FLAGS + ' -ccf ' + \
                      ccf_file_ila_source + '  > ' + log_file
        print(os.linesep + "Execute Implementation..."+os.linesep+"Output permanently saved to: " + log_file)
        if not execute_tool(p_r_command, output_file_p_r + '_00.cfg', log_file):
            return False
        self.toolchain_info = output_file_p_r+'_00.cfg'
        
        return True
    
    def upload(self):
        save_dir = os.getcwd()
        save_gl_dir = os.path.dirname(save_dir)
        with io.StringIO() as buf, redirect_stdout(buf):
            Ftdi.show_devices()
            output = buf.getvalue()
        device = re.findall(r'ftdi://\S+', output)

        if len(device) <= 1:
            print("No device found!")
            print("Please connect the device and restart the program."+os.linesep+"Your config is save, simply restart with: "
                           +os.linesep + "python3 ILAcop.py start")
            return False
        from config import CON_DEVICE, CON_LINK, UPLOAD, UPLOAD_FLAGS
        from pyftdi.spi import SpiController
        spi = SpiController()
        spi.configure(CON_LINK, turbo=True)
        gpio = spi.get_gpio()
        if CON_DEVICE == 'evb':
            gpio.set_direction(pins=0x09F0, direction=0x0110)
            gpio.write(0x0000)
            time.sleep(0.01)
            gpio.write(0x0010)
            time.sleep(0.01)
        elif CON_DEVICE == 'pgm':
            gpio.set_direction(pins=0x17F0, direction=0x1710)
            gpio.write(0x0010)
            time.sleep(0.01)
            gpio.write(0x0210)
            time.sleep(0.01)
        spi.close()
        print("Upload to FPGA Board...")
        process = subprocess.Popen(UPLOAD + " " + UPLOAD_FLAGS + self.toolchain_info, stderr=subprocess.PIPE, stdout=subprocess.PIPE, shell=True)
        output, error = process.communicate()
        with open(save_gl_dir + '/log/ofl.log', 'w') as file:
            file.write(output.decode('utf-8'))
        ofl_error = error.decode('utf-8')
        if "failed" in ofl_error.lower():
            print("Execute openFPGALoader command:")
            print(UPLOAD + " " + UPLOAD_FLAGS + self.toolchain_info)
            print(output.decode("utf-8"))
            print(os.linesep + "Error: " + os.linesep)
            print(ofl_error)
            return False
        else:
            return True
