\hypertarget{classdesign__with__logic__probe__wrapper}{}\doxysection{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+wrapper Entity Reference}
\label{classdesign__with__logic__probe__wrapper}\index{design\_with\_logic\_probe\_wrapper@{design\_with\_logic\_probe\_wrapper}}
Inheritance diagram for design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+wrapper\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.113208cm]{df/de7/classdesign__with__logic__probe__wrapper}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e}{STRUCTURE}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classdesign__with__logic__probe__wrapper_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_afd13b50585152f6756d196bf3f1c52ac}\label{classdesign__with__logic__probe__wrapper_afd13b50585152f6756d196bf3f1c52ac}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_afd13b50585152f6756d196bf3f1c52ac}{UNISIM}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_aa4b2b25246a821511120e3149b003563}\label{classdesign__with__logic__probe__wrapper_aa4b2b25246a821511120e3149b003563}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_aa4b2b25246a821511120e3149b003563}{STD\+\_\+\+LOGIC\+\_\+1164}}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_af7dabcc6b22cfac21d9188de6b952c14}\label{classdesign__with__logic__probe__wrapper_af7dabcc6b22cfac21d9188de6b952c14}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_af7dabcc6b22cfac21d9188de6b952c14}{VCOMPONENTS}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a78769a38384da3af922226630da935a0}\label{classdesign__with__logic__probe__wrapper_a78769a38384da3af922226630da935a0}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a78769a38384da3af922226630da935a0}{ADDRESS\+\_\+\+IN}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a0d7b5b5412df0bf7fcbc00468907e554}\label{classdesign__with__logic__probe__wrapper_a0d7b5b5412df0bf7fcbc00468907e554}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a0d7b5b5412df0bf7fcbc00468907e554}{CLOCK}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_af112f9eef0f4c2264999f1a08796aecc}\label{classdesign__with__logic__probe__wrapper_af112f9eef0f4c2264999f1a08796aecc}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_af112f9eef0f4c2264999f1a08796aecc}{DATA}}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a004f7e562ac21ae44e4c3428d13493c9}\label{classdesign__with__logic__probe__wrapper_a004f7e562ac21ae44e4c3428d13493c9}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a004f7e562ac21ae44e4c3428d13493c9}{IRQB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_ac0c2fb09a9785a67de3dd91d93b6eb4e}\label{classdesign__with__logic__probe__wrapper_ac0c2fb09a9785a67de3dd91d93b6eb4e}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_ac0c2fb09a9785a67de3dd91d93b6eb4e}{LED\+\_\+\+OUT}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_acc5fee3c5c74200065a1ab0464070c13}\label{classdesign__with__logic__probe__wrapper_acc5fee3c5c74200065a1ab0464070c13}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_acc5fee3c5c74200065a1ab0464070c13}{NMIB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a0c2db53326a90a4d2c4bc9b002319753}\label{classdesign__with__logic__probe__wrapper_a0c2db53326a90a4d2c4bc9b002319753}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a0c2db53326a90a4d2c4bc9b002319753}{PHI2}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a6a005bfacd0927d2c8cb3a0397f1598b}\label{classdesign__with__logic__probe__wrapper_a6a005bfacd0927d2c8cb3a0397f1598b}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a6a005bfacd0927d2c8cb3a0397f1598b}{PIO\+\_\+7\+SEG\+\_\+\+COMMON}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a69c4ebe38dafc8d05cd992296b6df262}\label{classdesign__with__logic__probe__wrapper_a69c4ebe38dafc8d05cd992296b6df262}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a69c4ebe38dafc8d05cd992296b6df262}{PIO\+\_\+7\+SEG\+\_\+\+SEGMENTS}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a5ce6b511f60b31c321d1dc3b01223e65}\label{classdesign__with__logic__probe__wrapper_a5ce6b511f60b31c321d1dc3b01223e65}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a5ce6b511f60b31c321d1dc3b01223e65}{RDY}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_af4b2356e95398cf57ef0570c060459be}\label{classdesign__with__logic__probe__wrapper_af4b2356e95398cf57ef0570c060459be}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_af4b2356e95398cf57ef0570c060459be}{RESB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a8e5a42ff38030a892958b8facfdda2b4}\label{classdesign__with__logic__probe__wrapper_a8e5a42ff38030a892958b8facfdda2b4}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a8e5a42ff38030a892958b8facfdda2b4}{RWB}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a6508a4f849fe56e16c3c0877a6ae6281}\label{classdesign__with__logic__probe__wrapper_a6508a4f849fe56e16c3c0877a6ae6281}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a6508a4f849fe56e16c3c0877a6ae6281}{Reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_af5335861a1c2442896f36b7819e968df}\label{classdesign__with__logic__probe__wrapper_af5335861a1c2442896f36b7819e968df}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_af5335861a1c2442896f36b7819e968df}{SYNC}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_a88c3411228faf67f082fbc00461a27c4}\label{classdesign__with__logic__probe__wrapper_a88c3411228faf67f082fbc00461a27c4}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_a88c3411228faf67f082fbc00461a27c4}{Single\+Step}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/hdl/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+wrapper.\+vhd\end{DoxyCompactItemize}
