Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 11 16:13:56 2023
| Host         : LAPTOP-C4L9FNK2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_control_sets_placed.rpt
| Design       : System
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      6 |            4 |
|      8 |            3 |
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                               |                                   Enable Signal                                   |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
| ~Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q_reg_0            |                                                                                   | Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q_reg_1[0] |                1 |              2 |
|  Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Instruction_Bus[0] |                                                                                   | Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q_reg_1[0] |                1 |              2 |
|  Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q_reg_1[0]         |                                                                                   |                                                                 |                1 |              4 |
|  Clk_IBUF_BUFG                                                           |                                                                                   |                                                                 |                2 |              4 |
|  Nano_Processor_Zero/Instruction_Decoder_Zero/Jump_Flag_reg_i_1_n_0      |                                                                                   |                                                                 |                2 |              6 |
|  Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q_reg_0            |                                                                                   |                                                                 |                2 |              6 |
| ~Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q_reg_0            |                                                                                   |                                                                 |                1 |              6 |
|  SlowClock_Zero/ClkOut                                                   |                                                                                   |                                                                 |                1 |              6 |
|  SlowClock_Zero/ClkOut                                                   | Nano_Processor_Zero/Register_Bank_8_Zero/Decoder_3_to_8_0ne/Decode_2_to_4_0/Y0[2] | Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q0_0       |                1 |              8 |
|  SlowClock_Zero/ClkOut                                                   | Nano_Processor_Zero/Register_Bank_8_Zero/Decoder_3_to_8_0ne/Decode_2_to_4_0/Y0[0] | Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q0_1       |                1 |              8 |
|  SlowClock_Zero/ClkOut                                                   | Nano_Processor_Zero/Register_Bank_8_Zero/Decoder_3_to_8_0ne/Decode_2_to_4_0/Y0[1] | Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q0         |                1 |              8 |
|  SlowClock_Zero/ClkOut                                                   | Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_0/Q_reg_1[1]                   | Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q0_2       |                1 |             10 |
|  Clk_IBUF_BUFG                                                           |                                                                                   | SlowClock_Zero/clockStatus                                      |                8 |             62 |
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+


