// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1C3T144C8 Package TQFP144
// 

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "sdr_test")
  (DATE "09/14/2009 22:01:37")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1727:1727:1727) (1727:1727:1727))
        (PORT oe (4033:4033:4033) (4033:4033:4033))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2195:2195:2195) (2195:2195:2195))
        (PORT oe (4033:4033:4033) (4033:4033:4033))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2084:2084:2084) (2084:2084:2084))
        (PORT oe (4020:4020:4020) (4020:4020:4020))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1779:1779:1779) (1779:1779:1779))
        (PORT oe (4061:4061:4061) (4061:4061:4061))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2146:2146:2146) (2146:2146:2146))
        (PORT oe (4061:4061:4061) (4061:4061:4061))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2050:2050:2050) (2050:2050:2050))
        (PORT oe (4377:4377:4377) (4377:4377:4377))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2409:2409:2409) (2409:2409:2409))
        (PORT oe (4377:4377:4377) (4377:4377:4377))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2357:2357:2357) (2357:2357:2357))
        (PORT oe (4400:4400:4400) (4400:4400:4400))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2037:2037:2037) (2037:2037:2037))
        (PORT oe (4666:4666:4666) (4666:4666:4666))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2502:2502:2502) (2502:2502:2502))
        (PORT oe (4673:4673:4673) (4673:4673:4673))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2047:2047:2047) (2047:2047:2047))
        (PORT oe (4673:4673:4673) (4673:4673:4673))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2234:2234:2234) (2234:2234:2234))
        (PORT oe (4671:4671:4671) (4671:4671:4671))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[12\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2219:2219:2219) (2219:2219:2219))
        (PORT oe (4671:4671:4671) (4671:4671:4671))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[13\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2239:2239:2239) (2239:2239:2239))
        (PORT oe (4456:4456:4456) (4456:4456:4456))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[14\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2249:2249:2249) (2249:2249:2249))
        (PORT oe (4456:4456:4456) (4456:4456:4456))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_data\[15\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2236:2236:2236) (2236:2236:2236))
        (PORT oe (4821:4821:4821) (4821:4821:4821))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge oe) padio (325:325:325) (325:325:325))
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rst_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sysctrl\|rst_r1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (7853:7853:7853) (7853:7853:7853))
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sysctrl\|rst_r2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sysctrl\|rst_r2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (7853:7853:7853) (7853:7853:7853))
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE clk\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_pll")
    (INSTANCE uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (1472:1472:1472) (1472:1472:1472))
        (PORT inclk[0] (1846:1846:1846) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sysctrl\|sysrst_nr0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6086:6086:6086) (6086:6086:6086))
        (PORT datad (951:951:951) (951:951:951))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sysctrl\|sysrst_nr1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (6687:6687:6687) (6687:6687:6687))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sysctrl\|sysrst_nr2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (538:538:538))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sysctrl\|sysrst_nr2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (653:653:653) (653:653:653))
        (PORT aclr (6687:6687:6687) (6687:6687:6687))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datac (583:583:583) (583:583:583))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (570:570:570))
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (535:535:535))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (555:555:555))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (518:518:518))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (519:519:519) (519:519:519))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (546:546:546) (546:546:546))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (527:527:527))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|delay\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|delay\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (550:550:550))
        (PORT datad (547:547:547) (547:547:547))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1266:1266:1266) (1266:1266:1266))
        (PORT datad (1256:1256:1256) (1256:1256:1256))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|LessThan0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (554:554:554))
        (PORT datab (542:542:542) (542:542:542))
        (PORT datac (588:588:588) (588:588:588))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|LessThan0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (1209:1209:1209) (1209:1209:1209))
        (PORT datad (1192:1192:1192) (1192:1192:1192))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (548:548:548) (548:548:548))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal0\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (586:586:586) (586:586:586))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal0\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1201:1201:1201))
        (PORT datab (1176:1176:1176) (1176:1176:1176))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (1194:1194:1194) (1194:1194:1194))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|cntwr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (1544:1544:1544) (1544:1544:1544))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|cntwr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|cntwr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (768:768:768))
        (PORT datab (547:547:547) (547:547:547))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|cntwr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (3272:3272:3272) (3272:3272:3272))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|cntwr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (550:550:550))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|cntwr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (3272:3272:3272) (3272:3272:3272))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|cntwr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|cntwr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (3272:3272:3272) (3272:3272:3272))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|cntwr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (558:558:558))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|cntwr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (3272:3272:3272) (3272:3272:3272))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|cntwr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (536:536:536))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|cntwr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (PORT ena (3272:3272:3272) (3272:3272:3272))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|always3\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (536:536:536))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (580:580:580) (580:580:580))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1146:1146:1146) (1146:1146:1146))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (754:754:754))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (736:736:736) (736:736:736))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (505:505:505))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_clk_r\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2376:2376:2376) (2376:2376:2376))
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal6\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (523:523:523) (523:523:523))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal6\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (807:807:807))
        (PORT datac (838:838:838) (838:838:838))
        (PORT datad (756:756:756) (756:756:756))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal7\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (860:860:860))
        (PORT datab (817:817:817) (817:817:817))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (830:830:830) (830:830:830))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal6\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (861:861:861))
        (PORT datab (822:822:822) (822:822:822))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (835:835:835) (835:835:835))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (499:499:499))
        (PORT datac (1228:1228:1228) (1228:1228:1228))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (775:775:775))
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (543:543:543))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (759:759:759))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (760:760:760))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (541:541:541) (541:541:541))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (PORT datac (1278:1278:1278) (1278:1278:1278))
        (PORT datad (1261:1261:1261) (1261:1261:1261))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1169:1169:1169) (1169:1169:1169))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (1182:1182:1182) (1182:1182:1182))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (517:517:517))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (516:516:516))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_200us\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (519:519:519) (519:519:519))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1256:1256:1256))
        (PORT datab (1230:1230:1230) (1230:1230:1230))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (548:548:548) (548:548:548))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (PORT datab (1261:1261:1261) (1261:1261:1261))
        (PORT datac (558:558:558) (558:558:558))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datab (522:522:522) (522:522:522))
        (PORT datac (1221:1221:1221) (1221:1221:1221))
        (PORT datad (1202:1202:1202) (1202:1202:1202))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datac (1273:1273:1273) (1273:1273:1273))
        (PORT datad (1253:1253:1253) (1253:1253:1253))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datac (1269:1269:1269) (1269:1269:1269))
        (PORT datad (1250:1250:1250) (1250:1250:1250))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (PORT datac (1326:1326:1326) (1326:1326:1326))
        (PORT datad (1290:1290:1290) (1290:1290:1290))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (457:457:457))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1277:1277:1277) (1277:1277:1277))
        (PORT datad (1625:1625:1625) (1625:1625:1625))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (796:796:796) (796:796:796))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00100.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00101.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (573:573:573) (573:573:573))
        (PORT datad (1397:1397:1397) (1397:1397:1397))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00101.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00110.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (PORT datac (568:568:568) (568:568:568))
        (PORT datad (1391:1391:1391) (1391:1391:1391))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00110.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00111.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1182:1182:1182) (1182:1182:1182))
        (PORT datad (1395:1395:1395) (1395:1395:1395))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.00111.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (720:720:720) (720:720:720))
        (PORT datac (597:597:597) (597:597:597))
        (PORT datad (1341:1341:1341) (1341:1341:1341))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (596:596:596) (596:596:596))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1400:1400:1400))
        (PORT datac (554:554:554) (554:554:554))
        (PORT datad (839:839:839) (839:839:839))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (554:554:554))
        (PORT datad (1395:1395:1395) (1395:1395:1395))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datac (1283:1283:1283) (1283:1283:1283))
        (PORT datad (1393:1393:1393) (1393:1393:1393))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01100.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01101.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1193:1193:1193) (1193:1193:1193))
        (PORT datad (1399:1399:1399) (1399:1399:1399))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01101.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01110.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (1294:1294:1294) (1294:1294:1294))
        (PORT datad (1390:1390:1390) (1390:1390:1390))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01110.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01111.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1190:1190:1190) (1190:1190:1190))
        (PORT datad (1399:1399:1399) (1399:1399:1399))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.01111.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (718:718:718) (718:718:718))
        (PORT datac (597:597:597) (597:597:597))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1285:1285:1285) (1285:1285:1285))
        (PORT datad (1442:1442:1442) (1442:1442:1442))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1347:1347:1347))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (1205:1205:1205) (1205:1205:1205))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1288:1288:1288) (1288:1288:1288))
        (PORT datad (1301:1301:1301) (1301:1301:1301))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (1301:1301:1301) (1301:1301:1301))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10100.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10101.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1347:1347:1347))
        (PORT datab (513:513:513) (513:513:513))
        (PORT datad (1234:1234:1234) (1234:1234:1234))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|init_state_r\.10101.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1554:1554:1554) (1554:1554:1554))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (521:521:521))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2361:2361:2361) (2361:2361:2361))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2361:2361:2361) (2361:2361:2361))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2361:2361:2361) (2361:2361:2361))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2361:2361:2361) (2361:2361:2361))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (555:555:555))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2361:2361:2361) (2361:2361:2361))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (547:547:547))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1580:1580:1580) (1580:1580:1580))
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1580:1580:1580) (1580:1580:1580))
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1580:1580:1580) (1580:1580:1580))
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (552:552:552))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1580:1580:1580) (1580:1580:1580))
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (554:554:554) (554:554:554))
        (PORT datac (569:569:569) (569:569:569))
        (PORT datad (537:537:537) (537:537:537))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (528:528:528))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1580:1580:1580) (1580:1580:1580))
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (577:577:577) (577:577:577))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|cnt_15us\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1580:1580:1580) (1580:1580:1580))
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (570:570:570) (570:570:570))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (550:550:550))
        (PORT datab (528:528:528) (528:528:528))
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|LessThan1\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (1209:1209:1209) (1209:1209:1209))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (568:568:568) (568:568:568))
        (PORT datad (574:574:574) (574:574:574))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal1\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (PORT datab (1243:1243:1243) (1243:1243:1243))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (546:546:546) (546:546:546))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal1\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1212:1212:1212))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (568:568:568) (568:568:568))
        (PORT datad (584:584:584) (584:584:584))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal11\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1371:1371:1371))
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (PORT datac (1332:1332:1332) (1332:1332:1332))
        (PORT datad (1282:1282:1282) (1282:1282:1282))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal8\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (821:821:821) (821:821:821))
        (PORT datad (861:861:861) (861:861:861))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal8\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (806:806:806))
        (PORT datab (824:824:824) (824:824:824))
        (PORT datac (837:837:837) (837:837:837))
        (PORT datad (755:755:755) (755:755:755))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal5\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1306:1306:1306))
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (1279:1279:1279) (1279:1279:1279))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal5\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1223:1223:1223))
        (PORT datab (1253:1253:1253) (1253:1253:1253))
        (PORT datac (1348:1348:1348) (1348:1348:1348))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Equal9\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datab (1254:1254:1254) (1254:1254:1254))
        (PORT datac (1352:1352:1352) (1352:1352:1352))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (766:766:766))
        (PORT datab (2107:2107:2107) (2107:2107:2107))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (1275:1275:1275) (1275:1275:1275))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0100.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1279:1279:1279))
        (PORT datab (1250:1250:1250) (1250:1250:1250))
        (PORT datac (577:577:577) (577:577:577))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0100.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0101.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1619:1619:1619))
        (PORT datab (779:779:779) (779:779:779))
        (PORT datac (1649:1649:1649) (1649:1649:1649))
        (PORT datad (1179:1179:1179) (1179:1179:1179))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0101.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0110.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1618:1618:1618))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (816:816:816) (816:816:816))
        (PORT datad (1557:1557:1557) (1557:1557:1557))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0110.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr25\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (532:532:532))
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (777:777:777) (777:777:777))
        (PORT datad (752:752:752) (752:752:752))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1011.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1296:1296:1296) (1296:1296:1296))
        (PORT datac (828:828:828) (828:828:828))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1011.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr24\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (574:574:574))
        (PORT datab (792:792:792) (792:792:792))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_wr_ack\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (1329:1329:1329) (1329:1329:1329))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr27\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (537:537:537))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (1740:1740:1740) (1740:1740:1740))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr27.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datac (834:834:834) (834:834:834))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr26.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (789:789:789))
        (PORT datab (1791:1791:1791) (1791:1791:1791))
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_wr_ack\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1237:1237:1237))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|Equal1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (691:691:691))
        (PORT datac (1287:1287:1287) (1287:1287:1287))
        (PORT datad (727:727:727) (727:727:727))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_wr_ack\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1652:1652:1652) (1652:1652:1652))
        (PORT datac (1715:1715:1715) (1715:1715:1715))
        (PORT datad (1242:1242:1242) (1242:1242:1242))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1288:1288:1288) (1288:1288:1288))
        (PORT datad (727:727:727) (727:727:727))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_wr_ack\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datab (700:700:700) (700:700:700))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (505:505:505))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (755:755:755))
        (PORT datab (1443:1443:1443) (1443:1443:1443))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella0.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datab (1443:1443:1443) (1443:1443:1443))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (PORT datab (1442:1442:1442) (1442:1442:1442))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1146:1146:1146))
        (PORT datab (1440:1440:1440) (1440:1440:1440))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella3.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1285:1285:1285))
        (PORT datab (1438:1438:1438) (1438:1438:1438))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella4.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (1441:1441:1441) (1441:1441:1441))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella5.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1292:1292:1292) (1292:1292:1292))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (542:542:542))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (657:657:657))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1287:1287:1287) (1287:1287:1287))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (540:540:540) (540:540:540))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (655:655:655) (655:655:655))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1258:1258:1258))
        (PORT datab (1276:1276:1276) (1276:1276:1276))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1926:1926:1926) (1926:1926:1926))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (520:520:520))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1735:1735:1735) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (520:520:520))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1282:1282:1282) (1282:1282:1282))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (873:873:873) (873:873:873))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1300:1300:1300) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1415:1415:1415) (1415:1415:1415))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (518:518:518) (518:518:518))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1670:1670:1670))
        (PORT datab (744:744:744) (744:744:744))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1325:1325:1325))
        (PORT datab (744:744:744) (744:744:744))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (524:524:524))
        (PORT datab (1287:1287:1287) (1287:1287:1287))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (PORT datab (1276:1276:1276) (1276:1276:1276))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1326:1326:1326))
        (PORT datab (1232:1232:1232) (1232:1232:1232))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH datab cout (692:692:692) (692:692:692))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datab (1440:1440:1440) (1440:1440:1440))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella6.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datab (1439:1439:1439) (1439:1439:1439))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella7.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (762:762:762))
        (PORT datab (1438:1438:1438) (1438:1438:1438))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella8.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datad (1448:1448:1448) (1448:1448:1448))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella9.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1313:1313:1313) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1428:1428:1428) (1428:1428:1428))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1307:1307:1307) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1422:1422:1422) (1422:1422:1422))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (538:538:538))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (653:653:653) (653:653:653))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1288:1288:1288) (1288:1288:1288))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1307:1307:1307) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1422:1422:1422) (1422:1422:1422))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (539:539:539))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (654:654:654) (654:654:654))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1275:1275:1275))
        (PORT datab (1334:1334:1334) (1334:1334:1334))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1263:1263:1263))
        (PORT datab (1686:1686:1686) (1686:1686:1686))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1686:1686:1686))
        (PORT datab (1317:1317:1317) (1317:1317:1317))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1297:1297:1297))
        (PORT datab (1683:1683:1683) (1683:1683:1683))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs13.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (696:696:696))
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\]\~21.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (621:621:621) (621:621:621))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (764:764:764))
        (PORT datab (1233:1233:1233) (1233:1233:1233))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (506:506:506))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (767:767:767) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (882:882:882) (882:882:882))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1303:1303:1303) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1418:1418:1418) (1418:1418:1418))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1330:1330:1330) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1445:1445:1445) (1445:1445:1445))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1320:1320:1320) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1435:1435:1435) (1435:1435:1435))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (771:771:771) (771:771:771))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (784:784:784) (784:784:784))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (899:899:899) (899:899:899))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~62.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1275:1275:1275))
        (PORT datab (730:730:730) (730:730:730))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~60.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (756:756:756))
        (PORT datab (1256:1256:1256) (1256:1256:1256))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~58.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (806:806:806))
        (PORT datab (746:746:746) (746:746:746))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~45.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (757:757:757))
        (PORT datab (783:783:783) (783:783:783))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~47.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (781:781:781))
        (PORT datab (747:747:747) (747:747:747))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1316:1316:1316) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1431:1431:1431) (1431:1431:1431))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (786:786:786) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (901:901:901) (901:901:901))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~49.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1271:1271:1271))
        (PORT datab (1256:1256:1256) (1256:1256:1256))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~51.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (768:768:768))
        (PORT datab (775:775:775) (775:775:775))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~53.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1287:1287:1287))
        (PORT datab (732:732:732) (732:732:732))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (791:791:791) (791:791:791))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (906:906:906) (906:906:906))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~55.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datab (1284:1284:1284) (1284:1284:1284))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|LessThan0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (703:703:703))
        (PORT datab (667:667:667) (667:667:667))
        (PORT datac (710:710:710) (710:710:710))
        (PORT datad (681:681:681) (681:681:681))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\~37.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1502:1502:1502))
        (PORT datab (675:675:675) (675:675:675))
        (PORT datac (715:715:715) (715:715:715))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sys_r_wn\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1793:1793:1793) (1793:1793:1793))
        (PORT datab (1728:1728:1728) (1728:1728:1728))
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sys_r_wn.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1588:1588:1588))
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (2667:2667:2667) (2667:2667:2667))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|sys_r_wn.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0111.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1245:1245:1245))
        (PORT datab (1215:1215:1215) (1215:1215:1215))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (2113:2113:2113) (2113:2113:2113))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0111.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datac (1347:1347:1347) (1347:1347:1347))
        (PORT datad (1263:1263:1263) (1263:1263:1263))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector17\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1373:1373:1373))
        (PORT datab (1292:1292:1292) (1292:1292:1292))
        (PORT datac (728:728:728) (728:728:728))
        (PORT datad (1284:1284:1284) (1284:1284:1284))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datac (1346:1346:1346) (1346:1346:1346))
        (PORT datad (1272:1272:1272) (1272:1272:1272))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector11\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1310:1310:1310))
        (PORT datab (1295:1295:1295) (1295:1295:1295))
        (PORT datac (1328:1328:1328) (1328:1328:1328))
        (PORT datad (1294:1294:1294) (1294:1294:1294))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|always2\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (808:808:808))
        (PORT datab (416:416:416) (416:416:416))
        (PORT datac (837:837:837) (837:837:837))
        (PORT datad (759:759:759) (759:759:759))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (532:532:532))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1588:1588:1588) (1588:1588:1588))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (534:534:534))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1588:1588:1588) (1588:1588:1588))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1588:1588:1588) (1588:1588:1588))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1588:1588:1588) (1588:1588:1588))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (536:536:536))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1588:1588:1588) (1588:1588:1588))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1588:1588:1588) (1588:1588:1588))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2362:2362:2362) (2362:2362:2362))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2362:2362:2362) (2362:2362:2362))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2362:2362:2362) (2362:2362:2362))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (563:563:563))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2362:2362:2362) (2362:2362:2362))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2362:2362:2362) (2362:2362:2362))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (551:551:551))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2362:2362:2362) (2362:2362:2362))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|Equal0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (550:550:550))
        (PORT datab (554:554:554) (554:554:554))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (583:583:583) (583:583:583))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|Equal0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datab (540:540:540) (540:540:540))
        (PORT datac (585:585:585) (585:585:585))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[12\]\~52.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1928:1928:1928))
        (PORT datab (1192:1192:1192) (1192:1192:1192))
        (PORT datac (1207:1207:1207) (1207:1207:1207))
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|cnt\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2362:2362:2362) (2362:2362:2362))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (571:571:571) (571:571:571))
        (PORT datad (532:532:532) (532:532:532))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (1221:1221:1221) (1221:1221:1221))
        (PORT datad (543:543:543) (543:543:543))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|Equal1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (558:558:558) (558:558:558))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (582:582:582) (582:582:582))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|Equal1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datab (539:539:539) (539:539:539))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_ss\|clk_bps_r.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1212:1212:1212) (1212:1212:1212))
        (PORT datac (1241:1241:1241) (1241:1241:1241))
        (PORT datad (1215:1215:1215) (1215:1215:1215))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_ss\|clk_bps_r.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[3\]\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1672:1672:1672))
        (PORT datac (628:628:628) (628:628:628))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1675:1675:1675))
        (PORT datab (563:563:563) (563:563:563))
        (PORT datac (630:630:630) (630:630:630))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (572:572:572) (572:572:572))
        (PORT datac (625:625:625) (625:625:625))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|Add0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (575:575:575) (575:575:575))
        (PORT datac (602:602:602) (602:602:602))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (629:629:629) (629:629:629))
        (PORT datad (552:552:552) (552:552:552))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|Add0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datab (578:578:578) (578:578:578))
        (PORT datac (605:605:605) (605:605:605))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (629:629:629))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (595:595:595) (595:595:595))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datab (496:496:496) (496:496:496))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella0.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datab (1278:1278:1278) (1278:1278:1278))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (PORT datab (1276:1276:1276) (1276:1276:1276))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1188:1188:1188))
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella3.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1195:1195:1195))
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella4.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1165:1165:1165))
        (PORT datab (1259:1259:1259) (1259:1259:1259))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella5.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datab (1263:1263:1263) (1263:1263:1263))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella6.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datab (1266:1266:1266) (1266:1266:1266))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella7.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (779:779:779))
        (PORT datab (1270:1270:1270) (1270:1270:1270))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella8.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (505:505:505))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2214:2214:2214) (2214:2214:2214))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1315:1315:1315) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1430:1430:1430) (1430:1430:1430))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1649:1649:1649) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1764:1764:1764) (1764:1764:1764))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1316:1316:1316) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1431:1431:1431) (1431:1431:1431))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1323:1323:1323) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1438:1438:1438) (1438:1438:1438))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1314:1314:1314) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1429:1429:1429) (1429:1429:1429))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~45.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (763:763:763))
        (PORT datab (724:724:724) (724:724:724))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~47.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (757:757:757))
        (PORT datab (745:745:745) (745:745:745))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~49.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (756:756:756))
        (PORT datab (726:726:726) (726:726:726))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~51.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (769:769:769))
        (PORT datab (1138:1138:1138) (1138:1138:1138))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~53.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (759:759:759))
        (PORT datab (748:748:748) (748:748:748))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1327:1327:1327) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1442:1442:1442) (1442:1442:1442))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1369:1369:1369) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1484:1484:1484) (1484:1484:1484))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1312:1312:1312) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1427:1427:1427) (1427:1427:1427))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~55.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (779:779:779))
        (PORT datab (724:724:724) (724:724:724))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~57.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (769:769:769))
        (PORT datab (1167:1167:1167) (1167:1167:1167))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~59.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (757:757:757))
        (PORT datab (1149:1149:1149) (1149:1149:1149))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~61.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (744:744:744))
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Equal0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (703:703:703))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|tx_en.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1534:1534:1534))
        (PORT datab (1805:1805:1805) (1805:1805:1805))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_tx\|tx_en.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|tx_enr1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1267:1267:1267) (1267:1267:1267))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_tx\|tx_enr1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|tx_enr2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_tx\|tx_enr2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2078:2078:2078) (2078:2078:2078))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1683:1683:1683) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (536:536:536))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (651:651:651) (651:651:651))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1271:1271:1271) (1271:1271:1271))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (539:539:539))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (654:654:654) (654:654:654))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1616:1616:1616) (1616:1616:1616))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1731:1731:1731) (1731:1731:1731))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1664:1664:1664) (1664:1664:1664))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1263:1263:1263) (1263:1263:1263))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1292:1292:1292))
        (PORT datab (724:724:724) (724:724:724))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1645:1645:1645))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1622:1622:1622))
        (PORT datab (1235:1235:1235) (1235:1235:1235))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1291:1291:1291))
        (PORT datab (1229:1229:1229) (1229:1229:1229))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH datab cout (692:692:692) (692:692:692))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datad (1182:1182:1182) (1182:1182:1182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cntr1\|counter_cella9.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1596:1596:1596) (1596:1596:1596))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2084:2084:2084) (2084:2084:2084))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (515:515:515) (515:515:515))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1281:1281:1281) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1396:1396:1396) (1396:1396:1396))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1695:1695:1695) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe7a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1810:1810:1810) (1810:1810:1810))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe8a\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (652:652:652))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (785:785:785))
        (PORT datab (1259:1259:1259) (1259:1259:1259))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1282:1282:1282))
        (PORT datab (771:771:771) (771:771:771))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (764:764:764))
        (PORT datab (1578:1578:1578) (1578:1578:1578))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs12a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (524:524:524))
        (PORT datab (758:758:758) (758:758:758))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs13.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1272:1272:1272))
        (PORT datab (1265:1265:1265) (1265:1265:1265))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin combout (679:679:679) (679:679:679))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout (718:718:718) (718:718:718))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\]\~21.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (621:621:621) (621:621:621))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (746:746:746))
        (PORT datab (677:677:677) (677:677:677))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (506:506:506))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe5a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (772:772:772))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~63.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[0\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1184:1184:1184) (1184:1184:1184))
        (PORT datad (1197:1197:1197) (1197:1197:1197))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1735:1735:1735) (1735:1735:1735))
        (PORT datad (2126:2126:2126) (2126:2126:2126))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Equal0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (692:692:692))
        (PORT datab (672:672:672) (672:672:672))
        (PORT datac (725:725:725) (725:725:725))
        (PORT datad (699:699:699) (699:699:699))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Equal0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (723:723:723) (723:723:723))
        (PORT datad (699:699:699) (699:699:699))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|Equal0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (701:701:701))
        (PORT datab (401:401:401) (401:401:401))
        (PORT datac (714:714:714) (714:714:714))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\~38.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1186:1186:1186))
        (PORT datab (1794:1794:1794) (1794:1794:1794))
        (PORT datac (1207:1207:1207) (1207:1207:1207))
        (PORT datad (1261:1261:1261) (1261:1261:1261))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector11\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1339:1339:1339))
        (PORT datab (2270:2270:2270) (2270:2270:2270))
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0000.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1726:1726:1726))
        (PORT datab (2087:2087:2087) (2087:2087:2087))
        (PORT datac (1731:1731:1731) (1731:1731:1731))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0000.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1010.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1651:1651:1651))
        (PORT datac (2110:2110:2110) (2110:2110:2110))
        (PORT datad (1613:1613:1613) (1613:1613:1613))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.1010.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_ref_req\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (538:538:538))
        (PORT datad (1578:1578:1578) (1578:1578:1578))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_ref_req.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1165:1165:1165))
        (PORT datab (1127:1127:1127) (1127:1127:1127))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (1589:1589:1589) (1589:1589:1589))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|sdram_ref_req.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0001.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1344:1344:1344))
        (PORT datab (2264:2264:2264) (2264:2264:2264))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_001\|work_state_r\.0001.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector12\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1286:1286:1286))
        (PORT datab (2531:2531:2531) (2531:2531:2531))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1284:1284:1284) (1284:1284:1284))
        (PORT datac (1324:1324:1324) (1324:1324:1324))
        (PORT datad (1294:1294:1294) (1294:1294:1294))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1252:1252:1252))
        (PORT datab (1285:1285:1285) (1285:1285:1285))
        (PORT datac (1334:1334:1334) (1334:1334:1334))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector20\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1295:1295:1295) (1295:1295:1295))
        (PORT datad (546:546:546) (546:546:546))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr14\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (515:515:515))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr14\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1285:1285:1285))
        (PORT datab (530:530:530) (530:530:530))
        (PORT datac (1250:1250:1250) (1250:1250:1250))
        (PORT datad (537:537:537) (537:537:537))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector20\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (1280:1280:1280) (1280:1280:1280))
        (PORT datac (702:702:702) (702:702:702))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr12\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (795:795:795) (795:795:795))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr14\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr13\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (561:561:561))
        (PORT datab (845:845:845) (845:845:845))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (541:541:541) (541:541:541))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr15\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (536:536:536) (536:536:536))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (1135:1135:1135) (1135:1135:1135))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector20\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1276:1276:1276))
        (PORT datab (1263:1263:1263) (1263:1263:1263))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (1282:1282:1282) (1282:1282:1282))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector14\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1306:1306:1306) (1306:1306:1306))
        (PORT datad (1258:1258:1258) (1258:1258:1258))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector19\~10.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1265:1265:1265))
        (PORT datab (1274:1274:1274) (1274:1274:1274))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|Selector20\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1293:1293:1293))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|sdram_rd_ack\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (864:864:864))
        (PORT datab (819:819:819) (819:819:819))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (1270:1270:1270) (1270:1270:1270))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|sdr_rdackr1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|sdr_rdackr1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|sdr_rdackr2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1759:1759:1759))
        (PORT datac (1759:1759:1759) (1759:1759:1759))
        (PORT datad (1801:1801:1801) (1801:1801:1801))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|sdr_rdackr2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1874:1874:1874) (1874:1874:1874))
        (PORT aclr (4359:4359:4359) (4359:4359:4359))
        (PORT clk (2279:2279:2279) (2279:2279:2279))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[2\]\~76.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1207:1207:1207))
        (PORT datab (1249:1249:1249) (1249:1249:1249))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (1226:1226:1226) (1226:1226:1226))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (506:506:506))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (505:505:505))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal2\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1333:1333:1333))
        (PORT datab (760:760:760) (760:760:760))
        (PORT datac (777:777:777) (777:777:777))
        (PORT datad (1326:1326:1326) (1326:1326:1326))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal2\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (1630:1630:1630) (1630:1630:1630))
        (PORT datac (824:824:824) (824:824:824))
        (PORT datad (802:802:802) (802:802:802))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[16\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[16\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[17\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[17\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|addr\[18\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|addr\[18\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal2\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1281:1281:1281))
        (PORT datab (1255:1255:1255) (1255:1255:1255))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal2\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (800:800:800))
        (PORT datab (1596:1596:1596) (1596:1596:1596))
        (PORT datac (795:795:795) (795:795:795))
        (PORT datad (827:827:827) (827:827:827))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal2\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (707:707:707) (707:707:707))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|Equal2\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (751:751:751))
        (PORT datad (1154:1154:1154) (1154:1154:1154))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wr_done.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1183:1183:1183))
        (PORT datab (1535:1535:1535) (1535:1535:1535))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (1604:1604:1604) (1604:1604:1604))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wr_done.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|always3\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (PORT datab (1818:1818:1818) (1818:1818:1818))
        (PORT datac (785:785:785) (785:785:785))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_wrreqr\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (715:715:715))
        (PORT datab (563:563:563) (563:563:563))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (578:578:578) (578:578:578))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_wrreqr.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (522:522:522))
        (PORT datac (758:758:758) (758:758:758))
        (PORT datad (688:688:688) (688:688:688))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_wrreqr.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|add_sub2\|add_sub_cella\[0\]\~63.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (621:621:621) (621:621:621))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[0\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1316:1316:1316) (1316:1316:1316))
        (PORT datad (1217:1217:1217) (1217:1217:1217))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (753:753:753) (753:753:753))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dffe9a\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (1285:1285:1285) (1285:1285:1285))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|cs10a\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1274:1274:1274) (1274:1274:1274))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|always6\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (579:579:579) (579:579:579))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|always6\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (1816:1816:1816) (1816:1816:1816))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (582:582:582) (582:582:582))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (561:561:561) (561:561:561))
        (PORT datad (1667:1667:1667) (1667:1667:1667))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (548:548:548))
        (PORT datab (775:775:775) (775:775:775))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (496:496:496))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (538:538:538))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1981:1981:1981))
        (PORT d[1] (2011:2011:2011) (2011:2011:2011))
        (PORT d[2] (1990:1990:1990) (1990:1990:1990))
        (PORT d[3] (1978:1978:1978) (1978:1978:1978))
        (PORT d[4] (2015:2015:2015) (2015:2015:2015))
        (PORT d[5] (1997:1997:1997) (1997:1997:1997))
        (PORT d[6] (1986:1986:1986) (1986:1986:1986))
        (PORT d[7] (2020:2020:2020) (2020:2020:2020))
        (PORT d[8] (1827:1827:1827) (1827:1827:1827))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2845:2845:2845) (2845:2845:2845))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2843:2843:2843))
        (PORT d[1] (2288:2288:2288) (2288:2288:2288))
        (PORT d[2] (2285:2285:2285) (2285:2285:2285))
        (PORT d[3] (3328:3328:3328) (3328:3328:3328))
        (PORT d[4] (2294:2294:2294) (2294:2294:2294))
        (PORT d[5] (3308:3308:3308) (3308:3308:3308))
        (PORT d[6] (2818:2818:2818) (2818:2818:2818))
        (PORT d[7] (2295:2295:2295) (2295:2295:2295))
        (PORT d[8] (3319:3319:3319) (3319:3319:3319))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2845:2845:2845) (2845:2845:2845))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2307:2307:2307))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2845:2845:2845) (2845:2845:2845))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT d[0] (2845:2845:2845) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1778:1778:1778))
        (PORT d[1] (1842:1842:1842) (1842:1842:1842))
        (PORT d[2] (1809:1809:1809) (1809:1809:1809))
        (PORT d[3] (1793:1793:1793) (1793:1793:1793))
        (PORT d[4] (1788:1788:1788) (1788:1788:1788))
        (PORT d[5] (1827:1827:1827) (1827:1827:1827))
        (PORT d[6] (1793:1793:1793) (1793:1793:1793))
        (PORT d[7] (1755:1755:1755) (1755:1755:1755))
        (PORT d[8] (1805:1805:1805) (1805:1805:1805))
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT ena (2570:2570:2570) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (404:404:404))
        (PORT clk (2296:2296:2296) (2296:2296:2296))
        (PORT ena (2540:2540:2540) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT d[0] (2570:2570:2570) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dlink.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1276:1276:1276))
        (PORT datab (1563:1563:1563) (1563:1563:1563))
        (PORT datac (1581:1581:1581) (1581:1581:1581))
        (PORT datad (1570:1570:1570) (1570:1570:1570))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dlink.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1542:1542:1542) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1657:1657:1657) (1657:1657:1657))
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1108:1108:1108) (1108:1108:1108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1543:1543:1543) (1543:1543:1543))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1524:1524:1524) (1524:1524:1524))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2114:2114:2114) (2114:2114:2114))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1119:1119:1119) (1119:1119:1119))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1700:1700:1700) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1815:1815:1815) (1815:1815:1815))
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1401:1401:1401) (1401:1401:1401))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1549:1549:1549) (1549:1549:1549))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1667:1667:1667) (1667:1667:1667))
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_datagene\|wrf_dinr\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_datagene\|wrf_dinr\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2024:2024:2024))
        (PORT d[1] (2021:2021:2021) (2021:2021:2021))
        (PORT d[2] (1987:1987:1987) (1987:1987:1987))
        (PORT d[3] (2003:2003:2003) (2003:2003:2003))
        (PORT d[4] (1995:1995:1995) (1995:1995:1995))
        (PORT d[5] (2014:2014:2014) (2014:2014:2014))
        (PORT d[6] (2034:2034:2034) (2034:2034:2034))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2409:2409:2409) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2303:2303:2303))
        (PORT d[1] (2301:2301:2301) (2301:2301:2301))
        (PORT d[2] (2783:2783:2783) (2783:2783:2783))
        (PORT d[3] (2702:2702:2702) (2702:2702:2702))
        (PORT d[4] (2305:2305:2305) (2305:2305:2305))
        (PORT d[5] (2284:2284:2284) (2284:2284:2284))
        (PORT d[6] (2325:2325:2325) (2325:2325:2325))
        (PORT d[7] (2777:2777:2777) (2777:2777:2777))
        (PORT d[8] (2704:2704:2704) (2704:2704:2704))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2409:2409:2409) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1871:1871:1871))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2409:2409:2409) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT d[0] (2409:2409:2409) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2208:2208:2208))
        (PORT d[1] (2234:2234:2234) (2234:2234:2234))
        (PORT d[2] (2354:2354:2354) (2354:2354:2354))
        (PORT d[3] (2263:2263:2263) (2263:2263:2263))
        (PORT d[4] (2717:2717:2717) (2717:2717:2717))
        (PORT d[5] (2245:2245:2245) (2245:2245:2245))
        (PORT d[6] (2289:2289:2289) (2289:2289:2289))
        (PORT d[7] (2211:2211:2211) (2211:2211:2211))
        (PORT d[8] (2253:2253:2253) (2253:2253:2253))
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT ena (2583:2583:2583) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (404:404:404))
        (PORT clk (2296:2296:2296) (2296:2296:2296))
        (PORT ena (2553:2553:2553) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT d[0] (2583:2583:2583) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_wrfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1522:1522:1522) (1522:1522:1522))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4354:4354:4354) (4354:4354:4354))
        (PORT clk (2276:2276:2276) (2276:2276:2276))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1658:1658:1658) (1658:1658:1658))
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2114:2114:2114) (2114:2114:2114))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1546:1546:1546) (1546:1546:1546))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1531:1531:1531) (1531:1531:1531))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1686:1686:1686) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1543:1543:1543) (1543:1543:1543))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1815:1815:1815) (1815:1815:1815))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_din\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr15\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (597:597:597))
        (PORT datab (538:538:538) (538:538:538))
        (PORT datac (596:596:596) (596:596:596))
        (PORT datad (790:790:790) (790:790:790))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr15.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (554:554:554))
        (PORT datab (1424:1424:1424) (1424:1424:1424))
        (PORT datac (1277:1277:1277) (1277:1277:1277))
        (PORT datad (1201:1201:1201) (1201:1201:1201))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1214:1214:1214))
        (PORT datab (1233:1233:1233) (1233:1233:1233))
        (PORT datac (1291:1291:1291) (1291:1291:1291))
        (PORT datad (1220:1220:1220) (1220:1220:1220))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr12\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (532:532:532))
        (PORT datab (528:528:528) (528:528:528))
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (835:835:835) (835:835:835))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr12.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1190:1190:1190))
        (PORT datab (1188:1188:1188) (1188:1188:1188))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (766:766:766) (766:766:766))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr15\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1268:1268:1268) (1268:1268:1268))
        (PORT datad (1244:1244:1244) (1244:1244:1244))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[6\]\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (766:766:766))
        (PORT datab (1123:1123:1123) (1123:1123:1123))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr13\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1619:1619:1619))
        (PORT datab (1204:1204:1204) (1204:1204:1204))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr11\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (592:592:592))
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (1235:1235:1235) (1235:1235:1235))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (537:537:537))
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (1441:1441:1441) (1441:1441:1441))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr14\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1299:1299:1299) (1299:1299:1299))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_001\|WideOr14\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1307:1307:1307))
        (PORT datab (1147:1147:1147) (1147:1147:1147))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (725:725:725) (725:725:725))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[6\]\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1274:1274:1274))
        (PORT datab (1281:1281:1281) (1281:1281:1281))
        (PORT datac (1589:1589:1589) (1589:1589:1589))
        (PORT datad (1365:1365:1365) (1365:1365:1365))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1614:1614:1614))
        (PORT datac (1221:1221:1221) (1221:1221:1221))
        (PORT datad (1267:1267:1267) (1267:1267:1267))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|WideOr0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1213:1213:1213))
        (PORT datab (1237:1237:1237) (1237:1237:1237))
        (PORT datac (1294:1294:1294) (1294:1294:1294))
        (PORT datad (1221:1221:1221) (1221:1221:1221))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector12\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1730:1730:1730) (1730:1730:1730))
        (PORT datab (1284:1284:1284) (1284:1284:1284))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (1369:1369:1369) (1369:1369:1369))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1620:1620:1620))
        (PORT datab (1246:1246:1246) (1246:1246:1246))
        (PORT datac (1225:1225:1225) (1225:1225:1225))
        (PORT datad (1272:1272:1272) (1272:1272:1272))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|always2\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1138:1138:1138))
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector13\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1728:1728:1728))
        (PORT datab (1281:1281:1281) (1281:1281:1281))
        (PORT datac (1291:1291:1291) (1291:1291:1291))
        (PORT datad (1365:1365:1365) (1365:1365:1365))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1241:1241:1241))
        (PORT datab (778:778:778) (778:778:778))
        (PORT datac (1537:1537:1537) (1537:1537:1537))
        (PORT datad (1278:1278:1278) (1278:1278:1278))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_cmd_r\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector15\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1723:1723:1723))
        (PORT datab (1282:1282:1282) (1282:1282:1282))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (1364:1364:1364) (1364:1364:1364))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|WideOr1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1216:1216:1216))
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (1219:1219:1219) (1219:1219:1219))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (747:747:747) (747:747:747))
        (PORT datac (1265:1265:1265) (1265:1265:1265))
        (PORT datad (1190:1190:1190) (1190:1190:1190))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1250:1250:1250))
        (PORT datab (768:768:768) (768:768:768))
        (PORT datac (786:786:786) (786:786:786))
        (PORT datad (812:812:812) (812:812:812))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_ba_r\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[6\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1223:1223:1223))
        (PORT datac (1232:1232:1232) (1232:1232:1232))
        (PORT datad (1281:1281:1281) (1281:1281:1281))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (753:753:753))
        (PORT datab (1245:1245:1245) (1245:1245:1245))
        (PORT datac (1290:1290:1290) (1290:1290:1290))
        (PORT datad (476:476:476) (476:476:476))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1307:1307:1307))
        (PORT datab (1130:1130:1130) (1130:1130:1130))
        (PORT datac (1277:1277:1277) (1277:1277:1277))
        (PORT datad (481:481:481) (481:481:481))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[2\]\~11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (817:817:817))
        (PORT datab (1591:1591:1591) (1591:1591:1591))
        (PORT datac (1644:1644:1644) (1644:1644:1644))
        (PORT datad (1329:1329:1329) (1329:1329:1329))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector23\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1731:1731:1731))
        (PORT datab (1354:1354:1354) (1354:1354:1354))
        (PORT datac (1315:1315:1315) (1315:1315:1315))
        (PORT datad (1702:1702:1702) (1702:1702:1702))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector23\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1357:1357:1357) (1357:1357:1357))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (1297:1297:1297) (1297:1297:1297))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1608:1608:1608))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (802:802:802) (802:802:802))
        (PORT datad (1180:1180:1180) (1180:1180:1180))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector22\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (803:803:803))
        (PORT datab (1365:1365:1365) (1365:1365:1365))
        (PORT datac (1674:1674:1674) (1674:1674:1674))
        (PORT datad (824:824:824) (824:824:824))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1220:1220:1220))
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\~12.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1229:1229:1229) (1229:1229:1229))
        (PORT datac (1352:1352:1352) (1352:1352:1352))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (425:425:425))
        (PORT datab (1325:1325:1325) (1325:1325:1325))
        (PORT datac (1295:1295:1295) (1295:1295:1295))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\~14.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1364:1364:1364) (1364:1364:1364))
        (PORT datad (1321:1321:1321) (1321:1321:1321))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1266:1266:1266))
        (PORT datab (1259:1259:1259) (1259:1259:1259))
        (PORT datac (1292:1292:1292) (1292:1292:1292))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector21\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1334:1334:1334))
        (PORT datab (1364:1364:1364) (1364:1364:1364))
        (PORT datac (1675:1675:1675) (1675:1675:1675))
        (PORT datad (799:799:799) (799:799:799))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (816:816:816))
        (PORT datab (1231:1231:1231) (1231:1231:1231))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (1327:1327:1327) (1327:1327:1327))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector20\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1299:1299:1299))
        (PORT datab (1631:1631:1631) (1631:1631:1631))
        (PORT datac (828:828:828) (828:828:828))
        (PORT datad (1381:1381:1381) (1381:1381:1381))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (811:811:811))
        (PORT datab (1215:1215:1215) (1215:1215:1215))
        (PORT datac (788:788:788) (788:788:788))
        (PORT datad (1328:1328:1328) (1328:1328:1328))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (1166:1166:1166) (1166:1166:1166))
        (PORT datac (801:801:801) (801:801:801))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1186:1186:1186))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (793:793:793) (793:793:793))
        (PORT datad (1185:1185:1185) (1185:1185:1185))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|Selector17\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datab (1274:1274:1274) (1274:1274:1274))
        (PORT datac (1335:1335:1335) (1335:1335:1335))
        (PORT datad (1702:1702:1702) (1702:1702:1702))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (1349:1349:1349) (1349:1349:1349))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (1717:1717:1717) (1717:1717:1717))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1171:1171:1171))
        (PORT datab (1171:1171:1171) (1171:1171:1171))
        (PORT datac (792:792:792) (792:792:792))
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_002\|sdram_addr_r\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|LessThan0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1372:1372:1372))
        (PORT datac (1351:1351:1351) (1351:1351:1351))
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|always2\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1322:1322:1322))
        (PORT datab (1271:1271:1271) (1271:1271:1271))
        (PORT datac (1162:1162:1162) (1162:1162:1162))
        (PORT datad (1574:1574:1574) (1574:1574:1574))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|always2\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1282:1282:1282))
        (PORT datab (1223:1223:1223) (1223:1223:1223))
        (PORT datac (1672:1672:1672) (1672:1672:1672))
        (PORT datad (1243:1243:1243) (1243:1243:1243))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11070:11070:11070) (11070:11070:11070))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11153:11153:11153) (11153:11153:11153))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (11457:11457:11457) (11457:11457:11457))
        (IOPATH datab regin (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (11482:11482:11482) (11482:11482:11482))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (11401:11401:11401) (11401:11401:11401))
        (IOPATH datab regin (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (11851:11851:11851) (11851:11851:11851))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (11966:11966:11966) (11966:11966:11966))
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11243:11243:11243) (11243:11243:11243))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11162:11162:11162) (11162:11162:11162))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11249:11249:11249) (11249:11249:11249))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1786:1786:1786))
        (PORT d[1] (1801:1801:1801) (1801:1801:1801))
        (PORT d[2] (1806:1806:1806) (1806:1806:1806))
        (PORT d[3] (1784:1784:1784) (1784:1784:1784))
        (PORT d[4] (1817:1817:1817) (1817:1817:1817))
        (PORT d[5] (1818:1818:1818) (1818:1818:1818))
        (PORT d[6] (1787:1787:1787) (1787:1787:1787))
        (PORT d[7] (1807:1807:1807) (1807:1807:1807))
        (PORT d[8] (1808:1808:1808) (1808:1808:1808))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2447:2447:2447) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2597:2597:2597))
        (PORT d[1] (2670:2670:2670) (2670:2670:2670))
        (PORT d[2] (2203:2203:2203) (2203:2203:2203))
        (PORT d[3] (2601:2601:2601) (2601:2601:2601))
        (PORT d[4] (2226:2226:2226) (2226:2226:2226))
        (PORT d[5] (2225:2225:2225) (2225:2225:2225))
        (PORT d[6] (2255:2255:2255) (2255:2255:2255))
        (PORT d[7] (2540:2540:2540) (2540:2540:2540))
        (PORT d[8] (2284:2284:2284) (2284:2284:2284))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2447:2447:2447) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1909:1909:1909))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (2447:2447:2447) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT d[0] (2447:2447:2447) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2228:2228:2228))
        (PORT d[1] (2206:2206:2206) (2206:2206:2206))
        (PORT d[2] (1817:1817:1817) (1817:1817:1817))
        (PORT d[3] (1817:1817:1817) (1817:1817:1817))
        (PORT d[4] (2202:2202:2202) (2202:2202:2202))
        (PORT d[5] (2230:2230:2230) (2230:2230:2230))
        (PORT d[6] (1815:1815:1815) (1815:1815:1815))
        (PORT d[7] (1788:1788:1788) (1788:1788:1788))
        (PORT d[8] (2264:2264:2264) (2264:2264:2264))
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT ena (2757:2757:2757) (2757:2757:2757))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (404:404:404))
        (PORT clk (2296:2296:2296) (2296:2296:2296))
        (PORT ena (2727:2727:2727) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT d[0] (2757:2757:2757) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|rs232_tx_r\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (781:781:781))
        (PORT datab (785:785:785) (785:785:785))
        (PORT datac (1824:1824:1824) (1824:1824:1824))
        (PORT datad (881:881:881) (881:881:881))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|num\[0\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (1661:1661:1661) (1661:1661:1661))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|rs232_tx_r\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (745:745:745))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (711:711:711) (711:711:711))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|rs232_tx_r\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1490:1490:1490) (1490:1490:1490))
        (PORT datac (1559:1559:1559) (1559:1559:1559))
        (PORT datad (877:877:877) (877:877:877))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|rs232_tx_r\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1535:1535:1535))
        (PORT datab (790:790:790) (790:790:790))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (878:878:878) (878:878:878))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|Mux0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2145:2145:2145))
        (PORT datab (1526:1526:1526) (1526:1526:1526))
        (PORT datac (827:827:827) (827:827:827))
        (PORT datad (878:878:878) (878:878:878))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|Mux0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1824:1824:1824) (1824:1824:1824))
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (1524:1524:1524) (1524:1524:1524))
        (PORT datad (879:879:879) (879:879:879))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|rs232_tx_r\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (781:781:781))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (714:714:714) (714:714:714))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_uartctrl\|uut_tx\|rs232_tx_r.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_uartctrl\|uut_tx\|rs232_tx_r.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4397:4397:4397) (4397:4397:4397))
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (11217:11217:11217) (11217:11217:11217))
        (IOPATH datab regin (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (11423:11423:11423) (11423:11423:11423))
        (IOPATH datab regin (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (10915:10915:10915) (10915:10915:10915))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (11241:11241:11241) (11241:11241:11241))
        (IOPATH datab regin (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11276:11276:11276) (11276:11276:11276))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (11403:11403:11403) (11403:11403:11403))
        (IOPATH datab regin (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (11018:11018:11018) (11018:11018:11018))
        (IOPATH dataa regin (738:738:738) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE uut_sdramtop\|module_003\|sdr_dout\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4382:4382:4382) (4382:4382:4382))
        (PORT clk (2304:2304:2304) (2304:2304:2304))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2245:2245:2245))
        (PORT d[1] (2247:2247:2247) (2247:2247:2247))
        (PORT d[2] (2239:2239:2239) (2239:2239:2239))
        (PORT d[3] (2269:2269:2269) (2269:2269:2269))
        (PORT d[4] (2235:2235:2235) (2235:2235:2235))
        (PORT d[5] (2239:2239:2239) (2239:2239:2239))
        (PORT d[6] (2238:2238:2238) (2238:2238:2238))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (1953:1953:1953) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2124:2124:2124))
        (PORT d[1] (2183:2183:2183) (2183:2183:2183))
        (PORT d[2] (1809:1809:1809) (1809:1809:1809))
        (PORT d[3] (2175:2175:2175) (2175:2175:2175))
        (PORT d[4] (2171:2171:2171) (2171:2171:2171))
        (PORT d[5] (2190:2190:2190) (2190:2190:2190))
        (PORT d[6] (2188:2188:2188) (2188:2188:2188))
        (PORT d[7] (2153:2153:2153) (2153:2153:2153))
        (PORT d[8] (2177:2177:2177) (2177:2177:2177))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (1953:1953:1953) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1415:1415:1415))
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT ena (1953:1953:1953) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2329:2329:2329))
        (PORT d[0] (1953:1953:1953) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1836:1836:1836))
        (PORT d[1] (2194:2194:2194) (2194:2194:2194))
        (PORT d[2] (2250:2250:2250) (2250:2250:2250))
        (PORT d[3] (1784:1784:1784) (1784:1784:1784))
        (PORT d[4] (2234:2234:2234) (2234:2234:2234))
        (PORT d[5] (1825:1825:1825) (1825:1825:1825))
        (PORT d[6] (1816:1816:1816) (1816:1816:1816))
        (PORT d[7] (2225:2225:2225) (2225:2225:2225))
        (PORT d[8] (2683:2683:2683) (2683:2683:2683))
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT ena (2767:2767:2767) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (404:404:404))
        (PORT clk (2296:2296:2296) (2296:2296:2296))
        (PORT ena (2737:2737:2737) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (SETUP ena (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (PORT d[0] (2767:2767:2767) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_sdffifoctrl\|uut_rdfifo\|dcfifo_component\|auto_generated\|sync_fifo\|dpram4\|altsyncram14\|ram_block15a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_clk\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (685:685:685) (685:685:685))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_cke\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1144:1144:1144) (1144:1144:1144))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_cs_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1294:1294:1294) (1294:1294:1294))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_ras_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2103:2103:2103) (2103:2103:2103))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_cas_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2140:2140:2140) (2140:2140:2140))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_we_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2878:2878:2878) (2878:2878:2878))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_ba\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1722:1722:1722) (1722:1722:1722))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_ba\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1747:1747:1747) (1747:1747:1747))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2208:2208:2208) (2208:2208:2208))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2221:2221:2221) (2221:2221:2221))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1401:1401:1401) (1401:1401:1401))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1399:1399:1399) (1399:1399:1399))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2493:2493:2493) (2493:2493:2493))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2478:2478:2478) (2478:2478:2478))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2185:2185:2185) (2185:2185:2185))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2200:2200:2200) (2200:2200:2200))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2053:2053:2053) (2053:2053:2053))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2086:2086:2086) (2086:2086:2086))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1723:1723:1723) (1723:1723:1723))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE sdram_addr\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2152:2152:2152) (2152:2152:2152))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rs232_tx\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2698:2698:2698) (2698:2698:2698))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2151:2151:2151) (2151:2151:2151))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2431:2431:2431) (2431:2431:2431))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2355:2355:2355) (2355:2355:2355))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2367:2367:2367) (2367:2367:2367))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1889:1889:1889) (1889:1889:1889))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2736:2736:2736) (2736:2736:2736))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2138:2138:2138) (2138:2138:2138))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2734:2734:2734) (2734:2734:2734))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2292:2292:2292) (2292:2292:2292))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2244:2244:2244) (2244:2244:2244))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2096:2096:2096) (2096:2096:2096))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2098:2098:2098) (2098:2098:2098))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[12\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2253:2253:2253) (2253:2253:2253))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[13\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2106:2106:2106) (2106:2106:2106))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[14\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2096:2096:2096) (2096:2096:2096))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE rdf_dout\[15\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2302:2302:2302) (2302:2302:2302))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
)
