<stg><name>modulo</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %b_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="48" st_id="10" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="49" st_id="11" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="50" st_id="12" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="51" st_id="13" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="52" st_id="14" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="53" st_id="15" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="54" st_id="16" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="55" st_id="17" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="56" st_id="18" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="57" st_id="19" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="58" st_id="20" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="59" st_id="21" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="60" st_id="22" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="61" st_id="23" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="62" st_id="24" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="63" st_id="25" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="64" st_id="26" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="65" st_id="27" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="66" st_id="28" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="67" st_id="29" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="68" st_id="30" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="69" st_id="31" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="70" st_id="32" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="71" st_id="33" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="72" st_id="34" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="73" st_id="35" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="74" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="76" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="36" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %urem_ln4 = urem i32 %a_read, i32 %b_read

]]></Node>
<StgValue><ssdm name="urem_ln4"/></StgValue>
</operation>

<operation id="81" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32">
<![CDATA[
entry:9 %ret_ln4 = ret i32 %urem_ln4

]]></Node>
<StgValue><ssdm name="ret_ln4"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="117" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="118" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="120" from="_ssdm_op_Read.ap_auto.i32" to="b_read" fromId="119" toId="37">
</dataflow>
<dataflow id="121" from="b" to="b_read" fromId="118" toId="37">
</dataflow>
<dataflow id="122" from="_ssdm_op_Read.ap_auto.i32" to="a_read" fromId="119" toId="38">
</dataflow>
<dataflow id="123" from="a" to="a_read" fromId="117" toId="38">
</dataflow>
<dataflow id="124" from="a_read" to="urem_ln4" fromId="38" toId="39">
</dataflow>
<dataflow id="125" from="b_read" to="urem_ln4" fromId="37" toId="39">
</dataflow>
<dataflow id="126" from="a_read" to="urem_ln4" fromId="38" toId="40">
</dataflow>
<dataflow id="127" from="b_read" to="urem_ln4" fromId="37" toId="40">
</dataflow>
<dataflow id="128" from="a_read" to="urem_ln4" fromId="38" toId="41">
</dataflow>
<dataflow id="129" from="b_read" to="urem_ln4" fromId="37" toId="41">
</dataflow>
<dataflow id="130" from="a_read" to="urem_ln4" fromId="38" toId="42">
</dataflow>
<dataflow id="131" from="b_read" to="urem_ln4" fromId="37" toId="42">
</dataflow>
<dataflow id="132" from="a_read" to="urem_ln4" fromId="38" toId="43">
</dataflow>
<dataflow id="133" from="b_read" to="urem_ln4" fromId="37" toId="43">
</dataflow>
<dataflow id="134" from="a_read" to="urem_ln4" fromId="38" toId="44">
</dataflow>
<dataflow id="135" from="b_read" to="urem_ln4" fromId="37" toId="44">
</dataflow>
<dataflow id="136" from="a_read" to="urem_ln4" fromId="38" toId="45">
</dataflow>
<dataflow id="137" from="b_read" to="urem_ln4" fromId="37" toId="45">
</dataflow>
<dataflow id="138" from="a_read" to="urem_ln4" fromId="38" toId="46">
</dataflow>
<dataflow id="139" from="b_read" to="urem_ln4" fromId="37" toId="46">
</dataflow>
<dataflow id="140" from="a_read" to="urem_ln4" fromId="38" toId="47">
</dataflow>
<dataflow id="141" from="b_read" to="urem_ln4" fromId="37" toId="47">
</dataflow>
<dataflow id="142" from="a_read" to="urem_ln4" fromId="38" toId="48">
</dataflow>
<dataflow id="143" from="b_read" to="urem_ln4" fromId="37" toId="48">
</dataflow>
<dataflow id="144" from="a_read" to="urem_ln4" fromId="38" toId="49">
</dataflow>
<dataflow id="145" from="b_read" to="urem_ln4" fromId="37" toId="49">
</dataflow>
<dataflow id="146" from="a_read" to="urem_ln4" fromId="38" toId="50">
</dataflow>
<dataflow id="147" from="b_read" to="urem_ln4" fromId="37" toId="50">
</dataflow>
<dataflow id="148" from="a_read" to="urem_ln4" fromId="38" toId="51">
</dataflow>
<dataflow id="149" from="b_read" to="urem_ln4" fromId="37" toId="51">
</dataflow>
<dataflow id="150" from="a_read" to="urem_ln4" fromId="38" toId="52">
</dataflow>
<dataflow id="151" from="b_read" to="urem_ln4" fromId="37" toId="52">
</dataflow>
<dataflow id="152" from="a_read" to="urem_ln4" fromId="38" toId="53">
</dataflow>
<dataflow id="153" from="b_read" to="urem_ln4" fromId="37" toId="53">
</dataflow>
<dataflow id="154" from="a_read" to="urem_ln4" fromId="38" toId="54">
</dataflow>
<dataflow id="155" from="b_read" to="urem_ln4" fromId="37" toId="54">
</dataflow>
<dataflow id="156" from="a_read" to="urem_ln4" fromId="38" toId="55">
</dataflow>
<dataflow id="157" from="b_read" to="urem_ln4" fromId="37" toId="55">
</dataflow>
<dataflow id="158" from="a_read" to="urem_ln4" fromId="38" toId="56">
</dataflow>
<dataflow id="159" from="b_read" to="urem_ln4" fromId="37" toId="56">
</dataflow>
<dataflow id="160" from="a_read" to="urem_ln4" fromId="38" toId="57">
</dataflow>
<dataflow id="161" from="b_read" to="urem_ln4" fromId="37" toId="57">
</dataflow>
<dataflow id="162" from="a_read" to="urem_ln4" fromId="38" toId="58">
</dataflow>
<dataflow id="163" from="b_read" to="urem_ln4" fromId="37" toId="58">
</dataflow>
<dataflow id="164" from="a_read" to="urem_ln4" fromId="38" toId="59">
</dataflow>
<dataflow id="165" from="b_read" to="urem_ln4" fromId="37" toId="59">
</dataflow>
<dataflow id="166" from="a_read" to="urem_ln4" fromId="38" toId="60">
</dataflow>
<dataflow id="167" from="b_read" to="urem_ln4" fromId="37" toId="60">
</dataflow>
<dataflow id="168" from="a_read" to="urem_ln4" fromId="38" toId="61">
</dataflow>
<dataflow id="169" from="b_read" to="urem_ln4" fromId="37" toId="61">
</dataflow>
<dataflow id="170" from="a_read" to="urem_ln4" fromId="38" toId="62">
</dataflow>
<dataflow id="171" from="b_read" to="urem_ln4" fromId="37" toId="62">
</dataflow>
<dataflow id="172" from="a_read" to="urem_ln4" fromId="38" toId="63">
</dataflow>
<dataflow id="173" from="b_read" to="urem_ln4" fromId="37" toId="63">
</dataflow>
<dataflow id="174" from="a_read" to="urem_ln4" fromId="38" toId="64">
</dataflow>
<dataflow id="175" from="b_read" to="urem_ln4" fromId="37" toId="64">
</dataflow>
<dataflow id="176" from="a_read" to="urem_ln4" fromId="38" toId="65">
</dataflow>
<dataflow id="177" from="b_read" to="urem_ln4" fromId="37" toId="65">
</dataflow>
<dataflow id="178" from="a_read" to="urem_ln4" fromId="38" toId="66">
</dataflow>
<dataflow id="179" from="b_read" to="urem_ln4" fromId="37" toId="66">
</dataflow>
<dataflow id="180" from="a_read" to="urem_ln4" fromId="38" toId="67">
</dataflow>
<dataflow id="181" from="b_read" to="urem_ln4" fromId="37" toId="67">
</dataflow>
<dataflow id="182" from="a_read" to="urem_ln4" fromId="38" toId="68">
</dataflow>
<dataflow id="183" from="b_read" to="urem_ln4" fromId="37" toId="68">
</dataflow>
<dataflow id="184" from="a_read" to="urem_ln4" fromId="38" toId="69">
</dataflow>
<dataflow id="185" from="b_read" to="urem_ln4" fromId="37" toId="69">
</dataflow>
<dataflow id="186" from="a_read" to="urem_ln4" fromId="38" toId="70">
</dataflow>
<dataflow id="187" from="b_read" to="urem_ln4" fromId="37" toId="70">
</dataflow>
<dataflow id="188" from="a_read" to="urem_ln4" fromId="38" toId="71">
</dataflow>
<dataflow id="189" from="b_read" to="urem_ln4" fromId="37" toId="71">
</dataflow>
<dataflow id="190" from="a_read" to="urem_ln4" fromId="38" toId="72">
</dataflow>
<dataflow id="191" from="b_read" to="urem_ln4" fromId="37" toId="72">
</dataflow>
<dataflow id="192" from="a_read" to="urem_ln4" fromId="38" toId="73">
</dataflow>
<dataflow id="193" from="b_read" to="urem_ln4" fromId="37" toId="73">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="194" toId="74">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specbitsmap_ln0" fromId="196" toId="74">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="198" toId="75">
</dataflow>
<dataflow id="201" from="empty_1" to="spectopmodule_ln3" fromId="200" toId="75">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="194" toId="76">
</dataflow>
<dataflow id="203" from="a" to="specbitsmap_ln0" fromId="117" toId="76">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="204" toId="77">
</dataflow>
<dataflow id="206" from="a" to="specinterface_ln0" fromId="117" toId="77">
</dataflow>
<dataflow id="208" from="empty" to="specinterface_ln0" fromId="207" toId="77">
</dataflow>
<dataflow id="209" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="210" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="212" from="empty_0" to="specinterface_ln0" fromId="211" toId="77">
</dataflow>
<dataflow id="213" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="214" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="215" from="empty_0" to="specinterface_ln0" fromId="211" toId="77">
</dataflow>
<dataflow id="216" from="empty_0" to="specinterface_ln0" fromId="211" toId="77">
</dataflow>
<dataflow id="217" from="empty_0" to="specinterface_ln0" fromId="211" toId="77">
</dataflow>
<dataflow id="218" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="219" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="220" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="221" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="222" from="empty_0" to="specinterface_ln0" fromId="211" toId="77">
</dataflow>
<dataflow id="223" from="empty_0" to="specinterface_ln0" fromId="211" toId="77">
</dataflow>
<dataflow id="225" from="StgValue_224" to="specinterface_ln0" fromId="224" toId="77">
</dataflow>
<dataflow id="226" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="77">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="194" toId="78">
</dataflow>
<dataflow id="228" from="b" to="specbitsmap_ln0" fromId="118" toId="78">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="204" toId="79">
</dataflow>
<dataflow id="230" from="b" to="specinterface_ln0" fromId="118" toId="79">
</dataflow>
<dataflow id="231" from="empty" to="specinterface_ln0" fromId="207" toId="79">
</dataflow>
<dataflow id="232" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="233" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="234" from="empty_0" to="specinterface_ln0" fromId="211" toId="79">
</dataflow>
<dataflow id="235" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="236" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="237" from="empty_0" to="specinterface_ln0" fromId="211" toId="79">
</dataflow>
<dataflow id="238" from="empty_0" to="specinterface_ln0" fromId="211" toId="79">
</dataflow>
<dataflow id="239" from="empty_0" to="specinterface_ln0" fromId="211" toId="79">
</dataflow>
<dataflow id="240" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="241" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="242" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="243" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="244" from="empty_0" to="specinterface_ln0" fromId="211" toId="79">
</dataflow>
<dataflow id="245" from="empty_0" to="specinterface_ln0" fromId="211" toId="79">
</dataflow>
<dataflow id="246" from="StgValue_224" to="specinterface_ln0" fromId="224" toId="79">
</dataflow>
<dataflow id="247" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="79">
</dataflow>
<dataflow id="248" from="a_read" to="urem_ln4" fromId="38" toId="80">
</dataflow>
<dataflow id="249" from="b_read" to="urem_ln4" fromId="37" toId="80">
</dataflow>
<dataflow id="250" from="urem_ln4" to="ret_ln4" fromId="80" toId="81">
</dataflow>
</dataflows>


</stg>
