{"vcs1":{"timestamp_begin":1737283275.743544535, "rt":0.20, "ut":0.08, "st":0.08}}
{"vcselab":{"timestamp_begin":1737283276.027520180, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737283276.269787148, "rt":0.17, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737283275.503569583}
{"VCS_COMP_START_TIME": 1737283275.503569583}
{"VCS_COMP_END_TIME": 1737283276.510562633}
{"VCS_USER_OPTIONS": "-sverilog memory.sv memory_tb.sv -o sim_mem"}
{"vcs1": {"peak_mem": 261688}}
{"vcselab": {"peak_mem": 133960}}
