#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002be0d425440 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000002be0d48d420_0 .net "PC", 31 0, v000002be0d4861d0_0;  1 drivers
v000002be0d48db00_0 .var "clk", 0 0;
v000002be0d48cd40_0 .net "clkout", 0 0, L_000002be0d420cb0;  1 drivers
v000002be0d48d2e0_0 .net "cycles_consumed", 31 0, v000002be0d48ad30_0;  1 drivers
v000002be0d48cac0_0 .net "regs0", 31 0, L_000002be0d420700;  1 drivers
v000002be0d48d380_0 .net "regs1", 31 0, L_000002be0d420a10;  1 drivers
v000002be0d48cde0_0 .net "regs2", 31 0, L_000002be0d420af0;  1 drivers
v000002be0d48dce0_0 .net "regs3", 31 0, L_000002be0d420e00;  1 drivers
v000002be0d48c2a0_0 .net "regs4", 31 0, L_000002be0d420b60;  1 drivers
v000002be0d48e000_0 .net "regs5", 31 0, L_000002be0d420e70;  1 drivers
v000002be0d48c5c0_0 .var "rst", 0 0;
S_000002be0d3a5d40 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000002be0d425440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002be0d428980 .param/l "RType" 0 4 2, C4<000000>;
P_000002be0d4289b8 .param/l "add" 0 4 5, C4<100000>;
P_000002be0d4289f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002be0d428a28 .param/l "addu" 0 4 5, C4<100001>;
P_000002be0d428a60 .param/l "and_" 0 4 5, C4<100100>;
P_000002be0d428a98 .param/l "andi" 0 4 8, C4<001100>;
P_000002be0d428ad0 .param/l "beq" 0 4 10, C4<000100>;
P_000002be0d428b08 .param/l "bne" 0 4 10, C4<000101>;
P_000002be0d428b40 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002be0d428b78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002be0d428bb0 .param/l "j" 0 4 12, C4<000010>;
P_000002be0d428be8 .param/l "jal" 0 4 12, C4<000011>;
P_000002be0d428c20 .param/l "jr" 0 4 6, C4<001000>;
P_000002be0d428c58 .param/l "lw" 0 4 8, C4<100011>;
P_000002be0d428c90 .param/l "nor_" 0 4 5, C4<100111>;
P_000002be0d428cc8 .param/l "or_" 0 4 5, C4<100101>;
P_000002be0d428d00 .param/l "ori" 0 4 8, C4<001101>;
P_000002be0d428d38 .param/l "sgt" 0 4 6, C4<101011>;
P_000002be0d428d70 .param/l "sll" 0 4 6, C4<000000>;
P_000002be0d428da8 .param/l "slt" 0 4 5, C4<101010>;
P_000002be0d428de0 .param/l "slti" 0 4 8, C4<101010>;
P_000002be0d428e18 .param/l "srl" 0 4 6, C4<000010>;
P_000002be0d428e50 .param/l "sub" 0 4 5, C4<100010>;
P_000002be0d428e88 .param/l "subu" 0 4 5, C4<100011>;
P_000002be0d428ec0 .param/l "sw" 0 4 8, C4<101011>;
P_000002be0d428ef8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002be0d428f30 .param/l "xori" 0 4 8, C4<001110>;
L_000002be0d420460 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d420930 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d420c40 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d4205b0 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d420770 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d420d20 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d4209a0 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d420620 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d420cb0 .functor OR 1, v000002be0d48db00_0, v000002be0d4191f0_0, C4<0>, C4<0>;
L_000002be0d420d90 .functor OR 1, L_000002be0d48d6a0, L_000002be0d48d920, C4<0>, C4<0>;
L_000002be0d421180 .functor AND 1, L_000002be0d4e8ba0, L_000002be0d4e8ec0, C4<1>, C4<1>;
L_000002be0d4207e0 .functor NOT 1, v000002be0d48c5c0_0, C4<0>, C4<0>, C4<0>;
L_000002be0d420bd0 .functor OR 1, L_000002be0d4e8d80, L_000002be0d4e9140, C4<0>, C4<0>;
L_000002be0d420ee0 .functor OR 1, L_000002be0d420bd0, L_000002be0d4e8e20, C4<0>, C4<0>;
L_000002be0d420f50 .functor OR 1, L_000002be0d4e95a0, L_000002be0d4e90a0, C4<0>, C4<0>;
L_000002be0d420fc0 .functor AND 1, L_000002be0d4e9820, L_000002be0d420f50, C4<1>, C4<1>;
L_000002be0d4210a0 .functor OR 1, L_000002be0d4e91e0, L_000002be0d4e9280, C4<0>, C4<0>;
L_000002be0d421260 .functor AND 1, L_000002be0d4e9dc0, L_000002be0d4210a0, C4<1>, C4<1>;
L_000002be0d3dbb30 .functor NOT 1, L_000002be0d420cb0, C4<0>, C4<0>, C4<0>;
v000002be0d487f30_0 .net "ALUOp", 3 0, v000002be0d4189d0_0;  1 drivers
v000002be0d487fd0_0 .net "ALUResult", 31 0, v000002be0d43b0c0_0;  1 drivers
v000002be0d4864f0_0 .net "ALUSrc", 0 0, v000002be0d419e70_0;  1 drivers
v000002be0d486a90_0 .net "ALUin2", 31 0, L_000002be0d4e9b40;  1 drivers
v000002be0d486e50_0 .net "MemReadEn", 0 0, v000002be0d4187f0_0;  1 drivers
v000002be0d487030_0 .net "MemWriteEn", 0 0, v000002be0d418890_0;  1 drivers
v000002be0d4877b0_0 .net "MemtoReg", 0 0, v000002be0d4195b0_0;  1 drivers
v000002be0d487670_0 .net "PC", 31 0, v000002be0d4861d0_0;  alias, 1 drivers
v000002be0d487e90_0 .net "PCPlus1", 31 0, L_000002be0d48da60;  1 drivers
v000002be0d4869f0_0 .net "PCsrc", 1 0, v000002be0d43b700_0;  1 drivers
v000002be0d486bd0_0 .net "RegDst", 0 0, v000002be0d418cf0_0;  1 drivers
v000002be0d486630_0 .net "RegWriteEn", 0 0, v000002be0d418e30_0;  1 drivers
v000002be0d486c70_0 .net "WriteRegister", 4 0, L_000002be0d4e81a0;  1 drivers
v000002be0d487a30_0 .net *"_ivl_0", 0 0, L_000002be0d420460;  1 drivers
L_000002be0d490180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002be0d487530_0 .net/2u *"_ivl_10", 4 0, L_000002be0d490180;  1 drivers
L_000002be0d490570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d487850_0 .net *"_ivl_101", 15 0, L_000002be0d490570;  1 drivers
v000002be0d487210_0 .net *"_ivl_102", 31 0, L_000002be0d4e98c0;  1 drivers
L_000002be0d4905b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d486770_0 .net *"_ivl_105", 25 0, L_000002be0d4905b8;  1 drivers
L_000002be0d490600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d487d50_0 .net/2u *"_ivl_106", 31 0, L_000002be0d490600;  1 drivers
v000002be0d4868b0_0 .net *"_ivl_108", 0 0, L_000002be0d4e8ba0;  1 drivers
L_000002be0d490648 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002be0d486950_0 .net/2u *"_ivl_110", 5 0, L_000002be0d490648;  1 drivers
v000002be0d486270_0 .net *"_ivl_112", 0 0, L_000002be0d4e8ec0;  1 drivers
v000002be0d487490_0 .net *"_ivl_115", 0 0, L_000002be0d421180;  1 drivers
v000002be0d486310_0 .net *"_ivl_116", 47 0, L_000002be0d4e87e0;  1 drivers
L_000002be0d490690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d486b30_0 .net *"_ivl_119", 15 0, L_000002be0d490690;  1 drivers
L_000002be0d4901c8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002be0d486ef0_0 .net/2u *"_ivl_12", 5 0, L_000002be0d4901c8;  1 drivers
v000002be0d486db0_0 .net *"_ivl_120", 47 0, L_000002be0d4e8c40;  1 drivers
L_000002be0d4906d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d4863b0_0 .net *"_ivl_123", 15 0, L_000002be0d4906d8;  1 drivers
v000002be0d486f90_0 .net *"_ivl_125", 0 0, L_000002be0d4e8b00;  1 drivers
v000002be0d487170_0 .net *"_ivl_126", 31 0, L_000002be0d4e9320;  1 drivers
v000002be0d4870d0_0 .net *"_ivl_128", 47 0, L_000002be0d4e82e0;  1 drivers
v000002be0d4872b0_0 .net *"_ivl_130", 47 0, L_000002be0d4e93c0;  1 drivers
v000002be0d487710_0 .net *"_ivl_132", 47 0, L_000002be0d4e96e0;  1 drivers
v000002be0d487350_0 .net *"_ivl_134", 47 0, L_000002be0d4e9be0;  1 drivers
L_000002be0d490720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002be0d4873f0_0 .net/2u *"_ivl_138", 1 0, L_000002be0d490720;  1 drivers
v000002be0d4875d0_0 .net *"_ivl_14", 0 0, L_000002be0d48dd80;  1 drivers
v000002be0d4878f0_0 .net *"_ivl_140", 0 0, L_000002be0d4e8880;  1 drivers
L_000002be0d490768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002be0d487990_0 .net/2u *"_ivl_142", 1 0, L_000002be0d490768;  1 drivers
v000002be0d487df0_0 .net *"_ivl_144", 0 0, L_000002be0d4e8380;  1 drivers
L_000002be0d4907b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002be0d487b70_0 .net/2u *"_ivl_146", 1 0, L_000002be0d4907b0;  1 drivers
v000002be0d487ad0_0 .net *"_ivl_148", 0 0, L_000002be0d4e9640;  1 drivers
L_000002be0d4907f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002be0d487c10_0 .net/2u *"_ivl_150", 31 0, L_000002be0d4907f8;  1 drivers
L_000002be0d490840 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002be0d4899a0_0 .net/2u *"_ivl_152", 31 0, L_000002be0d490840;  1 drivers
v000002be0d488a00_0 .net *"_ivl_154", 31 0, L_000002be0d4ea040;  1 drivers
v000002be0d489ae0_0 .net *"_ivl_156", 31 0, L_000002be0d4e8ce0;  1 drivers
L_000002be0d490210 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002be0d488fa0_0 .net/2u *"_ivl_16", 4 0, L_000002be0d490210;  1 drivers
v000002be0d489680_0 .net *"_ivl_160", 0 0, L_000002be0d4207e0;  1 drivers
L_000002be0d4908d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d4888c0_0 .net/2u *"_ivl_162", 31 0, L_000002be0d4908d0;  1 drivers
L_000002be0d4909a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002be0d489ea0_0 .net/2u *"_ivl_166", 5 0, L_000002be0d4909a8;  1 drivers
v000002be0d488820_0 .net *"_ivl_168", 0 0, L_000002be0d4e8d80;  1 drivers
L_000002be0d4909f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002be0d489f40_0 .net/2u *"_ivl_170", 5 0, L_000002be0d4909f0;  1 drivers
v000002be0d488320_0 .net *"_ivl_172", 0 0, L_000002be0d4e9140;  1 drivers
v000002be0d489720_0 .net *"_ivl_175", 0 0, L_000002be0d420bd0;  1 drivers
L_000002be0d490a38 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002be0d489fe0_0 .net/2u *"_ivl_176", 5 0, L_000002be0d490a38;  1 drivers
v000002be0d488be0_0 .net *"_ivl_178", 0 0, L_000002be0d4e8e20;  1 drivers
v000002be0d489540_0 .net *"_ivl_181", 0 0, L_000002be0d420ee0;  1 drivers
L_000002be0d490a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d4890e0_0 .net/2u *"_ivl_182", 15 0, L_000002be0d490a80;  1 drivers
v000002be0d489040_0 .net *"_ivl_184", 31 0, L_000002be0d4e86a0;  1 drivers
v000002be0d4883c0_0 .net *"_ivl_187", 0 0, L_000002be0d4e8f60;  1 drivers
v000002be0d4897c0_0 .net *"_ivl_188", 15 0, L_000002be0d4e9e60;  1 drivers
v000002be0d488460_0 .net *"_ivl_19", 4 0, L_000002be0d48dc40;  1 drivers
v000002be0d489e00_0 .net *"_ivl_190", 31 0, L_000002be0d4e9960;  1 drivers
v000002be0d488140_0 .net *"_ivl_194", 31 0, L_000002be0d4e9000;  1 drivers
L_000002be0d490ac8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d488780_0 .net *"_ivl_197", 25 0, L_000002be0d490ac8;  1 drivers
L_000002be0d490b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d488aa0_0 .net/2u *"_ivl_198", 31 0, L_000002be0d490b10;  1 drivers
L_000002be0d490138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002be0d488f00_0 .net/2u *"_ivl_2", 5 0, L_000002be0d490138;  1 drivers
v000002be0d4881e0_0 .net *"_ivl_20", 4 0, L_000002be0d48c980;  1 drivers
v000002be0d488b40_0 .net *"_ivl_200", 0 0, L_000002be0d4e9820;  1 drivers
L_000002be0d490b58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002be0d488e60_0 .net/2u *"_ivl_202", 5 0, L_000002be0d490b58;  1 drivers
v000002be0d488280_0 .net *"_ivl_204", 0 0, L_000002be0d4e95a0;  1 drivers
L_000002be0d490ba0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002be0d4886e0_0 .net/2u *"_ivl_206", 5 0, L_000002be0d490ba0;  1 drivers
v000002be0d489900_0 .net *"_ivl_208", 0 0, L_000002be0d4e90a0;  1 drivers
v000002be0d488500_0 .net *"_ivl_211", 0 0, L_000002be0d420f50;  1 drivers
v000002be0d4885a0_0 .net *"_ivl_213", 0 0, L_000002be0d420fc0;  1 drivers
L_000002be0d490be8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002be0d488640_0 .net/2u *"_ivl_214", 5 0, L_000002be0d490be8;  1 drivers
v000002be0d489180_0 .net *"_ivl_216", 0 0, L_000002be0d4e9a00;  1 drivers
L_000002be0d490c30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002be0d488c80_0 .net/2u *"_ivl_218", 31 0, L_000002be0d490c30;  1 drivers
v000002be0d489c20_0 .net *"_ivl_220", 31 0, L_000002be0d4e9aa0;  1 drivers
v000002be0d488960_0 .net *"_ivl_224", 31 0, L_000002be0d4e9d20;  1 drivers
L_000002be0d490c78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d489220_0 .net *"_ivl_227", 25 0, L_000002be0d490c78;  1 drivers
L_000002be0d490cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d489b80_0 .net/2u *"_ivl_228", 31 0, L_000002be0d490cc0;  1 drivers
v000002be0d4892c0_0 .net *"_ivl_230", 0 0, L_000002be0d4e9dc0;  1 drivers
L_000002be0d490d08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002be0d489860_0 .net/2u *"_ivl_232", 5 0, L_000002be0d490d08;  1 drivers
v000002be0d488d20_0 .net *"_ivl_234", 0 0, L_000002be0d4e91e0;  1 drivers
L_000002be0d490d50 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002be0d489360_0 .net/2u *"_ivl_236", 5 0, L_000002be0d490d50;  1 drivers
v000002be0d488dc0_0 .net *"_ivl_238", 0 0, L_000002be0d4e9280;  1 drivers
v000002be0d489a40_0 .net *"_ivl_24", 0 0, L_000002be0d420c40;  1 drivers
v000002be0d489400_0 .net *"_ivl_241", 0 0, L_000002be0d4210a0;  1 drivers
v000002be0d489cc0_0 .net *"_ivl_243", 0 0, L_000002be0d421260;  1 drivers
L_000002be0d490d98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002be0d4894a0_0 .net/2u *"_ivl_244", 5 0, L_000002be0d490d98;  1 drivers
v000002be0d4895e0_0 .net *"_ivl_246", 0 0, L_000002be0d4e8240;  1 drivers
v000002be0d489d60_0 .net *"_ivl_248", 31 0, L_000002be0d4ec1a0;  1 drivers
L_000002be0d490258 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002be0d48b050_0 .net/2u *"_ivl_26", 4 0, L_000002be0d490258;  1 drivers
v000002be0d48ab50_0 .net *"_ivl_29", 4 0, L_000002be0d48d9c0;  1 drivers
v000002be0d48aa10_0 .net *"_ivl_32", 0 0, L_000002be0d4205b0;  1 drivers
L_000002be0d4902a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002be0d48a790_0 .net/2u *"_ivl_34", 4 0, L_000002be0d4902a0;  1 drivers
v000002be0d48a6f0_0 .net *"_ivl_37", 4 0, L_000002be0d48c340;  1 drivers
v000002be0d48b0f0_0 .net *"_ivl_40", 0 0, L_000002be0d420770;  1 drivers
L_000002be0d4902e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d48b910_0 .net/2u *"_ivl_42", 15 0, L_000002be0d4902e8;  1 drivers
v000002be0d48b2d0_0 .net *"_ivl_45", 15 0, L_000002be0d48c3e0;  1 drivers
v000002be0d48a830_0 .net *"_ivl_48", 0 0, L_000002be0d420d20;  1 drivers
v000002be0d48a1f0_0 .net *"_ivl_5", 5 0, L_000002be0d48de20;  1 drivers
L_000002be0d490330 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d48aab0_0 .net/2u *"_ivl_50", 36 0, L_000002be0d490330;  1 drivers
L_000002be0d490378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d48b4b0_0 .net/2u *"_ivl_52", 31 0, L_000002be0d490378;  1 drivers
v000002be0d48a290_0 .net *"_ivl_55", 4 0, L_000002be0d48cb60;  1 drivers
v000002be0d48a330_0 .net *"_ivl_56", 36 0, L_000002be0d48c660;  1 drivers
v000002be0d48bc30_0 .net *"_ivl_58", 36 0, L_000002be0d48ce80;  1 drivers
v000002be0d48add0_0 .net *"_ivl_62", 0 0, L_000002be0d4209a0;  1 drivers
L_000002be0d4903c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002be0d48b370_0 .net/2u *"_ivl_64", 5 0, L_000002be0d4903c0;  1 drivers
v000002be0d48a510_0 .net *"_ivl_67", 5 0, L_000002be0d48cf20;  1 drivers
v000002be0d48b550_0 .net *"_ivl_70", 0 0, L_000002be0d420620;  1 drivers
L_000002be0d490408 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d48abf0_0 .net/2u *"_ivl_72", 57 0, L_000002be0d490408;  1 drivers
L_000002be0d490450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d48a470_0 .net/2u *"_ivl_74", 31 0, L_000002be0d490450;  1 drivers
v000002be0d48ae70_0 .net *"_ivl_77", 25 0, L_000002be0d48d740;  1 drivers
v000002be0d48bf50_0 .net *"_ivl_78", 57 0, L_000002be0d48cfc0;  1 drivers
v000002be0d48b5f0_0 .net *"_ivl_8", 0 0, L_000002be0d420930;  1 drivers
v000002be0d48baf0_0 .net *"_ivl_80", 57 0, L_000002be0d48d7e0;  1 drivers
L_000002be0d490498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002be0d48a8d0_0 .net/2u *"_ivl_84", 31 0, L_000002be0d490498;  1 drivers
L_000002be0d4904e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002be0d48afb0_0 .net/2u *"_ivl_88", 5 0, L_000002be0d4904e0;  1 drivers
v000002be0d48a5b0_0 .net *"_ivl_90", 0 0, L_000002be0d48d6a0;  1 drivers
L_000002be0d490528 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002be0d48be10_0 .net/2u *"_ivl_92", 5 0, L_000002be0d490528;  1 drivers
v000002be0d48a3d0_0 .net *"_ivl_94", 0 0, L_000002be0d48d920;  1 drivers
v000002be0d48bd70_0 .net *"_ivl_97", 0 0, L_000002be0d420d90;  1 drivers
v000002be0d48ac90_0 .net *"_ivl_98", 47 0, L_000002be0d4e8740;  1 drivers
v000002be0d48bb90_0 .net "adderResult", 31 0, L_000002be0d4e9460;  1 drivers
v000002be0d48a650_0 .net "address", 31 0, L_000002be0d48d880;  1 drivers
v000002be0d48a970_0 .net "clk", 0 0, L_000002be0d420cb0;  alias, 1 drivers
v000002be0d48ad30_0 .var "cycles_consumed", 31 0;
o000002be0d441888 .functor BUFZ 1, C4<z>; HiZ drive
v000002be0d48af10_0 .net "excep_flag", 0 0, o000002be0d441888;  0 drivers
v000002be0d48b190_0 .net "extImm", 31 0, L_000002be0d4e9780;  1 drivers
v000002be0d48b230_0 .net "funct", 5 0, L_000002be0d48ca20;  1 drivers
v000002be0d48b410_0 .net "hlt", 0 0, v000002be0d4191f0_0;  1 drivers
v000002be0d48b870_0 .net "imm", 15 0, L_000002be0d48c700;  1 drivers
v000002be0d48b690_0 .net "immediate", 31 0, L_000002be0d4e9fa0;  1 drivers
v000002be0d48bcd0_0 .net "input_clk", 0 0, v000002be0d48db00_0;  1 drivers
v000002be0d48b730_0 .net "instruction", 31 0, L_000002be0d4e8420;  1 drivers
v000002be0d48b7d0_0 .net "memoryReadData", 31 0, v000002be0d486590_0;  1 drivers
v000002be0d48a150_0 .net "nextPC", 31 0, L_000002be0d4e8560;  1 drivers
v000002be0d48beb0_0 .net "opcode", 5 0, L_000002be0d48c160;  1 drivers
v000002be0d48b9b0_0 .net "rd", 4 0, L_000002be0d48d560;  1 drivers
v000002be0d48ba50_0 .net "readData1", 31 0, L_000002be0d4211f0;  1 drivers
v000002be0d48bff0_0 .net "readData1_w", 31 0, L_000002be0d4ea3a0;  1 drivers
v000002be0d48cca0_0 .net "readData2", 31 0, L_000002be0d420690;  1 drivers
v000002be0d48c200_0 .net "regs0", 31 0, L_000002be0d420700;  alias, 1 drivers
v000002be0d48c8e0_0 .net "regs1", 31 0, L_000002be0d420a10;  alias, 1 drivers
v000002be0d48d100_0 .net "regs2", 31 0, L_000002be0d420af0;  alias, 1 drivers
v000002be0d48d4c0_0 .net "regs3", 31 0, L_000002be0d420e00;  alias, 1 drivers
v000002be0d48cc00_0 .net "regs4", 31 0, L_000002be0d420b60;  alias, 1 drivers
v000002be0d48dba0_0 .net "regs5", 31 0, L_000002be0d420e70;  alias, 1 drivers
v000002be0d48d060_0 .net "rs", 4 0, L_000002be0d48d600;  1 drivers
v000002be0d48dec0_0 .net "rst", 0 0, v000002be0d48c5c0_0;  1 drivers
v000002be0d48c520_0 .net "rt", 4 0, L_000002be0d48c7a0;  1 drivers
v000002be0d48df60_0 .net "shamt", 31 0, L_000002be0d48c840;  1 drivers
v000002be0d48c480_0 .net "wire_instruction", 31 0, L_000002be0d420a80;  1 drivers
v000002be0d48d1a0_0 .net "writeData", 31 0, L_000002be0d4ea9e0;  1 drivers
v000002be0d48d240_0 .net "zero", 0 0, L_000002be0d4ec600;  1 drivers
L_000002be0d48de20 .part L_000002be0d4e8420, 26, 6;
L_000002be0d48c160 .functor MUXZ 6, L_000002be0d48de20, L_000002be0d490138, L_000002be0d420460, C4<>;
L_000002be0d48dd80 .cmp/eq 6, L_000002be0d48c160, L_000002be0d4901c8;
L_000002be0d48dc40 .part L_000002be0d4e8420, 11, 5;
L_000002be0d48c980 .functor MUXZ 5, L_000002be0d48dc40, L_000002be0d490210, L_000002be0d48dd80, C4<>;
L_000002be0d48d560 .functor MUXZ 5, L_000002be0d48c980, L_000002be0d490180, L_000002be0d420930, C4<>;
L_000002be0d48d9c0 .part L_000002be0d4e8420, 21, 5;
L_000002be0d48d600 .functor MUXZ 5, L_000002be0d48d9c0, L_000002be0d490258, L_000002be0d420c40, C4<>;
L_000002be0d48c340 .part L_000002be0d4e8420, 16, 5;
L_000002be0d48c7a0 .functor MUXZ 5, L_000002be0d48c340, L_000002be0d4902a0, L_000002be0d4205b0, C4<>;
L_000002be0d48c3e0 .part L_000002be0d4e8420, 0, 16;
L_000002be0d48c700 .functor MUXZ 16, L_000002be0d48c3e0, L_000002be0d4902e8, L_000002be0d420770, C4<>;
L_000002be0d48cb60 .part L_000002be0d4e8420, 6, 5;
L_000002be0d48c660 .concat [ 5 32 0 0], L_000002be0d48cb60, L_000002be0d490378;
L_000002be0d48ce80 .functor MUXZ 37, L_000002be0d48c660, L_000002be0d490330, L_000002be0d420d20, C4<>;
L_000002be0d48c840 .part L_000002be0d48ce80, 0, 32;
L_000002be0d48cf20 .part L_000002be0d4e8420, 0, 6;
L_000002be0d48ca20 .functor MUXZ 6, L_000002be0d48cf20, L_000002be0d4903c0, L_000002be0d4209a0, C4<>;
L_000002be0d48d740 .part L_000002be0d4e8420, 0, 26;
L_000002be0d48cfc0 .concat [ 26 32 0 0], L_000002be0d48d740, L_000002be0d490450;
L_000002be0d48d7e0 .functor MUXZ 58, L_000002be0d48cfc0, L_000002be0d490408, L_000002be0d420620, C4<>;
L_000002be0d48d880 .part L_000002be0d48d7e0, 0, 32;
L_000002be0d48da60 .arith/sum 32, v000002be0d4861d0_0, L_000002be0d490498;
L_000002be0d48d6a0 .cmp/eq 6, L_000002be0d48c160, L_000002be0d4904e0;
L_000002be0d48d920 .cmp/eq 6, L_000002be0d48c160, L_000002be0d490528;
L_000002be0d4e8740 .concat [ 32 16 0 0], L_000002be0d48d880, L_000002be0d490570;
L_000002be0d4e98c0 .concat [ 6 26 0 0], L_000002be0d48c160, L_000002be0d4905b8;
L_000002be0d4e8ba0 .cmp/eq 32, L_000002be0d4e98c0, L_000002be0d490600;
L_000002be0d4e8ec0 .cmp/eq 6, L_000002be0d48ca20, L_000002be0d490648;
L_000002be0d4e87e0 .concat [ 32 16 0 0], L_000002be0d4211f0, L_000002be0d490690;
L_000002be0d4e8c40 .concat [ 32 16 0 0], v000002be0d4861d0_0, L_000002be0d4906d8;
L_000002be0d4e8b00 .part L_000002be0d48c700, 15, 1;
LS_000002be0d4e9320_0_0 .concat [ 1 1 1 1], L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00;
LS_000002be0d4e9320_0_4 .concat [ 1 1 1 1], L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00;
LS_000002be0d4e9320_0_8 .concat [ 1 1 1 1], L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00;
LS_000002be0d4e9320_0_12 .concat [ 1 1 1 1], L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00;
LS_000002be0d4e9320_0_16 .concat [ 1 1 1 1], L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00;
LS_000002be0d4e9320_0_20 .concat [ 1 1 1 1], L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00;
LS_000002be0d4e9320_0_24 .concat [ 1 1 1 1], L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00;
LS_000002be0d4e9320_0_28 .concat [ 1 1 1 1], L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00, L_000002be0d4e8b00;
LS_000002be0d4e9320_1_0 .concat [ 4 4 4 4], LS_000002be0d4e9320_0_0, LS_000002be0d4e9320_0_4, LS_000002be0d4e9320_0_8, LS_000002be0d4e9320_0_12;
LS_000002be0d4e9320_1_4 .concat [ 4 4 4 4], LS_000002be0d4e9320_0_16, LS_000002be0d4e9320_0_20, LS_000002be0d4e9320_0_24, LS_000002be0d4e9320_0_28;
L_000002be0d4e9320 .concat [ 16 16 0 0], LS_000002be0d4e9320_1_0, LS_000002be0d4e9320_1_4;
L_000002be0d4e82e0 .concat [ 16 32 0 0], L_000002be0d48c700, L_000002be0d4e9320;
L_000002be0d4e93c0 .arith/sum 48, L_000002be0d4e8c40, L_000002be0d4e82e0;
L_000002be0d4e96e0 .functor MUXZ 48, L_000002be0d4e93c0, L_000002be0d4e87e0, L_000002be0d421180, C4<>;
L_000002be0d4e9be0 .functor MUXZ 48, L_000002be0d4e96e0, L_000002be0d4e8740, L_000002be0d420d90, C4<>;
L_000002be0d4e9460 .part L_000002be0d4e9be0, 0, 32;
L_000002be0d4e8880 .cmp/eq 2, v000002be0d43b700_0, L_000002be0d490720;
L_000002be0d4e8380 .cmp/eq 2, v000002be0d43b700_0, L_000002be0d490768;
L_000002be0d4e9640 .cmp/eq 2, v000002be0d43b700_0, L_000002be0d4907b0;
L_000002be0d4ea040 .functor MUXZ 32, L_000002be0d490840, L_000002be0d4907f8, L_000002be0d4e9640, C4<>;
L_000002be0d4e8ce0 .functor MUXZ 32, L_000002be0d4ea040, L_000002be0d4e9460, L_000002be0d4e8380, C4<>;
L_000002be0d4e8560 .functor MUXZ 32, L_000002be0d4e8ce0, L_000002be0d48da60, L_000002be0d4e8880, C4<>;
L_000002be0d4e8420 .functor MUXZ 32, L_000002be0d420a80, L_000002be0d4908d0, L_000002be0d4207e0, C4<>;
L_000002be0d4e8d80 .cmp/eq 6, L_000002be0d48c160, L_000002be0d4909a8;
L_000002be0d4e9140 .cmp/eq 6, L_000002be0d48c160, L_000002be0d4909f0;
L_000002be0d4e8e20 .cmp/eq 6, L_000002be0d48c160, L_000002be0d490a38;
L_000002be0d4e86a0 .concat [ 16 16 0 0], L_000002be0d48c700, L_000002be0d490a80;
L_000002be0d4e8f60 .part L_000002be0d48c700, 15, 1;
LS_000002be0d4e9e60_0_0 .concat [ 1 1 1 1], L_000002be0d4e8f60, L_000002be0d4e8f60, L_000002be0d4e8f60, L_000002be0d4e8f60;
LS_000002be0d4e9e60_0_4 .concat [ 1 1 1 1], L_000002be0d4e8f60, L_000002be0d4e8f60, L_000002be0d4e8f60, L_000002be0d4e8f60;
LS_000002be0d4e9e60_0_8 .concat [ 1 1 1 1], L_000002be0d4e8f60, L_000002be0d4e8f60, L_000002be0d4e8f60, L_000002be0d4e8f60;
LS_000002be0d4e9e60_0_12 .concat [ 1 1 1 1], L_000002be0d4e8f60, L_000002be0d4e8f60, L_000002be0d4e8f60, L_000002be0d4e8f60;
L_000002be0d4e9e60 .concat [ 4 4 4 4], LS_000002be0d4e9e60_0_0, LS_000002be0d4e9e60_0_4, LS_000002be0d4e9e60_0_8, LS_000002be0d4e9e60_0_12;
L_000002be0d4e9960 .concat [ 16 16 0 0], L_000002be0d48c700, L_000002be0d4e9e60;
L_000002be0d4e9780 .functor MUXZ 32, L_000002be0d4e9960, L_000002be0d4e86a0, L_000002be0d420ee0, C4<>;
L_000002be0d4e9000 .concat [ 6 26 0 0], L_000002be0d48c160, L_000002be0d490ac8;
L_000002be0d4e9820 .cmp/eq 32, L_000002be0d4e9000, L_000002be0d490b10;
L_000002be0d4e95a0 .cmp/eq 6, L_000002be0d48ca20, L_000002be0d490b58;
L_000002be0d4e90a0 .cmp/eq 6, L_000002be0d48ca20, L_000002be0d490ba0;
L_000002be0d4e9a00 .cmp/eq 6, L_000002be0d48c160, L_000002be0d490be8;
L_000002be0d4e9aa0 .functor MUXZ 32, L_000002be0d4e9780, L_000002be0d490c30, L_000002be0d4e9a00, C4<>;
L_000002be0d4e9fa0 .functor MUXZ 32, L_000002be0d4e9aa0, L_000002be0d48c840, L_000002be0d420fc0, C4<>;
L_000002be0d4e9d20 .concat [ 6 26 0 0], L_000002be0d48c160, L_000002be0d490c78;
L_000002be0d4e9dc0 .cmp/eq 32, L_000002be0d4e9d20, L_000002be0d490cc0;
L_000002be0d4e91e0 .cmp/eq 6, L_000002be0d48ca20, L_000002be0d490d08;
L_000002be0d4e9280 .cmp/eq 6, L_000002be0d48ca20, L_000002be0d490d50;
L_000002be0d4e8240 .cmp/eq 6, L_000002be0d48c160, L_000002be0d490d98;
L_000002be0d4ec1a0 .functor MUXZ 32, L_000002be0d4211f0, v000002be0d4861d0_0, L_000002be0d4e8240, C4<>;
L_000002be0d4ea3a0 .functor MUXZ 32, L_000002be0d4ec1a0, L_000002be0d420690, L_000002be0d421260, C4<>;
S_000002be0d3a5f90 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002be0d40b9c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002be0d421030 .functor NOT 1, v000002be0d419e70_0, C4<0>, C4<0>, C4<0>;
v000002be0d4186b0_0 .net *"_ivl_0", 0 0, L_000002be0d421030;  1 drivers
v000002be0d419970_0 .net "in1", 31 0, L_000002be0d420690;  alias, 1 drivers
v000002be0d41a2d0_0 .net "in2", 31 0, L_000002be0d4e9fa0;  alias, 1 drivers
v000002be0d418d90_0 .net "out", 31 0, L_000002be0d4e9b40;  alias, 1 drivers
v000002be0d418750_0 .net "s", 0 0, v000002be0d419e70_0;  alias, 1 drivers
L_000002be0d4e9b40 .functor MUXZ 32, L_000002be0d4e9fa0, L_000002be0d420690, L_000002be0d421030, C4<>;
S_000002be0d3bdcf0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002be0d427770 .param/l "RType" 0 4 2, C4<000000>;
P_000002be0d4277a8 .param/l "add" 0 4 5, C4<100000>;
P_000002be0d4277e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002be0d427818 .param/l "addu" 0 4 5, C4<100001>;
P_000002be0d427850 .param/l "and_" 0 4 5, C4<100100>;
P_000002be0d427888 .param/l "andi" 0 4 8, C4<001100>;
P_000002be0d4278c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002be0d4278f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002be0d427930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002be0d427968 .param/l "j" 0 4 12, C4<000010>;
P_000002be0d4279a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002be0d4279d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002be0d427a10 .param/l "lw" 0 4 8, C4<100011>;
P_000002be0d427a48 .param/l "nor_" 0 4 5, C4<100111>;
P_000002be0d427a80 .param/l "or_" 0 4 5, C4<100101>;
P_000002be0d427ab8 .param/l "ori" 0 4 8, C4<001101>;
P_000002be0d427af0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002be0d427b28 .param/l "sll" 0 4 6, C4<000000>;
P_000002be0d427b60 .param/l "slt" 0 4 5, C4<101010>;
P_000002be0d427b98 .param/l "slti" 0 4 8, C4<101010>;
P_000002be0d427bd0 .param/l "srl" 0 4 6, C4<000010>;
P_000002be0d427c08 .param/l "sub" 0 4 5, C4<100010>;
P_000002be0d427c40 .param/l "subu" 0 4 5, C4<100011>;
P_000002be0d427c78 .param/l "sw" 0 4 8, C4<101011>;
P_000002be0d427cb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002be0d427ce8 .param/l "xori" 0 4 8, C4<001110>;
v000002be0d4189d0_0 .var "ALUOp", 3 0;
v000002be0d419e70_0 .var "ALUSrc", 0 0;
v000002be0d4187f0_0 .var "MemReadEn", 0 0;
v000002be0d418890_0 .var "MemWriteEn", 0 0;
v000002be0d4195b0_0 .var "MemtoReg", 0 0;
v000002be0d418cf0_0 .var "RegDst", 0 0;
v000002be0d418e30_0 .var "RegWriteEn", 0 0;
v000002be0d418ed0_0 .net "funct", 5 0, L_000002be0d48ca20;  alias, 1 drivers
v000002be0d4191f0_0 .var "hlt", 0 0;
v000002be0d419a10_0 .net "opcode", 5 0, L_000002be0d48c160;  alias, 1 drivers
v000002be0d419150_0 .net "rst", 0 0, v000002be0d48c5c0_0;  alias, 1 drivers
E_000002be0d40b200 .event anyedge, v000002be0d419150_0, v000002be0d419a10_0, v000002be0d418ed0_0;
S_000002be0d3bde80 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002be0d40ae80 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002be0d420a80 .functor BUFZ 32, L_000002be0d4e9500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002be0d419fb0_0 .net "Data_Out", 31 0, L_000002be0d420a80;  alias, 1 drivers
v000002be0d419650 .array "InstMem", 0 1023, 31 0;
v000002be0d419290_0 .net *"_ivl_0", 31 0, L_000002be0d4e9500;  1 drivers
v000002be0d418f70_0 .net *"_ivl_3", 9 0, L_000002be0d4e8920;  1 drivers
v000002be0d419ab0_0 .net *"_ivl_4", 11 0, L_000002be0d4e89c0;  1 drivers
L_000002be0d490888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002be0d419bf0_0 .net *"_ivl_7", 1 0, L_000002be0d490888;  1 drivers
v000002be0d419c90_0 .net "addr", 31 0, v000002be0d4861d0_0;  alias, 1 drivers
v000002be0d3edd80_0 .var/i "i", 31 0;
L_000002be0d4e9500 .array/port v000002be0d419650, L_000002be0d4e89c0;
L_000002be0d4e8920 .part v000002be0d4861d0_0, 0, 10;
L_000002be0d4e89c0 .concat [ 10 2 0 0], L_000002be0d4e8920, L_000002be0d490888;
S_000002be0d3a5400 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002be0d4211f0 .functor BUFZ 32, L_000002be0d4e84c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002be0d420690 .functor BUFZ 32, L_000002be0d4e8600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002be0d43b340_1 .array/port v000002be0d43b340, 1;
L_000002be0d420700 .functor BUFZ 32, v000002be0d43b340_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002be0d43b340_2 .array/port v000002be0d43b340, 2;
L_000002be0d420a10 .functor BUFZ 32, v000002be0d43b340_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002be0d43b340_3 .array/port v000002be0d43b340, 3;
L_000002be0d420af0 .functor BUFZ 32, v000002be0d43b340_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002be0d43b340_4 .array/port v000002be0d43b340, 4;
L_000002be0d420e00 .functor BUFZ 32, v000002be0d43b340_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002be0d43b340_5 .array/port v000002be0d43b340, 5;
L_000002be0d420b60 .functor BUFZ 32, v000002be0d43b340_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002be0d43b340_6 .array/port v000002be0d43b340, 6;
L_000002be0d420e70 .functor BUFZ 32, v000002be0d43b340_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002be0d43b020_0 .net *"_ivl_0", 31 0, L_000002be0d4e84c0;  1 drivers
v000002be0d43b160_0 .net *"_ivl_10", 6 0, L_000002be0d4e9c80;  1 drivers
L_000002be0d490960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002be0d43c880_0 .net *"_ivl_13", 1 0, L_000002be0d490960;  1 drivers
v000002be0d43b480_0 .net *"_ivl_2", 6 0, L_000002be0d4e8a60;  1 drivers
L_000002be0d490918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002be0d43c4c0_0 .net *"_ivl_5", 1 0, L_000002be0d490918;  1 drivers
v000002be0d43b200_0 .net *"_ivl_8", 31 0, L_000002be0d4e8600;  1 drivers
v000002be0d43bfc0_0 .net "clk", 0 0, L_000002be0d420cb0;  alias, 1 drivers
v000002be0d43bd40_0 .var/i "i", 31 0;
v000002be0d43cec0_0 .net "readData1", 31 0, L_000002be0d4211f0;  alias, 1 drivers
v000002be0d43b520_0 .net "readData2", 31 0, L_000002be0d420690;  alias, 1 drivers
v000002be0d43c380_0 .net "readRegister1", 4 0, L_000002be0d48d600;  alias, 1 drivers
v000002be0d43b2a0_0 .net "readRegister2", 4 0, L_000002be0d48c7a0;  alias, 1 drivers
v000002be0d43b340 .array "registers", 31 0, 31 0;
v000002be0d43c7e0_0 .net "regs0", 31 0, L_000002be0d420700;  alias, 1 drivers
v000002be0d43bf20_0 .net "regs1", 31 0, L_000002be0d420a10;  alias, 1 drivers
v000002be0d43c920_0 .net "regs2", 31 0, L_000002be0d420af0;  alias, 1 drivers
v000002be0d43ca60_0 .net "regs3", 31 0, L_000002be0d420e00;  alias, 1 drivers
v000002be0d43c600_0 .net "regs4", 31 0, L_000002be0d420b60;  alias, 1 drivers
v000002be0d43c1a0_0 .net "regs5", 31 0, L_000002be0d420e70;  alias, 1 drivers
v000002be0d43cb00_0 .net "rst", 0 0, v000002be0d48c5c0_0;  alias, 1 drivers
v000002be0d43c420_0 .net "we", 0 0, v000002be0d418e30_0;  alias, 1 drivers
v000002be0d43b840_0 .net "writeData", 31 0, L_000002be0d4ea9e0;  alias, 1 drivers
v000002be0d43ce20_0 .net "writeRegister", 4 0, L_000002be0d4e81a0;  alias, 1 drivers
E_000002be0d40b140/0 .event negedge, v000002be0d419150_0;
E_000002be0d40b140/1 .event posedge, v000002be0d43bfc0_0;
E_000002be0d40b140 .event/or E_000002be0d40b140/0, E_000002be0d40b140/1;
L_000002be0d4e84c0 .array/port v000002be0d43b340, L_000002be0d4e8a60;
L_000002be0d4e8a60 .concat [ 5 2 0 0], L_000002be0d48d600, L_000002be0d490918;
L_000002be0d4e8600 .array/port v000002be0d43b340, L_000002be0d4e9c80;
L_000002be0d4e9c80 .concat [ 5 2 0 0], L_000002be0d48c7a0, L_000002be0d490960;
S_000002be0d3a5590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002be0d3a5400;
 .timescale 0 0;
v000002be0d3ecde0_0 .var/i "i", 31 0;
S_000002be0d38f7a0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002be0d40b5c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002be0d4204d0 .functor NOT 1, v000002be0d418cf0_0, C4<0>, C4<0>, C4<0>;
v000002be0d43c9c0_0 .net *"_ivl_0", 0 0, L_000002be0d4204d0;  1 drivers
v000002be0d43c060_0 .net "in1", 4 0, L_000002be0d48c7a0;  alias, 1 drivers
v000002be0d43c560_0 .net "in2", 4 0, L_000002be0d48d560;  alias, 1 drivers
v000002be0d43b660_0 .net "out", 4 0, L_000002be0d4e81a0;  alias, 1 drivers
v000002be0d43b8e0_0 .net "s", 0 0, v000002be0d418cf0_0;  alias, 1 drivers
L_000002be0d4e81a0 .functor MUXZ 5, L_000002be0d48d560, L_000002be0d48c7a0, L_000002be0d4204d0, C4<>;
S_000002be0d38f930 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002be0d40b740 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002be0d4eea80 .functor NOT 1, v000002be0d4195b0_0, C4<0>, C4<0>, C4<0>;
v000002be0d43c740_0 .net *"_ivl_0", 0 0, L_000002be0d4eea80;  1 drivers
v000002be0d43c6a0_0 .net "in1", 31 0, v000002be0d43b0c0_0;  alias, 1 drivers
v000002be0d43cce0_0 .net "in2", 31 0, v000002be0d486590_0;  alias, 1 drivers
v000002be0d43b5c0_0 .net "out", 31 0, L_000002be0d4ea9e0;  alias, 1 drivers
v000002be0d43b3e0_0 .net "s", 0 0, v000002be0d4195b0_0;  alias, 1 drivers
L_000002be0d4ea9e0 .functor MUXZ 32, v000002be0d486590_0, v000002be0d43b0c0_0, L_000002be0d4eea80, C4<>;
S_000002be0d3d7330 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002be0d3d74c0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002be0d3d74f8 .param/l "AND" 0 9 12, C4<0010>;
P_000002be0d3d7530 .param/l "NOR" 0 9 12, C4<0101>;
P_000002be0d3d7568 .param/l "OR" 0 9 12, C4<0011>;
P_000002be0d3d75a0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002be0d3d75d8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002be0d3d7610 .param/l "SLT" 0 9 12, C4<0110>;
P_000002be0d3d7648 .param/l "SRL" 0 9 12, C4<1001>;
P_000002be0d3d7680 .param/l "SUB" 0 9 12, C4<0001>;
P_000002be0d3d76b8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002be0d3d76f0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002be0d3d7728 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002be0d490de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002be0d43cba0_0 .net/2u *"_ivl_0", 31 0, L_000002be0d490de0;  1 drivers
v000002be0d43cc40_0 .net "opSel", 3 0, v000002be0d4189d0_0;  alias, 1 drivers
v000002be0d43c100_0 .net "operand1", 31 0, L_000002be0d4ea3a0;  alias, 1 drivers
v000002be0d43cd80_0 .net "operand2", 31 0, L_000002be0d4e9b40;  alias, 1 drivers
v000002be0d43b0c0_0 .var "result", 31 0;
v000002be0d43bac0_0 .net "zero", 0 0, L_000002be0d4ec600;  alias, 1 drivers
E_000002be0d40b600 .event anyedge, v000002be0d4189d0_0, v000002be0d43c100_0, v000002be0d418d90_0;
L_000002be0d4ec600 .cmp/eq 32, v000002be0d43b0c0_0, L_000002be0d490de0;
S_000002be0d386a50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002be0d43cfe0 .param/l "RType" 0 4 2, C4<000000>;
P_000002be0d43d018 .param/l "add" 0 4 5, C4<100000>;
P_000002be0d43d050 .param/l "addi" 0 4 8, C4<001000>;
P_000002be0d43d088 .param/l "addu" 0 4 5, C4<100001>;
P_000002be0d43d0c0 .param/l "and_" 0 4 5, C4<100100>;
P_000002be0d43d0f8 .param/l "andi" 0 4 8, C4<001100>;
P_000002be0d43d130 .param/l "beq" 0 4 10, C4<000100>;
P_000002be0d43d168 .param/l "bne" 0 4 10, C4<000101>;
P_000002be0d43d1a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002be0d43d1d8 .param/l "j" 0 4 12, C4<000010>;
P_000002be0d43d210 .param/l "jal" 0 4 12, C4<000011>;
P_000002be0d43d248 .param/l "jr" 0 4 6, C4<001000>;
P_000002be0d43d280 .param/l "lw" 0 4 8, C4<100011>;
P_000002be0d43d2b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002be0d43d2f0 .param/l "or_" 0 4 5, C4<100101>;
P_000002be0d43d328 .param/l "ori" 0 4 8, C4<001101>;
P_000002be0d43d360 .param/l "sgt" 0 4 6, C4<101011>;
P_000002be0d43d398 .param/l "sll" 0 4 6, C4<000000>;
P_000002be0d43d3d0 .param/l "slt" 0 4 5, C4<101010>;
P_000002be0d43d408 .param/l "slti" 0 4 8, C4<101010>;
P_000002be0d43d440 .param/l "srl" 0 4 6, C4<000010>;
P_000002be0d43d478 .param/l "sub" 0 4 5, C4<100010>;
P_000002be0d43d4b0 .param/l "subu" 0 4 5, C4<100011>;
P_000002be0d43d4e8 .param/l "sw" 0 4 8, C4<101011>;
P_000002be0d43d520 .param/l "xor_" 0 4 5, C4<100110>;
P_000002be0d43d558 .param/l "xori" 0 4 8, C4<001110>;
v000002be0d43b700_0 .var "PCsrc", 1 0;
v000002be0d43b7a0_0 .net "excep_flag", 0 0, o000002be0d441888;  alias, 0 drivers
v000002be0d43c240_0 .net "funct", 5 0, L_000002be0d48ca20;  alias, 1 drivers
v000002be0d43c2e0_0 .net "opcode", 5 0, L_000002be0d48c160;  alias, 1 drivers
v000002be0d43b980_0 .net "operand1", 31 0, L_000002be0d4211f0;  alias, 1 drivers
v000002be0d43ba20_0 .net "operand2", 31 0, L_000002be0d4e9b40;  alias, 1 drivers
v000002be0d43bb60_0 .net "rst", 0 0, v000002be0d48c5c0_0;  alias, 1 drivers
E_000002be0d40b640/0 .event anyedge, v000002be0d419150_0, v000002be0d43b7a0_0, v000002be0d419a10_0, v000002be0d43cec0_0;
E_000002be0d40b640/1 .event anyedge, v000002be0d418d90_0, v000002be0d418ed0_0;
E_000002be0d40b640 .event/or E_000002be0d40b640/0, E_000002be0d40b640/1;
S_000002be0d386be0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002be0d43bc00 .array "DataMem", 0 1023, 31 0;
v000002be0d43bca0_0 .net "address", 31 0, v000002be0d43b0c0_0;  alias, 1 drivers
v000002be0d43bde0_0 .net "clock", 0 0, L_000002be0d3dbb30;  1 drivers
v000002be0d43be80_0 .net "data", 31 0, L_000002be0d420690;  alias, 1 drivers
v000002be0d486450_0 .var/i "i", 31 0;
v000002be0d486590_0 .var "q", 31 0;
v000002be0d486d10_0 .net "rden", 0 0, v000002be0d4187f0_0;  alias, 1 drivers
v000002be0d4866d0_0 .net "wren", 0 0, v000002be0d418890_0;  alias, 1 drivers
E_000002be0d40b880 .event posedge, v000002be0d43bde0_0;
S_000002be0d3bb760 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002be0d3a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002be0d40b7c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002be0d487cb0_0 .net "PCin", 31 0, L_000002be0d4e8560;  alias, 1 drivers
v000002be0d4861d0_0 .var "PCout", 31 0;
v000002be0d486810_0 .net "clk", 0 0, L_000002be0d420cb0;  alias, 1 drivers
v000002be0d486130_0 .net "rst", 0 0, v000002be0d48c5c0_0;  alias, 1 drivers
    .scope S_000002be0d386a50;
T_0 ;
    %wait E_000002be0d40b640;
    %load/vec4 v000002be0d43bb60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002be0d43b700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002be0d43b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002be0d43b700_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002be0d43c2e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002be0d43b980_0;
    %load/vec4 v000002be0d43ba20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002be0d43c2e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002be0d43b980_0;
    %load/vec4 v000002be0d43ba20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002be0d43c2e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002be0d43c2e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002be0d43c2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002be0d43c240_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002be0d43b700_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002be0d43b700_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002be0d3bb760;
T_1 ;
    %wait E_000002be0d40b140;
    %load/vec4 v000002be0d486130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002be0d4861d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002be0d487cb0_0;
    %assign/vec4 v000002be0d4861d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002be0d3bde80;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002be0d3edd80_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002be0d3edd80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002be0d3edd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %load/vec4 v000002be0d3edd80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002be0d3edd80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d419650, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002be0d3bdcf0;
T_3 ;
    %wait E_000002be0d40b200;
    %load/vec4 v000002be0d419150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002be0d4191f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002be0d418890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002be0d4195b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002be0d4187f0_0, 0;
    %assign/vec4 v000002be0d418cf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002be0d4191f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002be0d4189d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002be0d419e70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002be0d418e30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002be0d418890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002be0d4195b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002be0d4187f0_0, 0, 1;
    %store/vec4 v000002be0d418cf0_0, 0, 1;
    %load/vec4 v000002be0d419a10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d4191f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %load/vec4 v000002be0d418ed0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002be0d418cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d4187f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d4195b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d418890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002be0d419e70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002be0d4189d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002be0d3a5400;
T_4 ;
    %wait E_000002be0d40b140;
    %fork t_1, S_000002be0d3a5590;
    %jmp t_0;
    .scope S_000002be0d3a5590;
t_1 ;
    %load/vec4 v000002be0d43cb00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002be0d3ecde0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002be0d3ecde0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002be0d3ecde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d43b340, 0, 4;
    %load/vec4 v000002be0d3ecde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002be0d3ecde0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002be0d43c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002be0d43b840_0;
    %load/vec4 v000002be0d43ce20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d43b340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d43b340, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002be0d3a5400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002be0d3a5400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002be0d43bd40_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002be0d43bd40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002be0d43bd40_0;
    %ix/getv/s 4, v000002be0d43bd40_0;
    %load/vec4a v000002be0d43b340, 4;
    %ix/getv/s 4, v000002be0d43bd40_0;
    %load/vec4a v000002be0d43b340, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002be0d43bd40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002be0d43bd40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002be0d3d7330;
T_6 ;
    %wait E_000002be0d40b600;
    %load/vec4 v000002be0d43cc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002be0d43c100_0;
    %load/vec4 v000002be0d43cd80_0;
    %add;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002be0d43c100_0;
    %load/vec4 v000002be0d43cd80_0;
    %sub;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002be0d43c100_0;
    %load/vec4 v000002be0d43cd80_0;
    %and;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002be0d43c100_0;
    %load/vec4 v000002be0d43cd80_0;
    %or;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002be0d43c100_0;
    %load/vec4 v000002be0d43cd80_0;
    %xor;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002be0d43c100_0;
    %load/vec4 v000002be0d43cd80_0;
    %or;
    %inv;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002be0d43c100_0;
    %load/vec4 v000002be0d43cd80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002be0d43cd80_0;
    %load/vec4 v000002be0d43c100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002be0d43c100_0;
    %ix/getv 4, v000002be0d43cd80_0;
    %shiftl 4;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002be0d43c100_0;
    %ix/getv 4, v000002be0d43cd80_0;
    %shiftr 4;
    %assign/vec4 v000002be0d43b0c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002be0d386be0;
T_7 ;
    %wait E_000002be0d40b880;
    %load/vec4 v000002be0d486d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002be0d43bca0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002be0d43bc00, 4;
    %assign/vec4 v000002be0d486590_0, 0;
T_7.0 ;
    %load/vec4 v000002be0d4866d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002be0d43be80_0;
    %ix/getv 3, v000002be0d43bca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002be0d43bc00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002be0d386be0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002be0d386be0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002be0d486450_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002be0d486450_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002be0d486450_0;
    %load/vec4a v000002be0d43bc00, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000002be0d486450_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002be0d486450_0;
    %addi 1, 0, 32;
    %store/vec4 v000002be0d486450_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002be0d3a5d40;
T_10 ;
    %wait E_000002be0d40b140;
    %load/vec4 v000002be0d48dec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002be0d48ad30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002be0d48ad30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002be0d48ad30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002be0d425440;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002be0d48db00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002be0d48c5c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002be0d425440;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002be0d48db00_0;
    %inv;
    %assign/vec4 v000002be0d48db00_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002be0d425440;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002be0d48c5c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002be0d48c5c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002be0d48d2e0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
