
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _37557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37546_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.23    0.23 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.13    0.01    0.24 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.43 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.46 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.65 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.67 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.18    0.85 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.85 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.51    1.45    2.30 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.52    0.09    2.39 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    2.84 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    2.84 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.11 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.11 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    3.35 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.36 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    3.62 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.62 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    3.85 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.85 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    4.15 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    4.16 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    4.43 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.43 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.74 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.74 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    5.00 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.01 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    5.24 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.24 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.31    5.54 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.23    0.00    5.55 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    5.87 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.87 ^ clkbuf_5_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.15 ^ clkbuf_5_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_6_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.15 ^ clkbuf_6_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    6.41 ^ clkbuf_6_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_12_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.41 ^ clkbuf_7_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.44    6.84 ^ clkbuf_7_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.20                           clknet_7_24_0_clock_ctrl.core_clk (net)
                  0.44    0.01    6.85 ^ clkbuf_leaf_72_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.28    7.13 ^ clkbuf_leaf_72_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_72_clock_ctrl.core_clk (net)
                  0.10    0.00    7.13 ^ _37557_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                  0.27    0.86    7.99 v _37557_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.09                           soc.core.VexRiscv.execute_to_memory_INSTRUCTION[9] (net)
                  0.27    0.00    7.99 v _37546_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.14    0.01    0.25 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.46 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.49 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.70 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.72 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.41    0.19    0.91 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.41    0.00    0.91 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.54    1.61    2.52 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.55    0.09    2.61 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.49    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.39 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.39 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.65 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.66 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    3.94 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.94 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    4.19 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    4.19 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    4.51 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    4.52 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    4.81 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.82 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.14 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.15 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    5.43 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.43 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.68 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.68 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    6.01 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.23    0.00    6.02 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    6.37 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.22    0.00    6.37 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.68 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.68 ^ clkbuf_6_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.97 ^ clkbuf_6_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_11_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.97 ^ clkbuf_7_23_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.51    7.48 ^ clkbuf_7_23_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_23_0_clock_ctrl.core_clk (net)
                  0.50    0.01    7.48 ^ clkbuf_leaf_76_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.30    7.79 ^ clkbuf_leaf_76_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02                           clknet_leaf_76_clock_ctrl.core_clk (net)
                  0.09    0.00    7.79 ^ _37546_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.10    7.89   clock uncertainty
                         -0.47    7.42   clock reconvergence pessimism
                          0.06    7.48   library hold time
                                  7.48   data required time
-----------------------------------------------------------------------------
                                  7.48   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _37429_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35597_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.23    0.23 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.13    0.01    0.24 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.43 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.46 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.65 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.67 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.18    0.85 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.85 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.51    1.45    2.30 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.52    0.09    2.39 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    2.84 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    2.84 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.11 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.11 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    3.35 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.36 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    3.62 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.62 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    3.85 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.85 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    4.15 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    4.15 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    4.42 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.42 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.72 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.73 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    4.99 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.99 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.22 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.22 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.29    5.51 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.52 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.83 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.83 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.10 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.10 ^ clkbuf_6_26_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.38 ^ clkbuf_6_26_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_26_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.38 ^ clkbuf_7_53_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.58    0.52    6.90 ^ clkbuf_7_53_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.27                           clknet_7_53_0_clock_ctrl.core_clk (net)
                  0.58    0.00    6.90 ^ clkbuf_leaf_545_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.30    7.21 ^ clkbuf_leaf_545_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_545_clock_ctrl.core_clk (net)
                  0.11    0.00    7.21 ^ _37429_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.19    0.69    7.90 v _37429_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.DebugPlugin_busReadDataReg[21] (net)
                  0.19    0.00    7.90 v _35597_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.14    0.01    0.25 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.46 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.49 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.70 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.72 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.41    0.19    0.91 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.41    0.00    0.91 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.54    1.61    2.52 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.55    0.09    2.61 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.49    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.39 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.39 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.65 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.66 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    3.94 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.94 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    4.19 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    4.19 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    4.51 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    4.52 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    4.80 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.81 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    5.13 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.13 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    5.42 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.42 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.66 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.66 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    5.98 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.98 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    6.32 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.32 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.61 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.62 ^ clkbuf_6_26_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.91 ^ clkbuf_6_26_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_26_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.91 ^ clkbuf_7_53_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.58    0.56    7.48 ^ clkbuf_7_53_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.27                           clknet_7_53_0_clock_ctrl.core_clk (net)
                  0.58    0.00    7.48 ^ clkbuf_leaf_546_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.32    7.80 ^ clkbuf_leaf_546_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_546_clock_ctrl.core_clk (net)
                  0.10    0.00    7.80 ^ _35597_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.90   clock uncertainty
                         -0.57    7.32   clock reconvergence pessimism
                          0.06    7.38   library hold time
                                  7.38   data required time
-----------------------------------------------------------------------------
                                  7.38   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _36981_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37012_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.23    0.23 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.13    0.01    0.24 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.43 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.46 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.65 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.67 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.18    0.85 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.85 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.51    1.45    2.30 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.52    0.09    2.39 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    2.84 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    2.84 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.11 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.11 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    3.35 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.36 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    3.62 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.62 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    3.85 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.85 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    4.15 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    4.15 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    4.42 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.42 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.72 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.73 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    4.99 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.99 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.22 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.22 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.29    5.51 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.52 ^ clkbuf_4_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    5.83 ^ clkbuf_4_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_7_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.83 ^ clkbuf_5_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    6.10 ^ clkbuf_5_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_15_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.10 ^ clkbuf_6_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.37 ^ clkbuf_6_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_30_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.37 ^ clkbuf_7_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.45    6.82 ^ clkbuf_7_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.21                           clknet_7_61_0_clock_ctrl.core_clk (net)
                  0.45    0.00    6.83 ^ clkbuf_leaf_646_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.28    7.10 ^ clkbuf_leaf_646_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_646_clock_ctrl.core_clk (net)
                  0.09    0.00    7.10 ^ _36981_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                  0.35    0.87    7.98 ^ _36981_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     5    0.08                           soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess (net)
                  0.35    0.00    7.98 ^ _30298_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
                  0.10    0.34    8.32 ^ _30298_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
     1    0.00                           _04208_ (net)
                  0.10    0.00    8.32 ^ _37012_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.14    0.01    0.25 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.46 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.49 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.70 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.72 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.41    0.19    0.91 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.41    0.00    0.91 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.54    1.61    2.52 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.55    0.09    2.61 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.49    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.38 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.38 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.66 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.66 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.94 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.94 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    4.19 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    4.19 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    4.51 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00    4.51 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.80 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    5.14 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    5.14 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.43 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.44 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.69 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.69 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    5.99 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.00 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.33 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.33 ^ clkbuf_5_26_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.63 ^ clkbuf_5_26_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_26_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.64 ^ clkbuf_6_53_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.93 ^ clkbuf_6_53_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_53_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.93 ^ clkbuf_7_106_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.63    7.56 ^ clkbuf_7_106_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.33                           clknet_7_106_0_clock_ctrl.core_clk (net)
                  0.70    0.00    7.56 ^ clkbuf_leaf_647_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.33    7.89 ^ clkbuf_leaf_647_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_647_clock_ctrl.core_clk (net)
                  0.10    0.00    7.90 ^ _37012_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    8.00   clock uncertainty
                         -0.26    7.74   clock reconvergence pessimism
                          0.05    7.79   library hold time
                                  7.79   data required time
-----------------------------------------------------------------------------
                                  7.79   data required time
                                 -8.32   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _36424_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _36420_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.23    0.23 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.13    0.01    0.24 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.43 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.46 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.65 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.67 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.18    0.85 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.85 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.51    1.45    2.30 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.52    0.09    2.39 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    2.84 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    2.84 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.10 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.36 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.36 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.62 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.62 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.86 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.86 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    4.15 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00    4.15 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.41 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.41 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    4.69 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.18    0.00    4.70 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    4.95 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.95 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.18 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.18 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    5.46 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.46 ^ clkbuf_4_8_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.76 ^ clkbuf_4_8_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_8_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.77 ^ clkbuf_5_17_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.04 ^ clkbuf_5_17_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_17_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.04 ^ clkbuf_6_35_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.31 ^ clkbuf_6_35_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_35_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.31 ^ clkbuf_7_71_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.55    0.50    6.81 ^ clkbuf_7_71_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.26                           clknet_7_71_0_clock_ctrl.core_clk (net)
                  0.55    0.01    6.82 ^ clkbuf_leaf_1059_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.29    7.11 ^ clkbuf_leaf_1059_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1059_clock_ctrl.core_clk (net)
                  0.09    0.00    7.11 ^ _36424_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.12    0.63    7.73 v _36424_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.gpioin5_gpioin5_trigger_d (net)
                  0.12    0.00    7.73 v _16948_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.34    0.23    7.96 ^ _16948_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _05303_ (net)
                  0.34    0.00    7.96 ^ _28469_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.15    0.10    8.06 v _28469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _13490_ (net)
                  0.15    0.00    8.06 v _28470_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.17    0.14    8.20 ^ _28470_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.00                           _03734_ (net)
                  0.17    0.00    8.20 ^ _36420_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.14    0.01    0.25 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.46 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.49 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.70 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.72 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.41    0.19    0.91 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.41    0.00    0.91 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.54    1.61    2.52 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.55    0.09    2.61 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.49    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.38 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.38 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.66 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.66 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.94 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.94 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    4.19 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    4.19 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    4.51 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00    4.51 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    4.79 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.80 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.10 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.18    0.00    5.10 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    5.37 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.37 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.62 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.62 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    5.92 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.92 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.26 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.26 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    6.57 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.57 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.87 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.87 ^ clkbuf_7_79_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.87    0.72    7.59 ^ clkbuf_7_79_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.42                           clknet_7_79_0_clock_ctrl.core_clk (net)
                  0.87    0.03    7.62 ^ clkbuf_leaf_1037_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.36    7.98 ^ clkbuf_leaf_1037_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_1037_clock_ctrl.core_clk (net)
                  0.12    0.00    7.98 ^ _36420_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    8.08   clock uncertainty
                         -0.46    7.62   clock reconvergence pessimism
                          0.05    7.67   library hold time
                                  7.67   data required time
-----------------------------------------------------------------------------
                                  7.67   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _35835_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _36523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.23    0.23 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.13    0.01    0.24 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.43 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.46 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.19    0.65 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.67 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.18    0.85 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.85 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.51    1.45    2.30 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.52    0.09    2.39 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    2.84 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    2.84 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.10 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.36 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.36 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.62 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.62 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.86 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.86 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    4.15 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00    4.15 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.42 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.42 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.31    4.73 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.74 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    5.01 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.01 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.23 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.23 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.52 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.52 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.83 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.84 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.11 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.11 ^ clkbuf_6_56_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.37 ^ clkbuf_6_56_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_56_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.37 ^ clkbuf_7_112_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.49    6.86 ^ clkbuf_7_112_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25                           clknet_7_112_0_clock_ctrl.core_clk (net)
                  0.53    0.01    6.87 ^ clkbuf_leaf_866_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    7.16 ^ clkbuf_leaf_866_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_866_clock_ctrl.core_clk (net)
                  0.10    0.00    7.16 ^ _35835_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.52    0.92    8.08 ^ _35835_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.03                           soc.core.mgmtsoc_master_phyconfig_storage[6] (net)
                  0.52    0.00    8.08 ^ _28756_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                  0.19    0.20    8.28 v _28756_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     1    0.02                           _13675_ (net)
                  0.19    0.00    8.28 v _28757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.17    0.14    8.42 ^ _28757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.00                           _03837_ (net)
                  0.17    0.00    8.42 ^ _36523_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07                           net1 (net)
                  0.14    0.01    0.25 ^ wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.46 ^ wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13                           net2130 (net)
                  0.16    0.03    0.49 ^ wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.21    0.70 ^ wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12                           net2129 (net)
                  0.14    0.02    0.72 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.41    0.19    0.91 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.41    0.00    0.91 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.54    1.61    2.52 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.29                           clock_ctrl.core_clk (net)
                  2.55    0.09    2.61 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.49    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.38 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.38 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.66 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.66 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.94 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.94 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    4.19 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    4.19 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    4.51 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00    4.51 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.80 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    5.14 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    5.14 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    5.43 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.43 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.67 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.67 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.99 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.99 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    6.32 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.33 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.62 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.62 ^ clkbuf_6_58_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.92 ^ clkbuf_6_58_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_58_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.92 ^ clkbuf_7_116_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.17    0.91    7.83 ^ clkbuf_7_116_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.57                           clknet_7_116_0_clock_ctrl.core_clk (net)
                  1.17    0.01    7.84 ^ clkbuf_leaf_860_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.39    8.23 ^ clkbuf_leaf_860_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_860_clock_ctrl.core_clk (net)
                  0.12    0.00    8.23 ^ _36523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.33   clock uncertainty
                         -0.49    7.84   clock reconvergence pessimism
                          0.04    7.88   library hold time
                                  7.88   data required time
-----------------------------------------------------------------------------
                                  7.88   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _38457_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38458_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ fanout1729/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.21    0.28    0.28 ^ fanout1729/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.12                           net1729 (net)
                  0.21    0.01    0.28 ^ wire1733/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.44    0.72 ^ wire1733/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.14                           net1733 (net)
                  0.57    0.03    0.75 ^ wire1732/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.51    0.43    1.17 ^ wire1732/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.25                           net1732 (net)
                  0.53    0.05    1.22 ^ wire1731/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.32    1.54 ^ wire1731/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.14                           net1731 (net)
                  0.31    0.02    1.57 ^ wire1730/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.25    0.27    1.84 ^ wire1730/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.17                           net1730 (net)
                  0.26    0.03    1.87 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.37    2.24 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    2.25 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    2.61 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.38    0.01    2.61 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.98 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.99 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36    3.35 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    3.35 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.51    3.87 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.02    3.89 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.39    4.28 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.42    0.01    4.29 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    4.67 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    4.68 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.37    5.04 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.05 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    5.41 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    5.41 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.32    5.74 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    5.74 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    6.10 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    6.11 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.33    6.44 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.34    0.01    6.44 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.11    0.29    6.73 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.01                           gpio_control_in_2[5].serial_clock (net)
                  0.11    0.00    6.73 ^ wire442/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37    7.10 ^ wire442/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.16                           net442 (net)
                  0.35    0.03    7.13 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    7.51 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.43    0.01    7.52 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.40    7.92 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.45    0.01    7.92 ^ _38457_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.74    8.66 v _38457_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[3].shift_register[8] (net)
                  0.13    0.00    8.66 v hold256/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46   10.12 v hold256/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2600 (net)
                  0.33    0.00   10.12 v _38458_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.12   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ fanout1729/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.21    0.30    0.30 ^ fanout1729/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.12                           net1729 (net)
                  0.21    0.01    0.31 ^ wire1733/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.47    0.78 ^ wire1733/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.14                           net1733 (net)
                  0.57    0.03    0.80 ^ wire1732/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.51    0.46    1.27 ^ wire1732/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.25                           net1732 (net)
                  0.53    0.05    1.32 ^ wire1731/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.34    1.66 ^ wire1731/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.14                           net1731 (net)
                  0.31    0.03    1.69 ^ wire1730/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.25    0.30    1.98 ^ wire1730/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.17                           net1730 (net)
                  0.26    0.03    2.02 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.40    2.42 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    2.42 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    2.81 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.38    0.01    2.82 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.21 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.22 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    3.61 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    3.61 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.55    4.17 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.03    4.19 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.42    4.62 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.42    0.01    4.63 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.41    5.03 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    5.04 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    5.44 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.44 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    5.83 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    5.83 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    6.18 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.19 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    6.57 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    6.58 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.36    6.94 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.34    0.01    6.95 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.11    0.31    7.26 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.01                           gpio_control_in_2[5].serial_clock (net)
                  0.11    0.00    7.26 ^ wire442/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    7.65 ^ wire442/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.16                           net442 (net)
                  0.35    0.03    7.68 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    8.10 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.43    0.01    8.11 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.43    8.53 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.45    0.01    8.54 ^ _38458_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    8.64   clock uncertainty
                         -0.62    8.02   clock reconvergence pessimism
                          0.15    8.18   library hold time
                                  8.18   data required time
-----------------------------------------------------------------------------
                                  8.18   data required time
                                -10.12   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _38478_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38479_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ fanout1729/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.21    0.28    0.28 ^ fanout1729/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.12                           net1729 (net)
                  0.21    0.01    0.28 ^ wire1733/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.44    0.72 ^ wire1733/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.14                           net1733 (net)
                  0.57    0.03    0.75 ^ wire1732/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.51    0.43    1.17 ^ wire1732/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.25                           net1732 (net)
                  0.53    0.05    1.22 ^ wire1731/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.32    1.54 ^ wire1731/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.14                           net1731 (net)
                  0.31    0.02    1.57 ^ wire1730/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.25    0.27    1.84 ^ wire1730/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.17                           net1730 (net)
                  0.26    0.03    1.87 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.37    2.24 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    2.25 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    2.61 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.38    0.01    2.61 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.98 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.99 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36    3.35 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    3.35 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.51    3.87 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.02    3.89 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.39    4.28 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.42    0.01    4.29 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    4.67 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    4.68 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.37    5.04 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.05 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    5.41 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    5.41 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.32    5.74 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    5.74 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    6.10 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    6.11 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.33    6.44 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.34    0.01    6.44 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.11    0.29    6.73 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.01                           gpio_control_in_2[5].serial_clock (net)
                  0.11    0.00    6.73 ^ wire442/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37    7.10 ^ wire442/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.16                           net442 (net)
                  0.35    0.03    7.13 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    7.51 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.43    0.01    7.52 ^ _38478_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.74    8.26 v _38478_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[4].shift_register[8] (net)
                  0.14    0.00    8.26 v hold168/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    9.72 v hold168/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2512 (net)
                  0.33    0.00    9.72 v _38479_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.72   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ fanout1729/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.21    0.30    0.30 ^ fanout1729/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.12                           net1729 (net)
                  0.21    0.01    0.31 ^ wire1733/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.47    0.78 ^ wire1733/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.14                           net1733 (net)
                  0.57    0.03    0.80 ^ wire1732/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.51    0.46    1.27 ^ wire1732/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.25                           net1732 (net)
                  0.53    0.05    1.32 ^ wire1731/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.34    1.66 ^ wire1731/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.14                           net1731 (net)
                  0.31    0.03    1.69 ^ wire1730/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.25    0.30    1.98 ^ wire1730/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.17                           net1730 (net)
                  0.26    0.03    2.02 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.40    2.42 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    2.42 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    2.81 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.38    0.01    2.82 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.21 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.22 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    3.61 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    3.61 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.55    4.17 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.03    4.19 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.42    4.62 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.42    0.01    4.63 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.41    5.03 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    5.04 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    5.44 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.44 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    5.83 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    5.83 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    6.18 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.19 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    6.57 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    6.58 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.36    6.94 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.34    0.01    6.95 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.11    0.31    7.26 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.01                           gpio_control_in_2[5].serial_clock (net)
                  0.11    0.00    7.26 ^ wire442/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    7.65 ^ wire442/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.16                           net442 (net)
                  0.35    0.03    7.68 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    8.10 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.43    0.01    8.11 ^ _38479_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    8.21   clock uncertainty
                         -0.59    7.62   clock reconvergence pessimism
                          0.15    7.77   library hold time
                                  7.77   data required time
-----------------------------------------------------------------------------
                                  7.77   data required time
                                 -9.72   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38513_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38514_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ fanout1729/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.21    0.28    0.28 ^ fanout1729/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.12                           net1729 (net)
                  0.21    0.01    0.28 ^ wire1733/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.44    0.72 ^ wire1733/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.14                           net1733 (net)
                  0.57    0.03    0.75 ^ wire1732/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.51    0.43    1.17 ^ wire1732/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.25                           net1732 (net)
                  0.53    0.05    1.22 ^ wire1731/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.32    1.54 ^ wire1731/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.14                           net1731 (net)
                  0.31    0.02    1.57 ^ wire1730/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.25    0.27    1.84 ^ wire1730/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.17                           net1730 (net)
                  0.26    0.03    1.87 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.37    2.24 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    2.25 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    2.61 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.38    0.01    2.61 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.98 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.99 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36    3.35 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    3.35 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.51    3.87 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.02    3.89 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.39    4.28 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.42    0.01    4.29 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    4.67 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    4.68 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.37    5.04 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.05 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    5.41 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    5.41 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.32    5.74 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    5.74 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    6.10 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    6.11 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.33    6.44 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.34    0.00    6.44 ^ _38513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.73    7.17 v _38513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[6].shift_register[1] (net)
                  0.14    0.00    7.17 v hold154/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    8.63 v hold154/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2498 (net)
                  0.33    0.00    8.63 v _38514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.63   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ fanout1729/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.21    0.30    0.30 ^ fanout1729/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.12                           net1729 (net)
                  0.21    0.01    0.31 ^ wire1733/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.47    0.78 ^ wire1733/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.14                           net1733 (net)
                  0.57    0.03    0.80 ^ wire1732/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.51    0.46    1.27 ^ wire1732/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.25                           net1732 (net)
                  0.53    0.05    1.32 ^ wire1731/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.34    1.66 ^ wire1731/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.14                           net1731 (net)
                  0.31    0.03    1.69 ^ wire1730/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.25    0.30    1.98 ^ wire1730/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.17                           net1730 (net)
                  0.26    0.03    2.02 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.40    2.42 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    2.42 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    2.81 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.38    0.01    2.82 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.21 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.22 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    3.61 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    3.61 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.55    4.17 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.03    4.19 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.42    4.62 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.42    0.01    4.63 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.41    5.03 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    5.04 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    5.44 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.44 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    5.83 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    5.83 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    6.18 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.19 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    6.57 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    6.58 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.36    6.94 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.34    0.00    6.94 ^ _38514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.04   clock uncertainty
                         -0.50    6.54   clock reconvergence pessimism
                          0.14    6.68   library hold time
                                  6.68   data required time
-----------------------------------------------------------------------------
                                  6.68   data required time
                                 -8.63   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38414_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38415_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ fanout1729/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.21    0.28    0.28 ^ fanout1729/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.12                           net1729 (net)
                  0.21    0.01    0.28 ^ wire1733/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.44    0.72 ^ wire1733/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.14                           net1733 (net)
                  0.57    0.03    0.75 ^ wire1732/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.51    0.43    1.17 ^ wire1732/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.25                           net1732 (net)
                  0.53    0.05    1.22 ^ wire1731/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.32    1.54 ^ wire1731/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.14                           net1731 (net)
                  0.31    0.02    1.57 ^ wire1730/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.25    0.27    1.84 ^ wire1730/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.17                           net1730 (net)
                  0.26    0.03    1.87 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.37    2.24 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    2.25 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    2.61 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.38    0.01    2.61 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.98 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.99 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36    3.35 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    3.35 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.51    3.87 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.02    3.89 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.39    4.28 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.42    0.01    4.29 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    4.67 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    4.68 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.37    5.04 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.05 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    5.41 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    5.41 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.32    5.74 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    5.74 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    6.10 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    6.11 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.33    6.44 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.34    0.01    6.44 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.11    0.29    6.73 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.01                           gpio_control_in_2[5].serial_clock (net)
                  0.11    0.00    6.73 ^ wire442/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37    7.10 ^ wire442/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.16                           net442 (net)
                  0.35    0.03    7.13 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    7.51 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.43    0.01    7.52 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.40    7.92 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.45    0.01    7.92 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.47    0.41    8.33 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[2].serial_clock (net)
                  0.47    0.01    8.34 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    8.70 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[1].serial_clock (net)
                  0.37    0.00    8.71 ^ _38414_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.74    9.44 v _38414_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[1].shift_register[7] (net)
                  0.14    0.00    9.44 v hold135/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46   10.90 v hold135/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2479 (net)
                  0.33    0.00   10.90 v _38415_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.90   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ fanout1729/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.21    0.30    0.30 ^ fanout1729/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.12                           net1729 (net)
                  0.21    0.01    0.31 ^ wire1733/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.47    0.78 ^ wire1733/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.14                           net1733 (net)
                  0.57    0.03    0.80 ^ wire1732/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.51    0.46    1.27 ^ wire1732/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.25                           net1732 (net)
                  0.53    0.05    1.32 ^ wire1731/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.34    1.66 ^ wire1731/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.14                           net1731 (net)
                  0.31    0.03    1.69 ^ wire1730/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.25    0.30    1.98 ^ wire1730/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.17                           net1730 (net)
                  0.26    0.03    2.02 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.40    2.42 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    2.42 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    2.81 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.38    0.01    2.82 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.21 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.22 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    3.61 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    3.61 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.55    4.17 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.03    4.19 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.42    4.62 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.42    0.01    4.63 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.41    5.03 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    5.04 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    5.44 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.44 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    5.83 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    5.83 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    6.18 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.19 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    6.57 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    6.58 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.36    6.94 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.34    0.01    6.95 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.11    0.31    7.26 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.01                           gpio_control_in_2[5].serial_clock (net)
                  0.11    0.00    7.26 ^ wire442/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    7.65 ^ wire442/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.16                           net442 (net)
                  0.35    0.03    7.68 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    8.10 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.43    0.01    8.11 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.43    8.53 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.45    0.01    8.54 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.47    0.44    8.98 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[2].serial_clock (net)
                  0.47    0.01    8.99 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.39    9.38 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[1].serial_clock (net)
                  0.37    0.01    9.38 ^ _38415_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    9.48   clock uncertainty
                         -0.68    8.81   clock reconvergence pessimism
                          0.14    8.95   library hold time
                                  8.95   data required time
-----------------------------------------------------------------------------
                                  8.95   data required time
                                -10.90   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _37952_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _37953_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    0.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.40 ^ _37952_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    1.11 v _37952_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_bidir_1[1].shift_register[5] (net)
                  0.14    0.00    1.11 v hold207/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.34    1.46    2.57 v hold207/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2551 (net)
                  0.34    0.00    2.57 v _37953_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.57   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.68    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.68    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.43    0.43 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.43 ^ _37953_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.53   clock uncertainty
                         -0.03    0.50   clock reconvergence pessimism
                          0.11    0.61   library hold time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


