#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Nov 24 12:59:11 2020
# Process ID: 12300
# Current directory: D:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.runs/dds_sys_controller_dds_0_0_synth_1
# Command line: vivado.exe -log dds_sys_controller_dds_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_sys_controller_dds_0_0.tcl
# Log file: D:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.runs/dds_sys_controller_dds_0_0_synth_1/dds_sys_controller_dds_0_0.vds
# Journal file: D:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.runs/dds_sys_controller_dds_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source dds_sys_controller_dds_0_0.tcl -notrace
Command: synth_design -top dds_sys_controller_dds_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'dds_sys_controller_dds_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 755.766 ; gain = 178.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dds_sys_controller_dds_0_0' [d:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.srcs/sources_1/bd/dds_sys/ip/dds_sys_controller_dds_0_0/synth/dds_sys_controller_dds_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'controller_dds' [D:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.srcs/sources_1/imports/hdl/controller_dds.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller_dds' (1#1) [D:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.srcs/sources_1/imports/hdl/controller_dds.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dds_sys_controller_dds_0_0' (2#1) [d:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.srcs/sources_1/bd/dds_sys/ip/dds_sys_controller_dds_0_0/synth/dds_sys_controller_dds_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 821.539 ; gain = 244.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 821.539 ; gain = 244.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 821.539 ; gain = 244.648
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 930.477 ; gain = 1.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 930.477 ; gain = 353.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 930.477 ; gain = 353.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 930.477 ; gain = 353.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 930.477 ; gain = 353.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                10x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller_dds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                10x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[22]' (FDR) to 'inst/tmp_reg_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[26]' (FDR) to 'inst/tmp_reg_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[27]' (FDR) to 'inst/tmp_reg_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[28]' (FDR) to 'inst/tmp_reg_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[29]' (FDR) to 'inst/tmp_reg_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[30]' (FDR) to 'inst/tmp_reg_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[31]' (FDR) to 'inst/tmp_reg_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[23]' (FDR) to 'inst/tmp_reg_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1_reg[24]' (FDR) to 'inst/tmp_reg_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[22]' (FDRE) to 'inst/tmp_reg_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[26]' (FDRE) to 'inst/tmp_reg_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[27]' (FDRE) to 'inst/tmp_reg_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[28]' (FDRE) to 'inst/tmp_reg_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[29]' (FDRE) to 'inst/tmp_reg_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[30]' (FDRE) to 'inst/tmp_reg_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[31]' (FDRE) to 'inst/tmp_reg_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[23]' (FDRE) to 'inst/tmp_reg_3_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_3_reg[24]' (FDRE) to 'inst/tmp_reg_3_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/tmp_reg_3_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/tmp_reg_1_reg[25] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 930.477 ; gain = 353.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 930.477 ; gain = 353.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 930.477 ; gain = 353.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 931.699 ; gain = 354.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 947.508 ; gain = 370.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 947.508 ; gain = 370.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 947.508 ; gain = 370.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 947.508 ; gain = 370.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 947.508 ; gain = 370.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 947.508 ; gain = 370.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    72|
|2     |LUT1   |    38|
|3     |LUT2   |   162|
|4     |LUT3   |    51|
|5     |LUT4   |    39|
|6     |LUT5   |    43|
|7     |LUT6   |    59|
|8     |FDRE   |   146|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   610|
|2     |  inst   |controller_dds |   609|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 947.508 ; gain = 370.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 947.508 ; gain = 261.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 947.508 ; gain = 370.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 957.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 957.160 ; gain = 657.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 957.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.runs/dds_sys_controller_dds_0_0_synth_1/dds_sys_controller_dds_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 957.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_2/vivado/zc702_dds/zc702_dds.runs/dds_sys_controller_dds_0_0_synth_1/dds_sys_controller_dds_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_sys_controller_dds_0_0_utilization_synth.rpt -pb dds_sys_controller_dds_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 13:00:01 2020...
