# Active SVF file /home/IC/Projects/System/dft/SYS_TOP_DFT.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Projects/System/dft/SYS_TOP_DFT.svf
# Timestamp : Sun Oct 27 02:59:59 2024
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/std_cells /home/IC/Projects/System/RTL/mux2X1 /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/ASYNC_FIFO /home/IC/Projects/System/RTL/Integer_Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/Register_File /home/IC/Projects/System/RTL/PULSE_GEN /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/CLKDIV_MUX /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX /home/IC/Projects/System/RTL/UART/UART /home/IC/Projects/System/RTL/SYS_TOP_DFT } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Projects/System/dft } \
    { analyze { -format verilog -library WORK mux2X1.v } } \
    { analyze { -format verilog -library WORK ALU_16B.v } } \
    { analyze { -format verilog -library WORK Async_fifo.v } } \
    { analyze { -format verilog -library WORK BIT_SYNC.v } } \
    { analyze { -format verilog -library WORK fifo_mem.v } } \
    { analyze { -format verilog -library WORK fifo_rd.v } } \
    { analyze { -format verilog -library WORK fifo_wr.v } } \
    { analyze { -format sverilog -library WORK Integer_Clock_Divider.sv } } \
    { analyze { -format verilog -library WORK CLK_GATE.v } } \
    { analyze { -format verilog -library WORK DATA_SYNC.v } } \
    { analyze { -format verilog -library WORK Register_File.v } } \
    { analyze { -format verilog -library WORK PULSE_GEN.v } } \
    { analyze { -format verilog -library WORK RST_SYNC.v } } \
    { analyze { -format sverilog -library WORK SYS_CTRL.sv } } \
    { analyze { -format verilog -library WORK CLKDIV_MUX.v } } \
    { analyze { -format verilog -library WORK UART_RX.v } } \
    { analyze { -format verilog -library WORK UART_RX_deserializer.v } } \
    { analyze { -format verilog -library WORK UART_RX_edge_bit_counter.v } } \
    { analyze { -format sverilog -library WORK UART_RX_FSM.sv } } \
    { analyze { -format verilog -library WORK UART_RX_data_sampling.v } } \
    { analyze { -format verilog -library WORK UART_RX_parity_check.v } } \
    { analyze { -format verilog -library WORK UART_RX_stop_check.v } } \
    { analyze { -format verilog -library WORK UART_RX_strt_check.v } } \
    { analyze { -format sverilog -library WORK UART_TX.sv } } \
    { analyze { -format sverilog -library WORK UART_TX_FSM.sv } } \
    { analyze { -format sverilog -library WORK UART_TX_MUX.sv } } \
    { analyze { -format sverilog -library WORK UART_TX_parity_Calc.sv } } \
    { analyze { -format sverilog -library WORK UART_TX_serializer.sv } } \
    { analyze { -format verilog -library WORK UART.v } } \
    { analyze { -format verilog -library WORK SYS_TOP_DFT.v } } } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U1_mux2X1 } \
  -linked { mux2X1 } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_RST_SYNC_REF } \
  -linked { RST_SYNC_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_DATA_SYNC } \
  -linked { DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_Async_fifo } \
  -linked { Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4 } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_PULSE_GEN } \
  -linked { PULSE_GEN } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_Integer_Clock_Divider_TX } \
  -linked { Integer_Clock_Divider } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/Integer_Clock_Divider/Integer_Clock_Divider.sv 12.309 } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { Integer_Clock_Divider } \
  -input { 7 IN0 } \
  -input { 1 IN1 } \
  -output { 8 OUT0_out } \
  -output { 8 OUT1_out } \
  -pre_resource { { 8 } sub_46 = SUB { { IN0 ZERO 8 } { IN1 ZERO 8 } } } \
  -pre_resource { { 8 } sub_40 = SUB { { IN0 ZERO 8 } { IN1 ZERO 8 } } } \
  -pre_assign { OUT0_out = { sub_46 ZERO 8 } } \
  -pre_assign { OUT1_out = { sub_40 ZERO 8 } } \
  -post_resource { { 8 } sub_40 = SUB { { IN0 ZERO 8 } { IN1 ZERO 8 } } } \
  -post_assign { OUT0_out = { sub_40 ZERO 8 } } \
  -post_assign { OUT1_out = { sub_40 ZERO 8 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_CLKDIV_MUX } \
  -linked { CLKDIV_MUX } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_UART } \
  -linked { UART } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_SYS_CTRL } \
  -linked { SYS_CTRL } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_Register_File } \
  -linked { Register_File } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_ALU_16B } \
  -linked { ALU_16B } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/ALU/ALU_16B.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { U0_CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4 } \
  -instance { u_fifo_mem } \
  -linked { fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4 } 

guide_instance_map \
  -design { Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4 } \
  -instance { u_fifo_rd } \
  -linked { fifo_rd_P_SIZE4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/ASYNC_FIFO/fifo_rd.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4 } \
  -instance { u_w2r_sync } \
  -linked { BIT_SYNC_NUM_STAGES2_BUS_WIDTH4 } 

guide_instance_map \
  -design { Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4 } \
  -instance { u_fifo_wr } \
  -linked { fifo_wr_P_SIZE4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/ASYNC_FIFO/fifo_wr.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART } \
  -instance { U0_UART_TX } \
  -linked { UART_TX } 

guide_instance_map \
  -design { UART } \
  -instance { U0_UART_RX } \
  -linked { UART_RX } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U0_serializer } \
  -linked { UART_TX_serializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_TX/UART_TX_serializer.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U0_FSM } \
  -linked { UART_TX_FSM } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U0_parity_Calc } \
  -linked { UART_TX_parity_Calc } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U0_MUX } \
  -linked { UART_TX_MUX } 

guide_instance_map \
  -design { UART_RX } \
  -instance { U0_FSM } \
  -linked { UART_RX_FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/UART_RX_FSM.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { U0_edge_bit_counter } \
  -linked { UART_RX_edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/UART_RX_edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { U0_data_sampling } \
  -linked { UART_RX_data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/UART_RX_data_sampling.v 12.309 } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { UART_RX_data_sampling } \
  -input { 32 src_1 } \
  -output { 32 div_21_out } \
  -pre_resource { { 32 } div_21 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_21_out = { div_21 ZERO 32 } } \
  -post_assign { div_21_out = { src_1 31 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { UART_RX_data_sampling } \
  -input { 32 src_1 } \
  -output { 32 div_25_out } \
  -pre_resource { { 32 } div_25 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_25_out = { div_25 ZERO 32 } } \
  -post_assign { div_25_out = { src_1 31 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { UART_RX_data_sampling } \
  -input { 32 src_1 } \
  -output { 32 div_29_out } \
  -pre_resource { { 32 } div_29 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_29_out = { div_29 ZERO 32 } } \
  -post_assign { div_29_out = { src_1 31 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { UART_RX_data_sampling } \
  -input { 32 src_1 } \
  -output { 32 div_33_out } \
  -pre_resource { { 32 } div_33 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_33_out = { div_33 ZERO 32 } } \
  -post_assign { div_33_out = { src_1 31 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { UART_RX_data_sampling } \
  -input { 6 IN0 } \
  -input { 1 IN1 } \
  -output { 7 OUT0_out } \
  -output { 7 OUT1_out } \
  -pre_resource { { 7 } sub_25 = SUB { { IN0 ZERO 7 } { IN1 ZERO 7 } } } \
  -pre_resource { { 7 } sub_21 = SUB { { IN0 ZERO 7 } { IN1 ZERO 7 } } } \
  -pre_assign { OUT0_out = { sub_25 ZERO 7 } } \
  -pre_assign { OUT1_out = { sub_21 ZERO 7 } } \
  -post_resource { { 7 } sub_21 = SUB { { IN0 ZERO 7 } { IN1 ZERO 7 } } } \
  -post_assign { OUT0_out = { sub_21 ZERO 7 } } \
  -post_assign { OUT1_out = { sub_21 ZERO 7 } } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { UART_RX_data_sampling } \
  -input { 6 IN0 } \
  -input { 1 IN1 } \
  -output { 7 OUT0_out } \
  -output { 7 OUT1_out } \
  -pre_resource { { 7 } sub_33 = SUB { { IN0 ZERO 7 } { IN1 ZERO 7 } } } \
  -pre_resource { { 7 } sub_29 = SUB { { IN0 ZERO 7 } { IN1 ZERO 7 } } } \
  -pre_assign { OUT0_out = { sub_33 ZERO 7 } } \
  -pre_assign { OUT1_out = { sub_29 ZERO 7 } } \
  -post_resource { { 7 } sub_29 = SUB { { IN0 ZERO 7 } { IN1 ZERO 7 } } } \
  -post_assign { OUT0_out = { sub_29 ZERO 7 } } \
  -post_assign { OUT1_out = { sub_29 ZERO 7 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { U0_deserializer } \
  -linked { UART_RX_deserializer } 

guide_instance_map \
  -design { UART_RX } \
  -instance { U0_parity_check } \
  -linked { UART_RX_parity_check } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/UART_RX_parity_check.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { U0_strt_check } \
  -linked { UART_RX_strt_check } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/UART_RX_strt_check.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { U0_stop_check } \
  -linked { UART_RX_stop_check } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/UART_RX_stop_check.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { elaborate { -library WORK SYS_TOP_DFT } } \
    { current_design SYS_TOP_DFT } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Integer_Clock_Divider_TX Integer_Clock_Divider_0 } \
    { U1_Integer_Clock_Divider_RX Integer_Clock_Divider_0 } \
    { U0_Async_fifo/u_w2r_sync BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0 } \
    { U0_Async_fifo/u_r2w_sync BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0 } \
    { U0_RST_SYNC_REF RST_SYNC_NUM_STAGES2_0 } \
    { U1_RST_SYNC_UART RST_SYNC_NUM_STAGES2_0 } \
    { U1_mux2X1 mux2X1_0 } \
    { U2_mux2X1 mux2X1_0 } \
    { U3_mux2X1 mux2X1_0 } \
    { U4_mux2X1 mux2X1_0 } \
    { U5_mux2X1 mux2X1_0 } \
    { U6_mux2X1 mux2X1_0 } \
    { U7_mux2X1 mux2X1_0 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { share } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 1 src6 } \
  -output { 1 src5 } \
  -output { 1 src4 } \
  -pre_resource { { 1 } eq_88 = EQ { { src1 } { src2 } } } \
  -pre_resource { { 1 } gt_99 = UGT { { src1 } { src2 } } } \
  -pre_resource { { 1 } lt_110 = ULT { { src1 } { src2 } } } \
  -pre_assign { src6 = { eq_88.out.1 } } \
  -pre_assign { src5 = { gt_99.out.1 } } \
  -pre_assign { src4 = { lt_110.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src1 } { src2 } { 0 } } } \
  -post_assign { src6 = { r69.out.5 } } \
  -post_assign { src5 = { r69.out.3 } } \
  -post_assign { src4 = { r69.out.1 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src3 } \
  -pre_resource { { 9 } add_48 = UADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src3 = { add_48.out.1 } } \
  -post_resource { { 9 } add_48 = ADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src3 = { add_48.out.1 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src9 } \
  -pre_resource { { 9 } sub_52 = USUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src9 = { sub_52.out.1 } } \
  -post_resource { { 9 } sub_52 = SUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src9 = { sub_52.out.1 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 16 src8 } \
  -pre_resource { { 16 } mult_56 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -pre_assign { src8 = { mult_56.out.1 } } \
  -post_resource { { 16 } mult_56 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -post_assign { src8 = { mult_56.out.1 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 8 src7 } \
  -pre_resource { { 8 } div_60 = UDIV { { src1 } { src2 } } } \
  -pre_assign { src7 = { div_60.out.1 } } \
  -post_resource { { 8 } div_60 = UDIV { { src1 } { src2 } } } \
  -post_assign { src7 = { div_60.out.1 } } 

guide_transformation \
  -design { UART_RX_stop_check } \
  -type { map } \
  -input { 6 src90 } \
  -output { 7 src92 } \
  -pre_resource { { 7 } sub_19 = USUB { { src90 ZERO 7 } { `b0000010 } } } \
  -pre_assign { src92 = { sub_19.out.1 } } \
  -post_resource { { 7 } sub_19 = SUB { { src90 ZERO 7 } { `b0000010 } } } \
  -post_assign { src92 = { sub_19.out.1 } } 

guide_transformation \
  -design { UART_RX_stop_check } \
  -type { map } \
  -input { 5 src93 } \
  -input { 32 src94 } \
  -output { 1 src95 } \
  -pre_resource { { 1 } eq_19 = EQ { { src93 ZERO 32 } { src94 } } } \
  -pre_assign { src95 = { eq_19.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_19 = CMP6 { { src93 ZERO 32 } { src94 } { 0 } } } \
  -post_assign { src95 = { eq_19.out.5 } } 

guide_transformation \
  -design { UART_RX_strt_check } \
  -type { map } \
  -input { 6 src96 } \
  -output { 7 src98 } \
  -pre_resource { { 7 } sub_20 = USUB { { src96 ZERO 7 } { `b0000010 } } } \
  -pre_assign { src98 = { sub_20.out.1 } } \
  -post_resource { { 7 } sub_20 = SUB { { src96 ZERO 7 } { `b0000010 } } } \
  -post_assign { src98 = { sub_20.out.1 } } 

guide_transformation \
  -design { UART_RX_strt_check } \
  -type { map } \
  -input { 5 src99 } \
  -input { 32 src100 } \
  -output { 1 src101 } \
  -pre_resource { { 1 } eq_20_2 = EQ { { src99 ZERO 32 } { src100 } } } \
  -pre_assign { src101 = { eq_20_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_20_2 = CMP6 { { src99 ZERO 32 } { src100 } { 0 } } } \
  -post_assign { src101 = { eq_20_2.out.5 } } 

guide_transformation \
  -design { UART_RX_parity_check } \
  -type { map } \
  -input { 6 src102 } \
  -output { 7 src104 } \
  -pre_resource { { 7 } sub_34 = USUB { { src102 ZERO 7 } { `b0000010 } } } \
  -pre_assign { src104 = { sub_34.out.1 } } \
  -post_resource { { 7 } sub_34 = SUB { { src102 ZERO 7 } { `b0000010 } } } \
  -post_assign { src104 = { sub_34.out.1 } } 

guide_transformation \
  -design { UART_RX_parity_check } \
  -type { map } \
  -input { 5 src105 } \
  -input { 32 src106 } \
  -output { 1 src107 } \
  -pre_resource { { 1 } eq_34_2 = EQ { { src105 ZERO 32 } { src106 } } } \
  -pre_assign { src107 = { eq_34_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_34_2 = CMP6 { { src105 ZERO 32 } { src106 } { 0 } } } \
  -post_assign { src107 = { eq_34_2.out.5 } } 

guide_transformation \
  -design { UART_RX_data_sampling } \
  -type { share } \
  -input { 6 src133 } \
  -output { 7 src135 } \
  -output { 7 src136 } \
  -pre_resource { { 7 } sub_21 = USUB { { src133 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_29 = USUB { { src133 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src135 = { sub_21.out.1 } } \
  -pre_assign { src136 = { sub_29.out.1 } } \
  -post_resource { { 7 } r72 = SUB { { src133 ZERO 7 } { `b0000001 } } } \
  -post_assign { src135 = { r72.out.1 } } \
  -post_assign { src136 = { r72.out.1 } } 

guide_transformation \
  -design { UART_RX_data_sampling } \
  -type { map } \
  -input { 31 src138 } \
  -output { 32 src140 } \
  -pre_resource { { 32 } sub_21_2 = USUB { { src138 ZERO 32 } { `b00000000000000000000000000000001 } } } \
  -pre_assign { src140 = { sub_21_2.out.1 } } \
  -post_resource { { 32 } sub_21_2 = SUB { { src138 ZERO 32 } { `b00000000000000000000000000000001 } } } \
  -post_assign { src140 = { sub_21_2.out.1 } } 

guide_transformation \
  -design { UART_RX_data_sampling } \
  -type { map } \
  -input { 5 src137 } \
  -input { 32 src140 } \
  -output { 1 src145 } \
  -pre_resource { { 1 } eq_21 = EQ { { src137 ZERO 32 } { src140 } } } \
  -pre_assign { src145 = { eq_21.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_21 = CMP6 { { src137 ZERO 32 } { src140 } { 0 } } } \
  -post_assign { src145 = { eq_21.out.5 } } 

guide_transformation \
  -design { UART_RX_data_sampling } \
  -type { map } \
  -input { 5 src137 } \
  -input { 31 src138 } \
  -output { 1 src139 } \
  -pre_resource { { 1 } eq_25 = EQ { { src137 ZERO 31 } { src138 } } } \
  -pre_assign { src139 = { eq_25.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_25 = CMP6 { { src137 ZERO 31 } { src138 } { 0 } } } \
  -post_assign { src139 = { eq_25.out.5 } } 

guide_transformation \
  -design { UART_RX_data_sampling } \
  -type { map } \
  -input { 31 src141 } \
  -output { 32 src144 } \
  -pre_resource { { 32 } add_29 = UADD { { src141 ZERO 32 } { `b00000000000000000000000000000001 } } } \
  -pre_assign { src144 = { add_29.out.1 } } \
  -post_resource { { 32 } add_29 = ADD { { src141 ZERO 32 } { `b00000000000000000000000000000001 } } } \
  -post_assign { src144 = { add_29.out.1 } } 

guide_transformation \
  -design { UART_RX_data_sampling } \
  -type { map } \
  -input { 5 src137 } \
  -input { 32 src144 } \
  -output { 1 src147 } \
  -pre_resource { { 1 } eq_29 = EQ { { src137 ZERO 32 } { src144 } } } \
  -pre_assign { src147 = { eq_29.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_29 = CMP6 { { src137 ZERO 32 } { src144 } { 0 } } } \
  -post_assign { src147 = { eq_29.out.5 } } 

guide_transformation \
  -design { UART_RX_data_sampling } \
  -type { map } \
  -input { 31 src141 } \
  -output { 32 src143 } \
  -pre_resource { { 32 } add_33 = UADD { { src141 ZERO 32 } { `b00000000000000000000000000000010 } } } \
  -pre_assign { src143 = { add_33.out.1 } } \
  -post_resource { { 32 } add_33 = ADD { { src141 ZERO 32 } { `b00000000000000000000000000000010 } } } \
  -post_assign { src143 = { add_33.out.1 } } 

guide_transformation \
  -design { UART_RX_data_sampling } \
  -type { map } \
  -input { 5 src137 } \
  -input { 32 src143 } \
  -output { 1 src146 } \
  -pre_resource { { 1 } eq_33 = EQ { { src137 ZERO 32 } { src143 } } } \
  -pre_assign { src146 = { eq_33.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_33 = CMP6 { { src137 ZERO 32 } { src143 } { 0 } } } \
  -post_assign { src146 = { eq_33.out.5 } } 

guide_transformation \
  -design { UART_RX_edge_bit_counter } \
  -type { map } \
  -input { 5 src161 } \
  -output { 5 src163 } \
  -pre_resource { { 5 } add_22 = UADD { { src161 } { `b00001 } } } \
  -pre_assign { src163 = { add_22.out.1 } } \
  -post_resource { { 5 } add_22 = ADD { { src161 } { `b00001 } } } \
  -post_assign { src163 = { add_22.out.1 } } 

guide_transformation \
  -design { UART_RX_edge_bit_counter } \
  -type { map } \
  -input { 6 src164 } \
  -output { 7 src165 } \
  -pre_resource { { 7 } sub_23 = USUB { { src164 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src165 = { sub_23.out.1 } } \
  -post_resource { { 7 } sub_23 = SUB { { src164 ZERO 7 } { `b0000001 } } } \
  -post_assign { src165 = { sub_23.out.1 } } 

guide_transformation \
  -design { UART_RX_edge_bit_counter } \
  -type { map } \
  -input { 5 src161 } \
  -input { 32 src166 } \
  -output { 1 src167 } \
  -pre_resource { { 1 } eq_23 = EQ { { src161 ZERO 32 } { src166 } } } \
  -pre_assign { src167 = { eq_23.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_23 = CMP6 { { src161 ZERO 32 } { src166 } { 0 } } } \
  -post_assign { src167 = { eq_23.out.5 } } 

guide_transformation \
  -design { UART_RX_edge_bit_counter } \
  -type { map } \
  -input { 4 src168 } \
  -output { 4 src169 } \
  -pre_resource { { 4 } add_25 = UADD { { src168 } { `b0001 } } } \
  -pre_assign { src169 = { add_25.out.1 } } \
  -post_resource { { 4 } add_25 = ADD { { src168 } { `b0001 } } } \
  -post_assign { src169 = { add_25.out.1 } } 

guide_transformation \
  -design { UART_RX_FSM } \
  -type { share } \
  -input { 6 src176 } \
  -output { 7 src178 } \
  -output { 7 src183 } \
  -output { 7 src182 } \
  -pre_resource { { 7 } sub_85 = USUB { { src176 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_101 = USUB { { src176 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_127 = USUB { { src176 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src178 = { sub_85.out.1 } } \
  -pre_assign { src183 = { sub_101.out.1 } } \
  -pre_assign { src182 = { sub_127.out.1 } } \
  -post_resource { { 7 } r83 = SUB { { src176 ZERO 7 } { `b0000001 } } } \
  -post_assign { src178 = { r83.out.1 } } \
  -post_assign { src183 = { r83.out.1 } } \
  -post_assign { src182 = { r83.out.1 } } 

guide_transformation \
  -design { UART_RX_FSM } \
  -type { share } \
  -input { 5 src179 } \
  -input { 32 src180 } \
  -input { 32 src189 } \
  -input { 32 src187 } \
  -output { 1 src181 } \
  -output { 1 src190 } \
  -output { 1 src188 } \
  -pre_resource { { 1 } ne_85 = NEQ { { src179 ZERO 32 } { src180 } } } \
  -pre_resource { { 1 } eq_101_2 = EQ { { src179 ZERO 32 } { src189 } } } \
  -pre_resource { { 1 } eq_127_2 = EQ { { src179 ZERO 32 } { src187 } } } \
  -pre_assign { src181 = { ne_85.out.1 } } \
  -pre_assign { src190 = { eq_101_2.out.1 } } \
  -pre_assign { src188 = { eq_127_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 1 } r84 = CMP6 { { src179 ZERO 32 } { src187 } { 0 } } } \
  -post_assign { src181 = { r84.out.6 } } \
  -post_assign { src190 = { r84.out.5 } } \
  -post_assign { src188 = { r84.out.5 } } 

guide_transformation \
  -design { UART_RX_FSM } \
  -type { share } \
  -input { 6 src176 } \
  -output { 7 src186 } \
  -output { 7 src185 } \
  -pre_resource { { 7 } sub_145 = USUB { { src176 ZERO 7 } { `b0000010 } } } \
  -pre_resource { { 7 } sub_160 = USUB { { src176 ZERO 7 } { `b0000010 } } } \
  -pre_assign { src186 = { sub_145.out.1 } } \
  -pre_assign { src185 = { sub_160.out.1 } } \
  -post_resource { { 7 } r85 = SUB { { src176 ZERO 7 } { `b0000010 } } } \
  -post_assign { src186 = { r85.out.1 } } \
  -post_assign { src185 = { r85.out.1 } } 

guide_transformation \
  -design { UART_RX_FSM } \
  -type { share } \
  -input { 5 src179 } \
  -input { 32 src193 } \
  -input { 32 src191 } \
  -output { 1 src194 } \
  -output { 1 src192 } \
  -pre_resource { { 1 } eq_145_2 = EQ { { src179 ZERO 32 } { src193 } } } \
  -pre_resource { { 1 } eq_160_2 = EQ { { src179 ZERO 32 } { src191 } } } \
  -pre_assign { src194 = { eq_145_2.out.1 } } \
  -pre_assign { src192 = { eq_160_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r86 = CMP6 { { src179 ZERO 32 } { src191 } { 0 } } } \
  -post_assign { src194 = { r86.out.5 } } \
  -post_assign { src192 = { r86.out.5 } } 

guide_transformation \
  -design { UART_TX_serializer } \
  -type { map } \
  -input { 4 src256 } \
  -output { 4 src258 } \
  -pre_resource { { 4 } add_33 = UADD { { src256 } { `b0001 } } } \
  -pre_assign { src258 = { add_33.out.1 } } \
  -post_resource { { 4 } add_33 = ADD { { src256 } { `b0001 } } } \
  -post_assign { src258 = { add_33.out.1 } } 

guide_transformation \
  -design { Integer_Clock_Divider_0 } \
  -type { share } \
  -input { 7 src276 } \
  -input { 32 src278 } \
  -output { 1 src280 } \
  -output { 1 src279 } \
  -pre_resource { { 1 } eq_40 = EQ { { src276 ZERO 32 } { src278 } } } \
  -pre_resource { { 1 } eq_46 = EQ { { src276 ZERO 32 } { src278 } } } \
  -pre_assign { src280 = { eq_40.out.1 } } \
  -pre_assign { src279 = { eq_46.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r64 = CMP6 { { src276 ZERO 32 } { src278 } { 0 } } } \
  -post_assign { src280 = { r64.out.5 } } \
  -post_assign { src279 = { r64.out.5 } } 

guide_transformation \
  -design { Integer_Clock_Divider_0 } \
  -type { map } \
  -input { 7 src273 } \
  -output { 8 src275 } \
  -pre_resource { { 8 } sub_40 = USUB { { src273 ZERO 8 } { `b00000001 } } } \
  -pre_assign { src275 = { sub_40.out.1 } } \
  -post_resource { { 8 } sub_40 = SUB { { src273 ZERO 8 } { `b00000001 } } } \
  -post_assign { src275 = { sub_40.out.1 } } 

guide_transformation \
  -design { Integer_Clock_Divider_0 } \
  -type { map } \
  -input { 7 src276 } \
  -input { 7 src273 } \
  -output { 1 src277 } \
  -pre_resource { { 1 } eq_40_2 = EQ { { src276 } { src273 } } } \
  -pre_assign { src277 = { eq_40_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_40_2 = CMP6 { { src276 } { src273 } { 0 } } } \
  -post_assign { src277 = { eq_40_2.out.5 } } 

guide_transformation \
  -design { Integer_Clock_Divider_0 } \
  -type { map } \
  -input { 7 src276 } \
  -output { 7 src281 } \
  -pre_resource { { 7 } add_53 = UADD { { src276 } { `b0000001 } } } \
  -pre_assign { src281 = { add_53.out.1 } } \
  -post_resource { { 7 } add_53 = ADD { { src276 } { `b0000001 } } } \
  -post_assign { src281 = { add_53.out.1 } } 

guide_transformation \
  -design { fifo_wr_P_SIZE4 } \
  -type { map } \
  -input { 4 src298 } \
  -output { 4 src300 } \
  -pre_resource { { 4 } add_33 = UADD { { src298 } { `b0001 } } } \
  -pre_assign { src300 = { add_33.out.1 } } \
  -post_resource { { 4 } add_33 = ADD { { src298 } { `b0001 } } } \
  -post_assign { src300 = { add_33.out.1 } } 

guide_transformation \
  -design { fifo_wr_P_SIZE4 } \
  -type { map } \
  -input { 2 src295 } \
  -input { 2 src296 } \
  -output { 1 src297 } \
  -pre_resource { { 1 } eq_72 = EQ { { src295 } { src296 } } } \
  -pre_assign { src297 = { eq_72.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_72 = CMP6 { { src295 } { src296 } { 0 } } } \
  -post_assign { src297 = { eq_72.out.5 } } 

guide_transformation \
  -design { fifo_rd_P_SIZE4 } \
  -type { map } \
  -input { 4 src321 } \
  -output { 4 src323 } \
  -pre_resource { { 4 } add_33 = UADD { { src321 } { `b0001 } } } \
  -pre_assign { src323 = { add_33.out.1 } } \
  -post_resource { { 4 } add_33 = ADD { { src321 } { `b0001 } } } \
  -post_assign { src323 = { add_33.out.1 } } 

guide_transformation \
  -design { fifo_rd_P_SIZE4 } \
  -type { map } \
  -input { 4 src318 } \
  -input { 4 src319 } \
  -output { 1 src320 } \
  -pre_resource { { 1 } eq_72 = EQ { { src318 } { src319 } } } \
  -pre_assign { src320 = { eq_72.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_72 = CMP6 { { src318 } { src319 } { 0 } } } \
  -post_assign { src320 = { eq_72.out.5 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U7_mux2X1 mux2X1_1 } \
    { U6_mux2X1 mux2X1_2 } \
    { U5_mux2X1 mux2X1_3 } \
    { U4_mux2X1 mux2X1_4 } \
    { U3_mux2X1 mux2X1_5 } \
    { U2_mux2X1 mux2X1_6 } \
    { U1_RST_SYNC_UART RST_SYNC_NUM_STAGES2_1 } \
    { U1_Integer_Clock_Divider_RX Integer_Clock_Divider_1 } \
    { U0_Async_fifo/u_r2w_sync BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1 } \
    { U1_Integer_Clock_Divider_RX/U10 Integer_Clock_Divider_0_MUX_OP_2_1_1_0 } \
    { U0_Integer_Clock_Divider_TX/U10 Integer_Clock_Divider_0_MUX_OP_2_1_1_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_ALU_16B/div_60 ALU_16B_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src27 } \
  -input { 8 src28 } \
  -output { 16 src29 } \
  -pre_resource { { 16 } mult_56 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -pre_assign { src29 = { mult_56.out.1 } } \
  -post_resource { { 16 } mult_56 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -post_assign { src29 = { mult_56.out.1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_ALU_16B/dp_cluster_0/mult_56 ALU_16B_DW02_mult_0 } } 

guide_multiplier \
  -design { SYS_TOP_DFT } \
  -instance { U0_ALU_16B/div_60 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP_DFT } \
  -instance { U0_ALU_16B/mult_56 } \
  -arch { csa } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Async_fifo Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Async_fifo/u_fifo_mem fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Async_fifo/u_fifo_rd fifo_rd_P_SIZE4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Async_fifo/u_fifo_wr fifo_wr_P_SIZE4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Async_fifo/u_r2w_sync BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Async_fifo/u_w2r_sync BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_DATA_SYNC DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Integer_Clock_Divider_TX Integer_Clock_Divider_test_0 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_PULSE_GEN PULSE_GEN_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_RST_SYNC_REF RST_SYNC_NUM_STAGES2_test_0 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_Register_File Register_File_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_SYS_CTRL SYS_CTRL_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART UART_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_RX UART_RX_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_RX/U0_FSM UART_RX_FSM_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_RX/U0_data_sampling UART_RX_data_sampling_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_RX/U0_deserializer UART_RX_deserializer_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_RX/U0_edge_bit_counter UART_RX_edge_bit_counter_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_RX/U0_parity_check UART_RX_parity_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_RX/U0_strt_check UART_RX_strt_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_TX UART_TX_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_TX/U0_FSM UART_TX_FSM_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_TX/U0_parity_Calc UART_TX_parity_Calc_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_TX/U0_serializer UART_TX_serializer_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U1_Integer_Clock_Divider_RX Integer_Clock_Divider_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U1_RST_SYNC_UART RST_SYNC_NUM_STAGES2_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_UART/U0_UART_RX/U0_stop_check UART_RX_stop_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U0_ALU_16B ALU_16B_test_1 } } 

guide_scan_input \
  -design { SYS_TOP_DFT } \
  -disable_value { 0 } \
  -ports { SE } 

guide_scan_input \
  -design { SYS_TOP_DFT } \
  -disable_value { 1 } \
  -ports { test_mode } 

guide_ununiquify \
  -design { SYS_TOP_DFT } \
  { { U0_RST_SYNC_REF RST_SYNC_NUM_STAGES2_test_1 } \
    { U6_mux2X1 mux2X1_1 } \
    { U5_mux2X1 mux2X1_1 } \
    { U4_mux2X1 mux2X1_1 } \
    { U3_mux2X1 mux2X1_1 } \
    { U1_mux2X1 mux2X1_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { U7_mux2X1 mux2X1_1 } \
    { U6_mux2X1 mux2X1_2 } \
    { U5_mux2X1 mux2X1_3 } \
    { U4_mux2X1 mux2X1_4 } \
    { U3_mux2X1 mux2X1_5 } \
    { U1_mux2X1 mux2X1_0 } \
    { U1_RST_SYNC_UART RST_SYNC_NUM_STAGES2_test_1 } \
    { U0_RST_SYNC_REF RST_SYNC_NUM_STAGES2_test_0 } } 

#---- Recording stopped at Sun Oct 27 03:01:30 2024

setup
