# 4_Stage_SIMD_Multimedia_Processor
Structural and Behavioral design of a four-stage pipelined multimedia unit with a reduced set of multimedia instructions similar to those in the Sony Cell SPU and Intel SSE architectures
