
ubuntu-preinstalled/sg_turs:     file format elf32-littlearm


Disassembly of section .init:

00000950 <.init>:
 950:	push	{r3, lr}
 954:	bl	10d4 <set_scsi_pt_cdb@plt+0x5e4>
 958:	pop	{r3, pc}

Disassembly of section .plt:

0000095c <raise@plt-0x14>:
 95c:	push	{lr}		; (str lr, [sp, #-4]!)
 960:	ldr	lr, [pc, #4]	; 96c <raise@plt-0x4>
 964:	add	lr, pc, lr
 968:	ldr	pc, [lr, #8]!
 96c:	ldrdeq	r2, [r1], -ip

00000970 <raise@plt>:
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #73728	; 0x12000
 978:	ldr	pc, [ip, #1500]!	; 0x5dc

0000097c <get_scsi_pt_os_err@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #73728	; 0x12000
 984:	ldr	pc, [ip, #1492]!	; 0x5d4

00000988 <__cxa_finalize@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #73728	; 0x12000
 990:	ldr	pc, [ip, #1484]!	; 0x5cc

00000994 <sg_ll_test_unit_ready_pt@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #73728	; 0x12000
 99c:	ldr	pc, [ip, #1476]!	; 0x5c4

000009a0 <clock_gettime@plt>:
 9a0:	add	ip, pc, #0, 12
 9a4:	add	ip, ip, #73728	; 0x12000
 9a8:	ldr	pc, [ip, #1468]!	; 0x5bc

000009ac <sg_cmds_close_device@plt>:
 9ac:	add	ip, pc, #0, 12
 9b0:	add	ip, ip, #73728	; 0x12000
 9b4:	ldr	pc, [ip, #1460]!	; 0x5b4

000009b8 <sleep@plt>:
 9b8:	add	ip, pc, #0, 12
 9bc:	add	ip, ip, #73728	; 0x12000
 9c0:	ldr	pc, [ip, #1452]!	; 0x5ac

000009c4 <__stack_chk_fail@plt>:
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #73728	; 0x12000
 9cc:	ldr	pc, [ip, #1444]!	; 0x5a4

000009d0 <pr2serr@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #73728	; 0x12000
 9d8:	ldr	pc, [ip, #1436]!	; 0x59c

000009dc <perror@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #73728	; 0x12000
 9e4:	ldr	pc, [ip, #1428]!	; 0x594

000009e8 <sg_ll_test_unit_ready_progress_pt@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #73728	; 0x12000
 9f0:	ldr	pc, [ip, #1420]!	; 0x58c

000009f4 <getenv@plt>:
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #73728	; 0x12000
 9fc:	ldr	pc, [ip, #1412]!	; 0x584

00000a00 <puts@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #73728	; 0x12000
 a08:	ldr	pc, [ip, #1404]!	; 0x57c

00000a0c <__libc_start_main@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #73728	; 0x12000
 a14:	ldr	pc, [ip, #1396]!	; 0x574

00000a18 <__gmon_start__@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #73728	; 0x12000
 a20:	ldr	pc, [ip, #1388]!	; 0x56c

00000a24 <getopt_long@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #73728	; 0x12000
 a2c:	ldr	pc, [ip, #1380]!	; 0x564

00000a30 <strlen@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #73728	; 0x12000
 a38:	ldr	pc, [ip, #1372]!	; 0x55c

00000a3c <do_scsi_pt@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #73728	; 0x12000
 a44:	ldr	pc, [ip, #1364]!	; 0x554

00000a48 <__errno_location@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #73728	; 0x12000
 a50:	ldr	pc, [ip, #1356]!	; 0x54c

00000a54 <destruct_scsi_pt_obj@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #73728	; 0x12000
 a5c:	ldr	pc, [ip, #1348]!	; 0x544

00000a60 <__printf_chk@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #73728	; 0x12000
 a68:	ldr	pc, [ip, #1340]!	; 0x53c

00000a6c <construct_scsi_pt_obj_with_fd@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #73728	; 0x12000
 a74:	ldr	pc, [ip, #1332]!	; 0x534

00000a78 <sg_convert_errno@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #73728	; 0x12000
 a80:	ldr	pc, [ip, #1324]!	; 0x52c

00000a84 <set_scsi_pt_sense@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #73728	; 0x12000
 a8c:	ldr	pc, [ip, #1316]!	; 0x524

00000a90 <safe_strerror@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #73728	; 0x12000
 a98:	ldr	pc, [ip, #1308]!	; 0x51c

00000a9c <sg_cmds_process_resp@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #73728	; 0x12000
 aa4:	ldr	pc, [ip, #1300]!	; 0x514

00000aa8 <sg_get_category_sense_str@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #73728	; 0x12000
 ab0:	ldr	pc, [ip, #1292]!	; 0x50c

00000ab4 <sg_get_num@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #73728	; 0x12000
 abc:	ldr	pc, [ip, #1284]!	; 0x504

00000ac0 <sg_cmds_open_device@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #73728	; 0x12000
 ac8:	ldr	pc, [ip, #1276]!	; 0x4fc

00000acc <clear_scsi_pt_obj@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #73728	; 0x12000
 ad4:	ldr	pc, [ip, #1268]!	; 0x4f4

00000ad8 <strncmp@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #73728	; 0x12000
 ae0:	ldr	pc, [ip, #1260]!	; 0x4ec

00000ae4 <abort@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #73728	; 0x12000
 aec:	ldr	pc, [ip, #1252]!	; 0x4e4

00000af0 <set_scsi_pt_cdb@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #73728	; 0x12000
 af8:	ldr	pc, [ip, #1244]!	; 0x4dc

Disassembly of section .text:

00000afc <.text>:
     afc:	ldrcs	pc, [r0, #-2271]	; 0xfffff721
     b00:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
     b04:	push	{r1, r3, r4, r5, r6, sl, lr}
     b08:	ldrshtlt	r4, [r5], r0
     b0c:	mcrge	8, 0, r5, cr15, cr3, {6}
     b10:			; <UNDEFINED> instruction: 0xf8df4607
     b14:	ldmdavs	fp, {r2, r8, sl}
     b18:			; <UNDEFINED> instruction: 0xf04f9333
     b1c:	strcs	r0, [r0], #-768	; 0xfffffd00
     b20:	rsbsvs	r4, r4, r8, ror r4
     b24:	strmi	r9, [r8], pc, lsl #8
     b28:	strcs	r6, [r1, #-180]	; 0xffffff4c
     b2c:	strmi	lr, [r4], #-2502	; 0xfffff63a
     b30:	strmi	lr, [ip], #-2509	; 0xfffff633
     b34:	ldrls	r9, [r2, #-1038]	; 0xfffffbf2
     b38:	svc	0x005cf7ff
     b3c:	ldrtmi	r4, [r9], -r2, asr #12
     b40:			; <UNDEFINED> instruction: 0xf0002800
     b44:	ldrtmi	r8, [r0], -lr, lsl #1
     b48:	eorsmi	pc, pc, sp, lsl #17
     b4c:	mrrc2	0, 0, pc, r4, cr0	; <UNPREDICTABLE>
     b50:	stmdacs	r0, {r0, r2, r9, sl, lr}
     b54:			; <UNDEFINED> instruction: 0xf89dd178
     b58:	blcs	cc5c <set_scsi_pt_cdb@plt+0xc16c>
     b5c:	adcshi	pc, sp, r0, asr #32
     b60:	blcs	277ac <set_scsi_pt_cdb@plt+0x26cbc>
     b64:	adcshi	pc, r3, r0, asr #32
     b68:	umaalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
     b6c:			; <UNDEFINED> instruction: 0xf0002b00
     b70:			; <UNDEFINED> instruction: 0xf89d8091
     b74:	blcs	cc80 <set_scsi_pt_cdb@plt+0xc190>
     b78:	addhi	pc, r8, r0, asr #32
     b7c:	stmdacs	r0, {r2, r4, fp, ip, pc}
     b80:	adcshi	pc, r2, r0
     b84:	tstcs	r1, r3, lsl sl
     b88:	svc	0x009af7ff
     b8c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
     b90:	ldmdbls	r3, {r2, r6, r8, r9, fp, ip, lr, pc}
     b94:	svc	0x006af7ff
     b98:	stmdacs	r0, {r2, r9, sl, lr}
     b9c:	teqhi	r7, r0	; <UNPREDICTABLE>
     ba0:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ba4:	stmdacs	r0, {r1, r2, r9, sl, lr}
     ba8:	orrhi	pc, fp, r0, asr #32
     bac:	mlaspl	sp, sp, r8, pc	; <UNPREDICTABLE>
     bb0:			; <UNDEFINED> instruction: 0xf0002d00
     bb4:			; <UNDEFINED> instruction: 0xf8df80a8
     bb8:			; <UNDEFINED> instruction: 0xf6409464
     bbc:	vqshl.s8	q10, <illegal reg q14.5>, #4
     bc0:	ldrbtmi	r7, [r9], #1998	; 0x7ce
     bc4:	ldcls	0, cr14, [r3, #-124]	; 0xffffff84
     bc8:	subsmi	r1, r3, #1440	; 0x5a0
     bcc:	cmpmi	r3, r1, lsr r6
     bd0:	strls	r4, [r0, #-1568]	; 0xfffff9e0
     bd4:			; <UNDEFINED> instruction: 0xf04faa07
     bd8:	strls	r3, [r7, #-1535]	; 0xfffffa01
     bdc:	svc	0x0004f7ff
     be0:	blcs	27804 <set_scsi_pt_cdb@plt+0x26d14>
     be4:	orrhi	pc, r2, r0, asr #5
     be8:	strbmi	r2, [r9], -r4, ror #4
     bec:	vqdmulh.s<illegal width 8>	d15, d3, d2
     bf0:	strcc	r2, [r1], -r1
     bf4:	blx	fe0bf478 <set_scsi_pt_cdb@plt+0xfe0be988>
     bf8:	blx	fea85c4a <set_scsi_pt_cdb@plt+0xfea8515a>
     bfc:	b	13eb820 <set_scsi_pt_cdb@plt+0x13ead30>
     c00:			; <UNDEFINED> instruction: 0xf7ff235b
     c04:	blls	4bc8c4 <set_scsi_pt_cdb@plt+0x4bbdd4>
     c08:	vqsub.u8	d20, d16, d19
     c0c:	mvfcssz	f0, f5
     c10:	ldrsbcs	sp, [lr], -r9
     c14:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
     c18:	bfi	r9, r2, (invalid: 22:20)
     c1c:			; <UNDEFINED> instruction: 0xf1c89a14
     c20:	strbmi	r0, [r0], -r0, lsl #16
     c24:			; <UNDEFINED> instruction: 0xf7ff9204
     c28:	ldmibmi	sp!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
     c2c:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
     c30:	ldmmi	ip!, {r0, r1, r9, sl, lr}^
     c34:			; <UNDEFINED> instruction: 0xf7ff4478
     c38:	strbmi	lr, [r0], -ip, asr #29
     c3c:	svc	0x001cf7ff
     c40:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
     c44:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
     c48:	blmi	ffc9382c <set_scsi_pt_cdb@plt+0xffc92d3c>
     c4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     c50:	blls	cdacc0 <set_scsi_pt_cdb@plt+0xcda1d0>
     c54:			; <UNDEFINED> instruction: 0xf040405a
     c58:			; <UNDEFINED> instruction: 0x462881d9
     c5c:	pop	{r0, r2, r4, r5, ip, sp, pc}
     c60:	shsub8mi	r8, r0, r0
     c64:	eorspl	pc, pc, sp, lsl #17
     c68:	blx	fe63cc70 <set_scsi_pt_cdb@plt+0xfe63c180>
     c6c:	stmdacs	r0, {r0, r2, r9, sl, lr}
     c70:			; <UNDEFINED> instruction: 0xf89dd1ea
     c74:	bicslt	r3, r3, pc, lsr r0
     c78:	blcs	278c4 <set_scsi_pt_cdb@plt+0x26dd4>
     c7c:	svcge	0x0074f43f
     c80:	strcs	r4, [r0, #-2282]	; 0xfffff716
     c84:			; <UNDEFINED> instruction: 0xf7ff4478
     c88:			; <UNDEFINED> instruction: 0xe7ddeebc
     c8c:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
     c90:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
     c94:	umaalcc	pc, r1, sp, r8	; <UNPREDICTABLE>
     c98:			; <UNDEFINED> instruction: 0xf43f2b00
     c9c:	stmibmi	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
     ca0:	stmiami	r5!, {r8, sl, sp}^
     ca4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     ca8:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
     cac:	strbmi	lr, [r2], -ip, asr #15
     cb0:			; <UNDEFINED> instruction: 0x46304639
     cb4:	blx	fe83ccbe <set_scsi_pt_cdb@plt+0xfe83c1ce>
     cb8:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
     cbc:	blls	4753d4 <set_scsi_pt_cdb@plt+0x4748e4>
     cc0:			; <UNDEFINED> instruction: 0xf43f2b00
     cc4:			; <UNDEFINED> instruction: 0xf89daf51
     cc8:	blcs	cdcc <set_scsi_pt_cdb@plt+0xc2dc>
     ccc:	ldmmi	fp, {r3, r4, r6, r7, r8, ip, lr, pc}^
     cd0:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
     cd4:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
     cd8:			; <UNDEFINED> instruction: 0x4642e7b6
     cdc:			; <UNDEFINED> instruction: 0x46304639
     ce0:	blx	173cce8 <set_scsi_pt_cdb@plt+0x173c1f8>
     ce4:	strb	r4, [r8, r5, lsl #12]!
     ce8:	ldrbtmi	r4, [r8], #-2261	; 0xfffff72b
     cec:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     cf0:	mlascc	pc, sp, r8, pc	; <UNPREDICTABLE>
     cf4:			; <UNDEFINED> instruction: 0xf0002b00
     cf8:	ldmmi	r2, {r3, r4, r7, pc}^
     cfc:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     d00:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
     d04:			; <UNDEFINED> instruction: 0xf89de7a0
     d08:			; <UNDEFINED> instruction: 0xf1bbb03e
     d0c:			; <UNDEFINED> instruction: 0xf0400f00
     d10:			; <UNDEFINED> instruction: 0xf89d80bb
     d14:			; <UNDEFINED> instruction: 0xf8dd503c
     d18:	stccs	0, cr9, [r0, #-304]	; 0xfffffed0
     d1c:	addhi	pc, fp, r0
     d20:	strcs	r4, [r0, #-3017]	; 0xfffff437
     d24:	msrge	CPSR_s, #14614528	; 0xdf0000
     d28:	movwls	r4, #17531	; 0x447b
     d2c:	ldrbtmi	r4, [sl], #3016	; 0xbc8
     d30:	movwls	r4, #21627	; 0x547b
     d34:	svccs	0x0002e00d
     d38:	mrcls	1, 0, sp, cr2, cr15, {1}
     d3c:	vmlacs.f64	d9, d1, d13
     d40:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
     d44:			; <UNDEFINED> instruction: 0xf000930d
     d48:	strtmi	r8, [r0], -r0, lsr #2
     d4c:			; <UNDEFINED> instruction: 0xf7ff3501
     d50:	blls	4bc850 <set_scsi_pt_cdb@plt+0x4bbd60>
     d54:	ble	11517d0 <set_scsi_pt_cdb@plt+0x1150ce0>
     d58:			; <UNDEFINED> instruction: 0xae17a915
     d5c:	andcs	r2, r6, #0, 14
     d60:	strtmi	r8, [r0], -pc, lsl #1
     d64:			; <UNDEFINED> instruction: 0xf7ff9715
     d68:	ldrtmi	lr, [r1], -r4, asr #29
     d6c:	strtmi	r2, [r0], -r0, lsr #4
     d70:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     d74:	eorscs	r4, ip, #78643200	; 0x4b00000
     d78:	mvnscc	pc, pc, asr #32
     d7c:			; <UNDEFINED> instruction: 0xf7ff4620
     d80:	blx	fed7c700 <set_scsi_pt_cdb@plt+0xfed7bc10>
     d84:	ldrtmi	pc, [fp], -r5, lsl #3	; <UNPREDICTABLE>
     d88:	stmdbeq	r9, {r9, sl, ip, pc}^
     d8c:	andls	pc, r8, sp, asr #17
     d90:	stmdbge	sl, {r0, r8, ip, pc}
     d94:	ldrbmi	r9, [r1], -r3, lsl #2
     d98:	strtmi	r4, [r0], -r2, lsl #12
     d9c:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
     da0:			; <UNDEFINED> instruction: 0xf0001c43
     da4:	strhcc	r8, [r2], -r6
     da8:	svcls	0x000ad1cf
     dac:	rsbsle	r2, sl, r6, lsl #30
     db0:			; <UNDEFINED> instruction: 0xf1a7ddc1
     db4:	blcs	41a0c <set_scsi_pt_cdb@plt+0x40f1c>
     db8:	vnmlals.f16	s26, s5, s14	; <UNPREDICTABLE>
     dbc:	vmlacs.f64	d9, d1, d13
     dc0:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
     dc4:	bicle	r9, r0, sp, lsl #6
     dc8:			; <UNDEFINED> instruction: 0xf10d464b
     dcc:	cmpcs	r0, ip, ror r9
     dd0:			; <UNDEFINED> instruction: 0x464a4638
     dd4:			; <UNDEFINED> instruction: 0xf7ff970e
     dd8:	strbmi	lr, [r8], -r8, ror #28
     ddc:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
     de0:	eorsvs	pc, r0, sp, lsl #17
     de4:	mlascc	lr, sp, r8, pc	; <UNPREDICTABLE>
     de8:			; <UNDEFINED> instruction: 0xf1bbb11b
     dec:			; <UNDEFINED> instruction: 0xf0400f00
     df0:	blls	4a1078 <set_scsi_pt_cdb@plt+0x4a0588>
     df4:	vqrdmulh.s<illegal width 8>	d18, d0, d1
     df8:			; <UNDEFINED> instruction: 0xf89d8081
     dfc:	bcs	8ec4 <set_scsi_pt_cdb@plt+0x83d4>
     e00:	addhi	pc, lr, r0
     e04:	strtmi	r2, [r0], -r0, lsl #10
     e08:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     e0c:	ldmibmi	r1, {r0, r3, sp, lr, pc}
     e10:	ldrbtmi	r4, [r9], #-2193	; 0xfffff76f
     e14:			; <UNDEFINED> instruction: 0xf7ff4478
     e18:	ldrdcs	lr, [ip], -ip
     e1c:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     e20:	strbmi	r4, [r0], -r5, lsl #12
     e24:	stcl	7, cr15, [r2, #1020]	; 0x3fc
     e28:	stmmi	ip, {r0, r1, r3, r8, r9, sl, sp, lr, pc}
     e2c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     e30:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
     e34:	blls	4baa5c <set_scsi_pt_cdb@plt+0x4b9f6c>
     e38:	and	r4, r1, r9, lsl r6
     e3c:	strcc	r9, [r1, #-2322]	; 0xfffff6ee
     e40:	ble	ff3d187c <set_scsi_pt_cdb@plt+0xff3d0d8c>
     e44:			; <UNDEFINED> instruction: 0xf285fab5
     e48:	strtmi	r4, [r9], -fp, asr #12
     e4c:	ldmdbeq	r2, {r5, r9, sl, lr}^
     e50:	stc	7, cr15, [r0, #1020]!	; 0x3fc
     e54:	rscsle	r2, r1, r0, lsl #16
     e58:			; <UNDEFINED> instruction: 0x9e0d9912
     e5c:	andls	r2, lr, r1, lsl #18
     e60:	streq	pc, [r1], -r6, lsl #2
     e64:	mvnle	r9, sp, lsl #12
     e68:			; <UNDEFINED> instruction: 0xf0002802
     e6c:	cdpge	0, 1, cr8, cr15, cr10, {6}
     e70:	cmpcs	r0, fp, asr #12
     e74:			; <UNDEFINED> instruction: 0xf7ff4632
     e78:			; <UNDEFINED> instruction: 0x4630ee18
     e7c:	stcl	7, cr15, [r0, #1020]	; 0x3fc
     e80:			; <UNDEFINED> instruction: 0xf88d2301
     e84:			; <UNDEFINED> instruction: 0xe7ad3030
     e88:	andcs	sl, r1, r8, lsl #18
     e8c:	strpl	lr, [r8, #-2509]	; 0xfffff633
     e90:	stc	7, cr15, [r6, #1020]	; 0x3fc
     e94:			; <UNDEFINED> instruction: 0xf43f2800
     e98:	ldmdami	r1!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
     e9c:	ldrbtmi	r4, [r8], #-1707	; 0xfffff955
     ea0:	ldc	7, cr15, [ip, #1020]	; 0x3fc
     ea4:	blls	37ab80 <set_scsi_pt_cdb@plt+0x37a090>
     ea8:	movwls	r3, #54017	; 0xd301
     eac:	svceq	0x0000f1b9
     eb0:	svcge	0x004bf43f
     eb4:			; <UNDEFINED> instruction: 0xf7ff9804
     eb8:	movwcs	lr, #7564	; 0x1d8c
     ebc:	eorscc	pc, r0, sp, lsl #17
     ec0:	stmdbmi	r8!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
     ec4:	ldrbtmi	r4, [r9], #-2152	; 0xfffff798
     ec8:			; <UNDEFINED> instruction: 0xf7ff4478
     ecc:	ldrtmi	lr, [r0], -r2, lsl #27
     ed0:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
     ed4:	ldr	r4, [r6, r5, lsl #12]
     ed8:	vldrle	d2, [r3, #4]
     edc:	stmdbmi	r3!, {r8, sl, sp}^
     ee0:	andcs	r4, r1, r2, lsr r6
     ee4:			; <UNDEFINED> instruction: 0xf7ff4479
     ee8:			; <UNDEFINED> instruction: 0xe78cedbc
     eec:			; <UNDEFINED> instruction: 0x46059b12
     ef0:	vstrle	d2, [r8, #4]
     ef4:	lfmle	f4, 2, [r2, #716]!	; 0x2cc
     ef8:	ldrb	r3, [r0, r1, lsl #12]!
     efc:	bcs	27738 <set_scsi_pt_cdb@plt+0x26c48>
     f00:			; <UNDEFINED> instruction: 0xf89ddd02
     f04:	cmplt	sl, r0, lsr r0
     f08:			; <UNDEFINED> instruction: 0xf47f2b01
     f0c:	stcls	15, cr10, [lr, #-492]	; 0xfffffe14
     f10:			; <UNDEFINED> instruction: 0x4620e779
     f14:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
     f18:	stc	7, cr15, [lr, #1020]!	; 0x3fc
     f1c:	strb	r9, [r1, -lr]!
     f20:			; <UNDEFINED> instruction: 0x461a4953
     f24:	blls	348f30 <set_scsi_pt_cdb@plt+0x348440>
     f28:			; <UNDEFINED> instruction: 0xf7ff4479
     f2c:	blls	4bc59c <set_scsi_pt_cdb@plt+0x4bbaac>
     f30:	ldmib	sp, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
     f34:	tstmi	r3, #8, 6	; 0x20000000
     f38:	stmdbge	sl, {r1, r5, ip, lr, pc}
     f3c:			; <UNDEFINED> instruction: 0xf7ff2001
     f40:	stmdacs	r0, {r4, r5, r8, sl, fp, sp, lr, pc}
     f44:	stmdbls	r9, {r0, r1, r2, r3, r6, r8, r9, fp, ip, lr, pc}
     f48:	sbcspl	pc, r3, r4, asr #12
     f4c:	vqdmlsl.s<illegal width 8>	<illegal reg q12.5>, d1, d11
     f50:	svcls	0x00080062
     f54:	stmdbcs	r0, {r2, r6, r9, ip, sp, lr, pc}^
     f58:	bls	2878cc <set_scsi_pt_cdb@plt+0x286ddc>
     f5c:	stmdbeq	pc, {r6, r7, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
     f60:	smlabbeq	r0, r3, fp, pc	; <UNPREDICTABLE>
     f64:	blne	ff4c6ee4 <set_scsi_pt_cdb@plt+0xff4c63f4>
     f68:	vqrdmulh.s<illegal width 8>	d15, d3, d9
     f6c:	strtne	lr, [r1], r6, asr #23
     f70:	ldmne	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}^
     f74:	strbvc	lr, [r3, r7, asr #22]!
     f78:			; <UNDEFINED> instruction: 0xf1772e01
     f7c:	ble	2c1b84 <set_scsi_pt_cdb@plt+0x2c1094>
     f80:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
     f84:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
     f88:	stmdals	r5, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
     f8c:			; <UNDEFINED> instruction: 0xf7ff970e
     f90:			; <UNDEFINED> instruction: 0xf88ded38
     f94:			; <UNDEFINED> instruction: 0xe6d86030
     f98:			; <UNDEFINED> instruction: 0x46394630
     f9c:	subcs	pc, r0, #68, 4	; 0x40000004
     fa0:	vsubw.s8	q9, q0, d0
     fa4:			; <UNDEFINED> instruction: 0xf000020f
     fa8:	movwcs	pc, #2871	; 0xb37	; <UNPREDICTABLE>
     fac:			; <UNDEFINED> instruction: 0x46394630
     fb0:	vmin.s8	d20, d20, d2
     fb4:	vmlal.s<illegal width 8>	q9, d0, d0[0]
     fb8:			; <UNDEFINED> instruction: 0xf000020f
     fbc:	stmdbmi	lr!, {r0, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
     fc0:	ldrbtmi	r4, [r9], #-1619	; 0xfffff9ad
     fc4:	andcs	r4, r1, r2, lsl #12
     fc8:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     fcc:	blx	fe15289e <set_scsi_pt_cdb@plt+0xfe151dae>
     fd0:	ldrtmi	r0, [fp], -r9, lsl #2
     fd4:	blx	83cfde <set_scsi_pt_cdb@plt+0x83c4ee>
     fd8:	ldrbtmi	r4, [r9], #-2344	; 0xfffff6d8
     fdc:	andcs	r4, r1, r2, lsl #12
     fe0:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     fe4:			; <UNDEFINED> instruction: 0xf7ffe705
     fe8:	stmdavs	r6, {r4, r5, r8, sl, fp, sp, lr, pc}
     fec:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
     ff0:	ldcl	7, cr15, [r4], #1020	; 0x3fc
     ff4:			; <UNDEFINED> instruction: 0xd1a62e16
     ff8:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
     ffc:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1000:	stmdami	r1!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    1004:			; <UNDEFINED> instruction: 0xf7ff4478
    1008:			; <UNDEFINED> instruction: 0xe739ecfc
    100c:	ldcl	7, cr15, [sl], {255}	; 0xff
    1010:	andeq	r2, r1, r0, asr #8
    1014:	muleq	r0, ip, r0
    1018:	andeq	r1, r0, r0, asr #5
    101c:	andeq	r1, r0, r6, asr #5
    1020:	andeq	r1, r0, r6, ror #8
    1024:	andeq	r1, r0, r4, lsr r2
    1028:	strdeq	r2, [r1], -r8
    102c:	ldrdeq	r0, [r0], -r4
    1030:	andeq	r1, r0, r6, ror #2
    1034:	andeq	r1, r0, r4, lsl #3
    1038:	muleq	r0, r2, r1
    103c:	andeq	r0, r0, sl, lsr #29
    1040:	andeq	r1, r0, r2, ror #2
    1044:	andeq	r0, r0, sl, asr fp
    1048:	strdeq	r1, [r0], -r4
    104c:	andeq	r1, r0, sl, asr #3
    1050:	ldrdeq	r1, [r0], -r8
    1054:	andeq	r1, r0, r2, lsl #5
    1058:	andeq	r1, r0, r8, lsl r2
    105c:	andeq	r0, r0, lr, asr #26
    1060:	andeq	r1, r0, sl, lsr r0
    1064:	andeq	r1, r0, lr, asr #3
    1068:	andeq	r1, r0, r4, ror #2
    106c:	andeq	r0, r0, ip, asr #31
    1070:	andeq	r1, r0, ip, asr #1
    1074:	andeq	r1, r0, r6, asr #32
    1078:	andeq	r0, r0, r2, asr #31
    107c:	ldrdeq	r0, [r0], -r6
    1080:	andeq	r0, r0, r6, asr pc
    1084:	andeq	r0, r0, sl, asr pc
    1088:	andeq	r0, r0, r4, lsl #30
    108c:	bleq	3d1d0 <set_scsi_pt_cdb@plt+0x3c6e0>
    1090:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1094:	strbtmi	fp, [sl], -r2, lsl #24
    1098:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    109c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    10a0:	ldrmi	sl, [sl], #776	; 0x308
    10a4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    10a8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10ac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10b0:			; <UNDEFINED> instruction: 0xf85a4b06
    10b4:	stmdami	r6, {r0, r1, ip, sp}
    10b8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    10bc:	stc	7, cr15, [r6], #1020	; 0x3fc
    10c0:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    10c4:	andeq	r1, r1, r4, lsl #29
    10c8:	muleq	r0, r0, r0
    10cc:	andeq	r0, r0, r8, lsr #1
    10d0:	andeq	r0, r0, ip, lsr #1
    10d4:	ldr	r3, [pc, #20]	; 10f0 <set_scsi_pt_cdb@plt+0x600>
    10d8:	ldr	r2, [pc, #20]	; 10f4 <set_scsi_pt_cdb@plt+0x604>
    10dc:	add	r3, pc, r3
    10e0:	ldr	r2, [r3, r2]
    10e4:	cmp	r2, #0
    10e8:	bxeq	lr
    10ec:	b	a18 <__gmon_start__@plt>
    10f0:	andeq	r1, r1, r4, ror #28
    10f4:	andeq	r0, r0, r4, lsr #1
    10f8:	blmi	1d3118 <set_scsi_pt_cdb@plt+0x1d2628>
    10fc:	bmi	1d22e4 <set_scsi_pt_cdb@plt+0x1d17f4>
    1100:	addmi	r4, r3, #2063597568	; 0x7b000000
    1104:	andle	r4, r3, sl, ror r4
    1108:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    110c:	ldrmi	fp, [r8, -r3, lsl #2]
    1110:	svclt	0x00004770
    1114:			; <UNDEFINED> instruction: 0x00011fb8
    1118:			; <UNDEFINED> instruction: 0x00011fb4
    111c:	andeq	r1, r1, r0, asr #28
    1120:	muleq	r0, r8, r0
    1124:	stmdbmi	r9, {r3, fp, lr}
    1128:	bmi	252310 <set_scsi_pt_cdb@plt+0x251820>
    112c:	bne	252318 <set_scsi_pt_cdb@plt+0x251828>
    1130:	svceq	0x00cb447a
    1134:			; <UNDEFINED> instruction: 0x01a1eb03
    1138:	andle	r1, r3, r9, asr #32
    113c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1140:	ldrmi	fp, [r8, -r3, lsl #2]
    1144:	svclt	0x00004770
    1148:	andeq	r1, r1, ip, lsl #31
    114c:	andeq	r1, r1, r8, lsl #31
    1150:	andeq	r1, r1, r4, lsl lr
    1154:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1158:	blmi	2ae580 <set_scsi_pt_cdb@plt+0x2ada90>
    115c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1160:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1164:	blmi	26f718 <set_scsi_pt_cdb@plt+0x26ec28>
    1168:	ldrdlt	r5, [r3, -r3]!
    116c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1170:			; <UNDEFINED> instruction: 0xf7ff6818
    1174:			; <UNDEFINED> instruction: 0xf7ffec0a
    1178:	blmi	1c107c <set_scsi_pt_cdb@plt+0x1c058c>
    117c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1180:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1184:	andeq	r1, r1, r6, asr pc
    1188:	andeq	r1, r1, r4, ror #27
    118c:	muleq	r0, r4, r0
    1190:	muleq	r1, r2, lr
    1194:	andeq	r1, r1, r6, lsr pc
    1198:	svclt	0x0000e7c4
    119c:	svcmi	0x00f0e92d
    11a0:	bmi	fe1d2a00 <set_scsi_pt_cdb@plt+0xfe1d1f10>
    11a4:	blmi	fe1ed3c0 <set_scsi_pt_cdb@plt+0xfe1ec8d0>
    11a8:	ldrbtmi	sl, [sl], #-3842	; 0xfffff0fe
    11ac:	andslt	pc, r8, #14614528	; 0xdf0000
    11b0:	andshi	pc, r8, #14614528	; 0xdf0000
    11b4:			; <UNDEFINED> instruction: 0xf8df4604
    11b8:	ldrbtmi	sl, [fp], #536	; 0x218
    11bc:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    11c0:	andsls	pc, r0, #14614528	; 0xdf0000
    11c4:			; <UNDEFINED> instruction: 0x460d44fa
    11c8:	movwls	r6, #14363	; 0x381b
    11cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    11d0:			; <UNDEFINED> instruction: 0x465b44f9
    11d4:	ldrtmi	r4, [r1], -r2, asr #12
    11d8:	strls	r4, [r0, -r8, lsr #12]
    11dc:	stceq	0, cr15, [r0], {79}	; 0x4f
    11e0:	andgt	pc, r8, sp, asr #17
    11e4:	ldc	7, cr15, [lr], {255}	; 0xff
    11e8:			; <UNDEFINED> instruction: 0xf0001c43
    11ec:			; <UNDEFINED> instruction: 0xf1a080b7
    11f0:	blcs	dc1ef4 <set_scsi_pt_cdb@plt+0xdc1404>
    11f4:	adchi	pc, r3, r0, lsl #4
    11f8:			; <UNDEFINED> instruction: 0xf852a202
    11fc:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    1200:	svclt	0x00004710
    1204:	andeq	r0, r0, r3, lsr r1
    1208:	andeq	r0, r0, fp, lsr r1
    120c:	andeq	r0, r0, fp, lsr r1
    1210:	andeq	r0, r0, fp, lsr r1
    1214:	andeq	r0, r0, fp, lsr r1
    1218:	andeq	r0, r0, fp, lsr r1
    121c:	andeq	r0, r0, fp, lsr r1
    1220:	andeq	r0, r0, fp, lsr r1
    1224:	andeq	r0, r0, fp, lsr r1
    1228:	andeq	r0, r0, fp, lsr r1
    122c:	andeq	r0, r0, fp, lsr r1
    1230:	andeq	r0, r0, fp, lsr r1
    1234:	andeq	r0, r0, fp, lsr r1
    1238:	andeq	r0, r0, fp, lsr r1
    123c:	andeq	r0, r0, fp, lsr r1
    1240:			; <UNDEFINED> instruction: 0xffffffcf
    1244:	andeq	r0, r0, r9, lsl r1
    1248:	andeq	r0, r0, fp, lsr r1
    124c:	andeq	r0, r0, fp, lsr r1
    1250:	andeq	r0, r0, fp, lsr r1
    1254:	andeq	r0, r0, fp, lsr r1
    1258:	andeq	r0, r0, fp, lsr r1
    125c:	andeq	r0, r0, fp, lsr r1
    1260:	andeq	r0, r0, r3, lsl r1
    1264:	andeq	r0, r0, fp, lsr r1
    1268:	andeq	r0, r0, fp, lsr r1
    126c:	andeq	r0, r0, fp, lsr r1
    1270:	andeq	r0, r0, fp, lsr r1
    1274:	andeq	r0, r0, fp, lsr r1
    1278:	andeq	r0, r0, fp, lsr r1
    127c:	andeq	r0, r0, fp, lsr r1
    1280:	andeq	r0, r0, fp, lsr r1
    1284:	andeq	r0, r0, fp, lsr r1
    1288:	andeq	r0, r0, fp, lsr r1
    128c:	andeq	r0, r0, fp, lsr r1
    1290:	andeq	r0, r0, fp, lsr r1
    1294:	andeq	r0, r0, fp, lsr r1
    1298:	andeq	r0, r0, fp, lsr r1
    129c:	andeq	r0, r0, fp, lsr r1
    12a0:	andeq	r0, r0, fp, lsr r1
    12a4:	andeq	r0, r0, fp, lsr r1
    12a8:	andeq	r0, r0, r3, lsr r1
    12ac:	andeq	r0, r0, fp, lsr r1
    12b0:	andeq	r0, r0, fp, lsr r1
    12b4:	andeq	r0, r0, fp, lsr r1
    12b8:	andeq	r0, r0, sp, lsl #2
    12bc:	andeq	r0, r0, fp, lsr r1
    12c0:	strdeq	r0, [r0], -r9
    12c4:	andeq	r0, r0, fp, lsr r1
    12c8:	strdeq	r0, [r0], -r3
    12cc:	andeq	r0, r0, fp, lsr r1
    12d0:	andeq	r0, r0, fp, lsr r1
    12d4:	andeq	r0, r0, fp, lsr r1
    12d8:	andeq	r0, r0, sp, ror #1
    12dc:	andeq	r0, r0, fp, lsr r1
    12e0:	andeq	r0, r0, r1, ror #1
    12e4:	andcs	r6, r1, #573440	; 0x8c000
    12e8:	ldrmi	r7, [r3], #-290	; 0xfffffede
    12ec:	ldrb	r6, [r0, -r3, lsr #2]!
    12f0:	adcvc	r2, r3, r1, lsl #6
    12f4:	movwcs	lr, #5997	; 0x176d
    12f8:	strb	r7, [sl, -r3, rrx]!
    12fc:			; <UNDEFINED> instruction: 0xf8594b36
    1300:	ldmdavs	r8, {r0, r1, ip, sp}
    1304:	bl	ff5bf308 <set_scsi_pt_cdb@plt+0xff5be818>
    1308:	blle	130b310 <set_scsi_pt_cdb@plt+0x130a820>
    130c:	strb	r6, [r0, -r0, ror #1]!
    1310:	eorvc	r2, r3, r1, lsl #6
    1314:	movwcs	lr, #5981	; 0x175d
    1318:	ldrb	r7, [sl, -r3, ror #2]
    131c:	rscvc	r2, r0, r0
    1320:	blmi	a13be0 <set_scsi_pt_cdb@plt+0xa130f0>
    1324:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1328:	blls	db398 <set_scsi_pt_cdb@plt+0xda8a8>
    132c:	qdaddle	r4, sl, r4
    1330:	pop	{r0, r2, ip, sp, pc}
    1334:	stmiavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1338:	adcvs	r3, r3, r1, lsl #6
    133c:	strmi	lr, [r2], -r9, asr #14
    1340:	ldrbmi	r4, [r0], -r1, lsl #12
    1344:	bl	113f348 <set_scsi_pt_cdb@plt+0x113e858>
    1348:	blcs	1b5dc <set_scsi_pt_cdb@plt+0x1aaec>
    134c:	svcge	0x0041f47f
    1350:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    1354:	bl	153f358 <set_scsi_pt_cdb@plt+0x153e868>
    1358:	strb	r2, [r1, r1]!
    135c:			; <UNDEFINED> instruction: 0xf8594b21
    1360:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    1364:	ble	711e18 <set_scsi_pt_cdb@plt+0x711328>
    1368:	orrslt	r6, sl, r2, ror #18
    136c:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
    1370:			; <UNDEFINED> instruction: 0xf856e007
    1374:	strtmi	r1, [r0], -r3, lsr #32
    1378:	bl	abf37c <set_scsi_pt_cdb@plt+0xabe88c>
    137c:	movwcc	r6, #6203	; 0x183b
    1380:	ldmdavs	fp!, {r0, r1, r3, r4, r5, sp, lr}
    1384:	blle	ffd11e38 <set_scsi_pt_cdb@plt+0xffd11348>
    1388:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    138c:	bl	e3f390 <set_scsi_pt_cdb@plt+0xe3e8a0>
    1390:	strb	r2, [r5, r1]
    1394:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1398:	adcmi	r3, fp, #67108864	; 0x4000000
    139c:	cmnvs	r2, fp, lsr r0
    13a0:	andcs	sp, r0, r4, ror #23
    13a4:	ldmdami	r2, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    13a8:			; <UNDEFINED> instruction: 0xf7ff4478
    13ac:	ldmdami	r1, {r1, r4, r8, r9, fp, sp, lr, pc}
    13b0:			; <UNDEFINED> instruction: 0xf7ff4478
    13b4:	andcs	lr, r1, r6, lsr #22
    13b8:			; <UNDEFINED> instruction: 0xf7ffe7b2
    13bc:	svclt	0x0000eb04
    13c0:	muleq	r1, sl, sp
    13c4:	muleq	r0, ip, r0
    13c8:	andeq	r1, r1, sl, asr #28
    13cc:	andeq	r0, r0, lr, ror #12
    13d0:	andeq	r0, r0, r4, ror r9
    13d4:	andeq	r1, r1, r4, ror sp
    13d8:	strheq	r0, [r0], -r4
    13dc:	andeq	r1, r1, r0, lsr #24
    13e0:	andeq	r0, r0, r6, lsl #10
    13e4:	andeq	r0, r0, r0, lsr #1
    13e8:	andeq	r0, r0, lr, ror #15
    13ec:	andeq	r0, r0, lr, asr #9
    13f0:	muleq	r0, r0, r4
    13f4:	andeq	r0, r0, r8, lsr #9
    13f8:	vmls.i8	d18, d0, d1
    13fc:	push	{r3, r4, r5, r6, r7, pc}
    1400:	strdlt	r4, [r3], r0
    1404:	ldrdhi	pc, [ip, #143]!	; 0x8f
    1408:	blmi	1eca414 <set_scsi_pt_cdb@plt+0x1ec9924>
    140c:	ldrbtmi	r4, [r8], #1541	; 0x605
    1410:	ldrbtmi	r4, [fp], #-1550	; 0xfffff9f2
    1414:	ssatmi	r4, #2, r2, lsl #13
    1418:	and	r9, r8, r1, lsl #6
    141c:	stmdbcs	r0, {r0, r3, r5, r6, r8, fp, sp, lr}
    1420:	sbcshi	pc, sl, r0, asr #32
    1424:	strcc	r6, [r1], #-367	; 0xfffffe91
    1428:			; <UNDEFINED> instruction: 0xf00042a6
    142c:			; <UNDEFINED> instruction: 0xf85a80d3
    1430:	ldrtmi	r7, [r8], -r4, lsl #30
    1434:	b	fff3f438 <set_scsi_pt_cdb@plt+0xfff3e948>
    1438:	rscsle	r2, r4, r0, lsl #16
    143c:	blcs	b5f530 <set_scsi_pt_cdb@plt+0xb5ea40>
    1440:	ldfnep	f5, [sl], #-944	; 0xfffffc50
    1444:	rscle	r3, lr, r1, lsl #16
    1448:	andcc	r4, r1, #154140672	; 0x9300000
    144c:	mulcc	r0, fp, r8
    1450:	blcs	dd0154 <set_scsi_pt_cdb@plt+0xdcf664>
    1454:	tstge	r2, r4, ror r8
    1458:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    145c:	smladmi	r8, r9, r4, r4
    1460:	andeq	r0, r0, r5, asr #2
    1464:	andeq	r0, r0, r1, ror #1
    1468:	andeq	r0, r0, r1, ror #1
    146c:	andeq	r0, r0, r1, ror #1
    1470:	andeq	r0, r0, r1, ror #1
    1474:	andeq	r0, r0, r1, ror #1
    1478:	andeq	r0, r0, r1, ror #1
    147c:	andeq	r0, r0, r1, ror #1
    1480:	andeq	r0, r0, r1, ror #1
    1484:	andeq	r0, r0, r1, ror #1
    1488:	andeq	r0, r0, r1, ror #1
    148c:	andeq	r0, r0, r1, ror #1
    1490:	andeq	r0, r0, r1, ror #1
    1494:	andeq	r0, r0, r1, ror #1
    1498:	andeq	r0, r0, r1, ror #1
    149c:	andeq	r0, r0, sp, lsr r1
    14a0:			; <UNDEFINED> instruction: 0xffffffe5
    14a4:	andeq	r0, r0, r1, ror #1
    14a8:	andeq	r0, r0, r1, ror #1
    14ac:	andeq	r0, r0, r1, ror #1
    14b0:	andeq	r0, r0, r1, ror #1
    14b4:	andeq	r0, r0, r1, ror #1
    14b8:	andeq	r0, r0, r1, ror #1
    14bc:	andeq	r0, r0, r7, lsr r1
    14c0:	andeq	r0, r0, r1, ror #1
    14c4:	andeq	r0, r0, r1, ror #1
    14c8:	andeq	r0, r0, r1, ror #1
    14cc:	andeq	r0, r0, r1, ror #1
    14d0:	andeq	r0, r0, r1, ror #1
    14d4:	andeq	r0, r0, r1, ror #1
    14d8:	andeq	r0, r0, r1, ror #1
    14dc:	andeq	r0, r0, r1, ror #1
    14e0:	andeq	r0, r0, r1, ror #1
    14e4:	andeq	r0, r0, r1, ror #1
    14e8:	andeq	r0, r0, r1, ror #1
    14ec:	andeq	r0, r0, r1, ror #1
    14f0:	andeq	r0, r0, r1, ror #1
    14f4:	andeq	r0, r0, r1, ror #1
    14f8:	andeq	r0, r0, r1, ror #1
    14fc:	andeq	r0, r0, r1, ror #1
    1500:	andeq	r0, r0, r1, ror #1
    1504:	andeq	r0, r0, r1, ror #1
    1508:	andeq	r0, r0, r1, ror #1
    150c:	andeq	r0, r0, r1, ror #1
    1510:	andeq	r0, r0, r1, ror #1
    1514:	andeq	r0, r0, fp, lsr #2
    1518:	andeq	r0, r0, r1, ror #1
    151c:	andeq	r0, r0, r1, ror #1
    1520:	andeq	r0, r0, r1, ror #1
    1524:	andeq	r0, r0, r5, lsr #2
    1528:	andeq	r0, r0, r1, ror #1
    152c:	andeq	r0, r0, r1, ror #1
    1530:	andeq	r0, r0, r1, ror #1
    1534:	andeq	r0, r0, pc, lsl r1
    1538:	andeq	r0, r0, r1, ror #1
    153c:	andeq	r0, r0, r3, lsl r1
    1540:	ldrbmi	r2, [r9], -r2, lsl #4
    1544:			; <UNDEFINED> instruction: 0xf7ff4640
    1548:	orrlt	lr, r8, #200, 20	; 0xc8000
    154c:	andcs	r9, r4, #65536	; 0x10000
    1550:			; <UNDEFINED> instruction: 0xf7ff4659
    1554:	stmdacs	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
    1558:	svcge	0x0065f43f
    155c:	ldrbmi	r4, [r9], -r7, lsr #16
    1560:			; <UNDEFINED> instruction: 0xf7ff4478
    1564:	stmdami	r6!, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    1568:			; <UNDEFINED> instruction: 0xf7ff4478
    156c:	andcs	lr, r1, sl, asr #20
    1570:	stmdbvs	fp!, {r1, r2, r3, sp, lr, pc}
    1574:	andls	pc, r4, r5, lsl #17
    1578:			; <UNDEFINED> instruction: 0x612b3301
    157c:			; <UNDEFINED> instruction: 0xf885e762
    1580:	ldrb	r9, [pc, -r2]
    1584:	andls	pc, r1, r5, lsl #17
    1588:	andcs	lr, r0, ip, asr r7
    158c:	eorvc	r2, fp, r1, lsl #6
    1590:	pop	{r0, r1, ip, sp, pc}
    1594:			; <UNDEFINED> instruction: 0xf8858ff0
    1598:	ldrb	r9, [r3, -r5]
    159c:	andcs	r2, r0, r1, lsl #6
    15a0:	ldrb	r7, [r5, fp, ror #1]!
    15a4:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    15a8:	b	abf5ac <set_scsi_pt_cdb@plt+0xabeabc>
    15ac:	strb	r2, [pc, r0]!
    15b0:	andeq	pc, r2, fp, lsl #2
    15b4:	b	1fbf5b8 <set_scsi_pt_cdb@plt+0x1fbeac8>
    15b8:	rscvs	r2, r8, r0, lsl #16
    15bc:	svcge	0x0033f73f
    15c0:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    15c4:	b	73f5c8 <set_scsi_pt_cdb@plt+0x73ead8>
    15c8:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    15cc:	b	63f5d0 <set_scsi_pt_cdb@plt+0x63eae0>
    15d0:	ldrb	r2, [sp, r1]
    15d4:	ldrb	r2, [fp, r0]
    15d8:	ldrtmi	r4, [sl], -sp, lsl #16
    15dc:			; <UNDEFINED> instruction: 0xf7ff4478
    15e0:	stmdami	ip, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    15e4:			; <UNDEFINED> instruction: 0xf7ff4478
    15e8:	andcs	lr, r1, ip, lsl #20
    15ec:	ldrdcs	lr, [r0], -r0
    15f0:	svclt	0x00004770
    15f4:	andeq	r0, r0, lr, asr #18
    15f8:	andeq	r0, r0, sl, ror r9
    15fc:	andeq	r0, r0, r4, lsr r8
    1600:	andeq	r0, r0, r4, lsl r6
    1604:	ldrdeq	r0, [r0], -r6
    1608:	muleq	r0, lr, r7
    160c:			; <UNDEFINED> instruction: 0x000005b2
    1610:	ldrdeq	r0, [r0], -r4
    1614:	muleq	r0, r8, r5
    1618:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    161c:	svclt	0x00be2900
    1620:			; <UNDEFINED> instruction: 0xf04f2000
    1624:	and	r4, r6, r0, lsl #2
    1628:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    162c:			; <UNDEFINED> instruction: 0xf06fbf1c
    1630:			; <UNDEFINED> instruction: 0xf04f4100
    1634:			; <UNDEFINED> instruction: 0xf00030ff
    1638:			; <UNDEFINED> instruction: 0xf1adb83f
    163c:	stmdb	sp!, {r3, sl, fp}^
    1640:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    1644:	blcs	38270 <set_scsi_pt_cdb@plt+0x37780>
    1648:			; <UNDEFINED> instruction: 0xf000db1a
    164c:			; <UNDEFINED> instruction: 0xf8ddf83b
    1650:	ldmib	sp, {r2, sp, lr, pc}^
    1654:	andlt	r2, r4, r2, lsl #6
    1658:	submi	r4, r0, #112, 14	; 0x1c00000
    165c:	cmpeq	r1, r1, ror #22
    1660:	blle	6cc268 <set_scsi_pt_cdb@plt+0x6cb778>
    1664:			; <UNDEFINED> instruction: 0xf82ef000
    1668:	ldrd	pc, [r4], -sp
    166c:	movwcs	lr, #10717	; 0x29dd
    1670:	submi	fp, r0, #4
    1674:	cmpeq	r1, r1, ror #22
    1678:	bl	18d1fc8 <set_scsi_pt_cdb@plt+0x18d14d8>
    167c:	ldrbmi	r0, [r0, -r3, asr #6]!
    1680:	bl	18d1fd0 <set_scsi_pt_cdb@plt+0x18d14e0>
    1684:			; <UNDEFINED> instruction: 0xf0000343
    1688:			; <UNDEFINED> instruction: 0xf8ddf81d
    168c:	ldmib	sp, {r2, sp, lr, pc}^
    1690:	andlt	r2, r4, r2, lsl #6
    1694:	bl	1851f9c <set_scsi_pt_cdb@plt+0x18514ac>
    1698:	ldrbmi	r0, [r0, -r1, asr #2]!
    169c:	bl	18d1fec <set_scsi_pt_cdb@plt+0x18d14fc>
    16a0:			; <UNDEFINED> instruction: 0xf0000343
    16a4:			; <UNDEFINED> instruction: 0xf8ddf80f
    16a8:	ldmib	sp, {r2, sp, lr, pc}^
    16ac:	andlt	r2, r4, r2, lsl #6
    16b0:	bl	18d2000 <set_scsi_pt_cdb@plt+0x18d1510>
    16b4:	ldrbmi	r0, [r0, -r3, asr #6]!
    16b8:			; <UNDEFINED> instruction: 0xf04fb502
    16bc:			; <UNDEFINED> instruction: 0xf7ff0008
    16c0:	vstrlt.16	s28, [r2, #-176]	; 0xffffff50	; <UNPREDICTABLE>
    16c4:	svclt	0x00084299
    16c8:	push	{r4, r7, r9, lr}
    16cc:			; <UNDEFINED> instruction: 0x46044ff0
    16d0:	andcs	fp, r0, r8, lsr pc
    16d4:			; <UNDEFINED> instruction: 0xf8dd460d
    16d8:	svclt	0x0038c024
    16dc:	cmnle	fp, #1048576	; 0x100000
    16e0:			; <UNDEFINED> instruction: 0x46994690
    16e4:			; <UNDEFINED> instruction: 0xf283fab3
    16e8:	rsbsle	r2, r0, r0, lsl #22
    16ec:			; <UNDEFINED> instruction: 0xf385fab5
    16f0:	rsble	r2, r8, r0, lsl #26
    16f4:			; <UNDEFINED> instruction: 0xf1a21ad2
    16f8:	blx	244f80 <set_scsi_pt_cdb@plt+0x244490>
    16fc:	blx	24030c <set_scsi_pt_cdb@plt+0x23f81c>
    1700:			; <UNDEFINED> instruction: 0xf1c2f30e
    1704:	b	12c338c <set_scsi_pt_cdb@plt+0x12c289c>
    1708:	blx	a0431c <set_scsi_pt_cdb@plt+0xa0382c>
    170c:	b	12fe330 <set_scsi_pt_cdb@plt+0x12fd840>
    1710:	blx	204324 <set_scsi_pt_cdb@plt+0x203834>
    1714:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    1718:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    171c:	andcs	fp, r0, ip, lsr pc
    1720:	movwle	r4, #42497	; 0xa601
    1724:	bl	fed09730 <set_scsi_pt_cdb@plt+0xfed08c40>
    1728:	blx	2758 <set_scsi_pt_cdb@plt+0x1c68>
    172c:	blx	83db6c <set_scsi_pt_cdb@plt+0x83d07c>
    1730:	bl	197e354 <set_scsi_pt_cdb@plt+0x197d864>
    1734:	tstmi	r9, #46137344	; 0x2c00000
    1738:	bcs	11980 <set_scsi_pt_cdb@plt+0x10e90>
    173c:	b	13f5834 <set_scsi_pt_cdb@plt+0x13f4d44>
    1740:	b	13c38b0 <set_scsi_pt_cdb@plt+0x13c2dc0>
    1744:	b	1203cb8 <set_scsi_pt_cdb@plt+0x12031c8>
    1748:	ldrmi	r7, [r6], -fp, asr #17
    174c:	bl	fed39780 <set_scsi_pt_cdb@plt+0xfed38c90>
    1750:	bl	1942378 <set_scsi_pt_cdb@plt+0x1941888>
    1754:	ldmne	fp, {r0, r3, r9, fp}^
    1758:	beq	2bc488 <set_scsi_pt_cdb@plt+0x2bb998>
    175c:			; <UNDEFINED> instruction: 0xf14a1c5c
    1760:	cfsh32cc	mvfx0, mvfx1, #0
    1764:	strbmi	sp, [sp, #-7]
    1768:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    176c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    1770:	adfccsz	f4, f1, #5.0
    1774:	blx	175f58 <set_scsi_pt_cdb@plt+0x175468>
    1778:	blx	93f39c <set_scsi_pt_cdb@plt+0x93e8ac>
    177c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    1780:	vseleq.f32	s30, s28, s11
    1784:	blx	947b8c <set_scsi_pt_cdb@plt+0x94709c>
    1788:	b	10ff798 <set_scsi_pt_cdb@plt+0x10feca8>
    178c:			; <UNDEFINED> instruction: 0xf1a2040e
    1790:			; <UNDEFINED> instruction: 0xf1c20720
    1794:	blx	20301c <set_scsi_pt_cdb@plt+0x20252c>
    1798:	blx	13e3a8 <set_scsi_pt_cdb@plt+0x13d8b8>
    179c:	blx	13f3c0 <set_scsi_pt_cdb@plt+0x13e8d0>
    17a0:	b	10fdfb0 <set_scsi_pt_cdb@plt+0x10fd4c0>
    17a4:	blx	9023c8 <set_scsi_pt_cdb@plt+0x9018d8>
    17a8:	bl	117efc8 <set_scsi_pt_cdb@plt+0x117e4d8>
    17ac:	teqmi	r3, #1073741824	; 0x40000000
    17b0:	strbmi	r1, [r5], -r0, lsl #21
    17b4:	tsteq	r3, r1, ror #22
    17b8:	svceq	0x0000f1bc
    17bc:	stmib	ip, {r0, ip, lr, pc}^
    17c0:	pop	{r8, sl, lr}
    17c4:	blx	fed2578c <set_scsi_pt_cdb@plt+0xfed24c9c>
    17c8:	msrcc	CPSR_, #132, 6	; 0x10000002
    17cc:	blx	fee3b61c <set_scsi_pt_cdb@plt+0xfee3ab2c>
    17d0:	blx	fed7e1f8 <set_scsi_pt_cdb@plt+0xfed7d708>
    17d4:	eorcc	pc, r0, #335544322	; 0x14000002
    17d8:	orrle	r2, fp, r0, lsl #26
    17dc:	svclt	0x0000e7f3
    17e0:	mvnsmi	lr, #737280	; 0xb4000
    17e4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    17e8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    17ec:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    17f0:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17f4:	blne	1d929f0 <set_scsi_pt_cdb@plt+0x1d91f00>
    17f8:	strhle	r1, [sl], -r6
    17fc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1800:	svccc	0x0004f855
    1804:	strbmi	r3, [sl], -r1, lsl #8
    1808:	ldrtmi	r4, [r8], -r1, asr #12
    180c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1810:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1814:	svclt	0x000083f8
    1818:	andeq	r1, r1, sl, asr #12
    181c:	andeq	r1, r1, r0, asr #12
    1820:	svclt	0x00004770

Disassembly of section .fini:

00001824 <.fini>:
    1824:	push	{r3, lr}
    1828:	pop	{r3, pc}
