Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: frameBuffer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "frameBuffer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "frameBuffer"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : frameBuffer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/sramController.vhd" in Library work.
Architecture yolo of Entity sramcontroller is up to date.
Compiling vhdl file "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/vga_timing.vhd" in Library work.
Architecture behavioral of Entity vga_timing is up to date.
Compiling vhdl file "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/frameBuffer.vhd" in Library work.
Entity <framebuffer> compiled.
Entity <framebuffer> (Architecture <taylor>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <frameBuffer> in library <work> (architecture <taylor>).

Analyzing hierarchy for entity <sramController> in library <work> (architecture <yolo>) with generics.
	CLK_RATE = 50000

Analyzing hierarchy for entity <vga_timing> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <frameBuffer> in library <work> (Architecture <taylor>).
WARNING:Xst:753 - "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/frameBuffer.vhd" line 110: Unconnected output port 'ready' of component 'sramController'.
WARNING:Xst:753 - "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/frameBuffer.vhd" line 132: Unconnected output port 'last_column' of component 'vga_timing'.
WARNING:Xst:753 - "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/frameBuffer.vhd" line 132: Unconnected output port 'last_row' of component 'vga_timing'.
Entity <frameBuffer> analyzed. Unit <frameBuffer> generated.

Analyzing generic Entity <sramController> in library <work> (Architecture <yolo>).
	CLK_RATE = 50000
Entity <sramController> analyzed. Unit <sramController> generated.

Analyzing Entity <vga_timing> in library <work> (Architecture <behavioral>).
Entity <vga_timing> analyzed. Unit <vga_timing> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sramController>.
    Related source file is "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/sramController.vhd".
INFO:Xst:1799 - State r_00 is never reached in FSM <state>.
INFO:Xst:1799 - State w_20 is never reached in FSM <state>.
INFO:Xst:1799 - State w_00 is never reached in FSM <state>.
INFO:Xst:1799 - State w_40 is never reached in FSM <state>.
INFO:Xst:1799 - State w_60 is never reached in FSM <state>.
INFO:Xst:1799 - State w_unnecessary is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | power_up                                       |
    | Power Up State     | power_up                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <d>.
    Found 14-bit up counter for signal <power_up_count>.
    Found 23-bit register for signal <Raddr>.
    Found 16-bit register for signal <Rm2s>.
    Found 16-bit register for signal <Rs2m>.
    Found 14-bit comparator greatequal for signal <state$cmp_ge0000> created at line 102.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <sramController> synthesized.


Synthesizing Unit <vga_timing>.
    Related source file is "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/vga_timing.vhd".
    Found 1-bit register for signal <last_row>.
    Found 1-bit register for signal <last_column>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank_x>.
    Found 1-bit register for signal <blank_y>.
    Found 10-bit up counter for signal <column_counter>.
    Found 1-bit register for signal <pixel_en>.
    Found 10-bit up counter for signal <row_counter>.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <vga_timing> synthesized.


Synthesizing Unit <frameBuffer>.
    Related source file is "//fs-caedm/tcowley0/EE 320/Lab11_EE320_Taylor_Cowley/frameBuffer.vhd".
WARNING:Xst:646 - Signal <pixel_y<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <state_reg>.
    Found 1-bit register for signal <HS1>.
    Found 1-bit register for signal <HS2>.
    Found 1-bit register for signal <HS3>.
    Found 1-bit register for signal <HS4>.
    Found 16-bit register for signal <pixel_data>.
    Found 4-bit register for signal <state_reg>.
    Found 1-bit register for signal <VS1>.
    Found 1-bit register for signal <VS2>.
    Found 1-bit register for signal <VS3>.
    Found 1-bit register for signal <VS4>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <frameBuffer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 14-bit up counter                                     : 1
# Registers                                            : 20
 1-bit register                                        : 15
 16-bit register                                       : 3
 23-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 14-bit comparator greatequal                          : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <sramCtl/state/FSM> on signal <state[1:6]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 power_up      | 000001
 idle          | 000010
 r_00          | unreached
 r_20          | 000100
 r_40          | 001000
 r_60          | 010000
 r_unnecessary | 100000
 w_00          | unreached
 w_20          | unreached
 w_40          | unreached
 w_60          | unreached
 w_unnecessary | unreached
---------------------------
INFO:Xst:2261 - The FF/Latch <Rm2s_0> in Unit <sramCtl> is equivalent to the following 15 FFs/Latches, which will be removed : <Rm2s_1> <Rm2s_2> <Rm2s_3> <Rm2s_4> <Rm2s_5> <Rm2s_6> <Rm2s_7> <Rm2s_8> <Rm2s_9> <Rm2s_10> <Rm2s_11> <Rm2s_12> <Rm2s_13> <Rm2s_14> <Rm2s_15> 
WARNING:Xst:1710 - FF/Latch <Rm2s_0> (without init value) has a constant value of 0 in block <sramCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Rm2s<15:0>> (without init value) have a constant value of 0 in block <sramController>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 14-bit up counter                                     : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 1
 14-bit comparator greatequal                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <frameBuffer> ...

Optimizing unit <vga_timing> ...
WARNING:Xst:2677 - Node <control/last_column> of sequential type is unconnected in block <frameBuffer>.
WARNING:Xst:2677 - Node <control/last_row> of sequential type is unconnected in block <frameBuffer>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block frameBuffer, actual ratio is 1.

Final Macro Processing ...

Processing Unit <frameBuffer> :
	Found 4-bit shift register for signal <VS4>.
	Found 4-bit shift register for signal <HS4>.
Unit <frameBuffer> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100
# Shift Registers                                      : 2
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : frameBuffer.ngr
Top Level Output File Name         : frameBuffer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 72

Cell Usage :
# BELS                             : 208
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 20
#      LUT2                        : 27
#      LUT2_L                      : 1
#      LUT3                        : 17
#      LUT3_L                      : 3
#      LUT4                        : 52
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 102
#      FD                          : 2
#      FDC                         : 29
#      FDCE                        : 52
#      FDE                         : 16
#      FDPE                        : 3
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 71
#      IBUF                        : 6
#      IOBUF                       : 16
#      OBUF                        : 49
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       79  out of   4656     1%  
 Number of Slice Flip Flops:            102  out of   9312     1%  
 Number of 4 input LUTs:                135  out of   9312     1%  
    Number used as logic:               133
    Number used as Shift registers:       2
 Number of IOs:                          72
 Number of bonded IOBs:                  72  out of    232    31%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
btn0                               | IBUF                   | 84    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.140ns (Maximum Frequency: 140.056MHz)
   Minimum input arrival time before clock: 2.685ns
   Maximum output required time after clock: 7.457ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.140ns (frequency: 140.056MHz)
  Total number of paths / destination ports: 2337 / 158
-------------------------------------------------------------------------
Delay:               7.140ns (Levels of Logic = 24)
  Source:            sramCtl/power_up_count_2 (FF)
  Destination:       sramCtl/power_up_count_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sramCtl/power_up_count_2 to sramCtl/power_up_count_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  sramCtl/power_up_count_2 (sramCtl/power_up_count_2)
     LUT2:I0->O            1   0.704   0.000  sramCtl/Mcompar_state_cmp_ge0000_lut<0> (sramCtl/Mcompar_state_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  sramCtl/Mcompar_state_cmp_ge0000_cy<0> (sramCtl/Mcompar_state_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcompar_state_cmp_ge0000_cy<1> (sramCtl/Mcompar_state_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcompar_state_cmp_ge0000_cy<2> (sramCtl/Mcompar_state_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcompar_state_cmp_ge0000_cy<3> (sramCtl/Mcompar_state_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcompar_state_cmp_ge0000_cy<4> (sramCtl/Mcompar_state_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcompar_state_cmp_ge0000_cy<5> (sramCtl/Mcompar_state_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcompar_state_cmp_ge0000_cy<6> (sramCtl/Mcompar_state_cmp_ge0000_cy<6>)
     MUXCY:CI->O          17   0.331   1.086  sramCtl/Mcompar_state_cmp_ge0000_cy<7> (sramCtl/state_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  sramCtl/Mcount_power_up_count_lut<0> (sramCtl/Mcount_power_up_count_lut<0>)
     MUXCY:S->O            1   0.464   0.000  sramCtl/Mcount_power_up_count_cy<0> (sramCtl/Mcount_power_up_count_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<1> (sramCtl/Mcount_power_up_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<2> (sramCtl/Mcount_power_up_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<3> (sramCtl/Mcount_power_up_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<4> (sramCtl/Mcount_power_up_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<5> (sramCtl/Mcount_power_up_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<6> (sramCtl/Mcount_power_up_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<7> (sramCtl/Mcount_power_up_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<8> (sramCtl/Mcount_power_up_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<9> (sramCtl/Mcount_power_up_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<10> (sramCtl/Mcount_power_up_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  sramCtl/Mcount_power_up_count_cy<11> (sramCtl/Mcount_power_up_count_cy<11>)
     MUXCY:CI->O           0   0.059   0.000  sramCtl/Mcount_power_up_count_cy<12> (sramCtl/Mcount_power_up_count_cy<12>)
     XORCY:CI->O           1   0.804   0.000  sramCtl/Mcount_power_up_count_xor<13> (sramCtl/Mcount_power_up_count13)
     FDCE:D                    0.308          sramCtl/power_up_count_13
    ----------------------------------------
    Total                      7.140ns (5.432ns logic, 1.708ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              2.685ns (Levels of Logic = 2)
  Source:            sw<4> (PAD)
  Destination:       sramCtl/Raddr_22 (FF)
  Destination Clock: clk rising

  Data Path: sw<4> to sramCtl/Raddr_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.455  sw_4_IBUF (sw_4_IBUF)
     LUT4:I2->O            1   0.704   0.000  sramCtl/Raddr_mux0000<22>1 (sramCtl/Raddr_mux0000<22>)
     FDC:D                     0.308          sramCtl/Raddr_22
    ----------------------------------------
    Total                      2.685ns (2.230ns logic, 0.455ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 75 / 36
-------------------------------------------------------------------------
Offset:              7.457ns (Levels of Logic = 3)
  Source:            sramCtl/state_FSM_FFd1 (FF)
  Destination:       MemWR (PAD)
  Source Clock:      clk rising

  Data Path: sramCtl/state_FSM_FFd1 to MemWR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.591   1.342  sramCtl/state_FSM_FFd1 (sramCtl/state_FSM_FFd1)
     LUT3:I1->O            1   0.704   0.424  sramCtl/MemWR_SW0 (N3)
     LUT4:I3->O            1   0.704   0.420  sramCtl/MemWR (MemWR_OBUF)
     OBUF:I->O                 3.272          MemWR_OBUF (MemWR)
    ----------------------------------------
    Total                      7.457ns (5.271ns logic, 2.186ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.00 secs
 
--> 

Total memory usage is 279064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    7 (   0 filtered)

