Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Wed Dec  4 13:04:53 2019
| Host         : caplab12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: hv_sync/video_on_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: map_change_db_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/seg_7_timer/counter16/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rojobot_1/BOTREGIF/Sensors_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rojobot_1/BOTREGIF/Sensors_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rojobot_1/BOTREGIF/Sensors_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rojobot_2/BOTREGIF/Sensors_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rojobot_2/BOTREGIF/Sensors_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rojobot_2/BOTREGIF/Sensors_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: score_board/q1_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: score_board/q2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1085 pins that are not constrained for maximum delay. (HIGH)

 There are 36 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8913 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.437        0.000                      0                19981        0.039        0.000                      0                19981        3.000        0.000                       0                  8920  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.437        0.000                      0                18656        0.122        0.000                      0                18656        8.750        0.000                       0                  8471  
  clk_out2_clk_wiz_0          3.969        0.000                      0                 1309        0.123        0.000                      0                 1309        5.417        0.000                       0                   445  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.439        0.000                      0                18656        0.122        0.000                      0                18656        8.750        0.000                       0                  8471  
  clk_out2_clk_wiz_0_1        3.970        0.000                      0                 1309        0.123        0.000                      0                 1309        5.417        0.000                       0                   445  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          2.205        0.000                      0                   85        0.055        0.000                      0                   85  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.437        0.000                      0                18656        0.039        0.000                      0                18656  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          2.205        0.000                      0                   85        0.055        0.000                      0                   85  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          2.264        0.000                      0                   32        0.045        0.000                      0                   32  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          2.266        0.000                      0                   32        0.047        0.000                      0                   32  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          3.969        0.000                      0                 1309        0.045        0.000                      0                 1309  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.437        0.000                      0                18656        0.039        0.000                      0                18656  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        2.207        0.000                      0                   85        0.057        0.000                      0                   85  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.207        0.000                      0                   85        0.057        0.000                      0                   85  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        2.264        0.000                      0                   32        0.045        0.000                      0                   32  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        3.969        0.000                      0                 1309        0.045        0.000                      0                 1309  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        2.266        0.000                      0                   32        0.047        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 4.140ns (21.877%)  route 14.784ns (78.123%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.966    18.194    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][5]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.194    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 4.140ns (21.877%)  route 14.784ns (78.123%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.966    18.194    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.194    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.933ns  (logic 3.804ns (20.092%)  route 15.129ns (79.908%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    17.220    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.344 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.859    18.203    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.814ns  (logic 3.804ns (20.219%)  route 15.010ns (79.781%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.679    17.216    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.340 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.744    18.084    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 3.804ns (20.227%)  route 15.003ns (79.773%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    17.220    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.344 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.733    18.077    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 3.804ns (20.237%)  route 14.993ns (79.762%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.672    17.210    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.334 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.733    18.067    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 3.804ns (20.240%)  route 14.991ns (79.760%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.672    17.210    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.334 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.731    18.065    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 4.140ns (22.061%)  route 14.626ns (77.939%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.605    16.689    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I3_O)        0.328    17.017 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[3]_i_1__97/O
                         net (fo=5, routed)           1.019    18.036    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][3]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 4.140ns (22.061%)  route 14.626ns (77.939%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.605    16.689    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I3_O)        0.328    17.017 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[3]_i_1__97/O
                         net (fo=5, routed)           1.019    18.036    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][3]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 4.140ns (22.069%)  route 14.620ns (77.931%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.802    18.030    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][5]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.628    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                  0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.630    -0.534    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.534    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.075    -0.459    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.574    -0.590    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y57          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/Q
                         net (fo=22, routed)          0.224    -0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[12]
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.887    -0.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.254    -0.532    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.349    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.533%)  route 0.213ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.640    -0.524    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/clk_out1
    SLICE_X24Y49         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/Q
                         net (fo=1, routed)           0.213    -0.183    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]_0
    SLICE_X28Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.843    -0.830    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/clk_out1
    SLICE_X28Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.018    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.549%)  route 0.074ns (34.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.618    -0.546    mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/clk_out1
    SLICE_X51Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/Q
                         net (fo=3, routed)           0.074    -0.331    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/D[13]
    SLICE_X50Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.889    -0.784    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/clk_out1
    SLICE_X50Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/C
                         clock pessimism              0.252    -0.533    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.076    -0.457    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.131%)  route 0.229ns (61.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.574    -0.590    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y57          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/Q
                         net (fo=22, routed)          0.229    -0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[13]
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.887    -0.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.254    -0.532    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.349    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.670    -0.494    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.266    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.048    -0.218 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[1]_i_1__74/O
                         net (fo=1, routed)           0.000    -0.218    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[1]
    SLICE_X6Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.947    -0.726    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.131    -0.350    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.628    -0.536    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/clk_out1
    SLICE_X39Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=3, routed)           0.080    -0.314    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31]_0[1]
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[4]_i_1__63/O
                         net (fo=1, routed)           0.000    -0.269    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[31]_2[3]
    SLICE_X38Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.902    -0.771    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.559    -0.605    debouncer/clk_out1
    SLICE_X32Y76         FDRE                                         r  debouncer/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debouncer/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.410    debouncer/shift_pb2[3]
    SLICE_X33Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.365 r  debouncer/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    debouncer/pbtn_db[2]_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  debouncer/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.827    -0.846    debouncer/clk_out1
    SLICE_X33Y76         FDRE                                         r  debouncer/pbtn_db_reg[2]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.091    -0.501    debouncer/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.548%)  route 0.221ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.671    -0.493    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X2Y48          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/Q
                         net (fo=2, routed)           0.221    -0.107    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[33]
    SLICE_X1Y51          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.878    -0.795    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X1Y51          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/C
                         clock pessimism              0.504    -0.291    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.047    -0.244    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.555    -0.609    debouncer/clk_out1
    SLICE_X41Y74         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.411    debouncer/shift_pb1[3]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.366 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.824    -0.849    debouncer/clk_out1
    SLICE_X40Y74         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.092    -0.504    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y27     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.034%)  route 0.141ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.561    -0.603    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y71         FDRE                                         r  rojobot_2/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  rojobot_2/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.141    -0.321    rojobot_2/BOTCPU/stack_ram_high/DIC0
    SLICE_X30Y70         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.831    -0.842    rojobot_2/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y70         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.444    rojobot_2/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.264%)  route 0.227ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.566    -0.598    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  rojobot_1/BOTREGIF/MapY_reg[1]/Q
                         net (fo=4, routed)           0.227    -0.230    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.880    -0.793    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.539    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.356    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y10     map1_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y10     map1_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y9      map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y9      map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y11     map2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y11     map2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y9      map2_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y9      map2_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y11     map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y11     map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X56Y62     rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X56Y62     rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X56Y62     rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X56Y62     rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 4.140ns (21.877%)  route 14.784ns (78.123%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.966    18.194    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][5]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.633    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                         -18.194    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 4.140ns (21.877%)  route 14.784ns (78.123%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.966    18.194    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.633    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                         -18.194    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.933ns  (logic 3.804ns (20.092%)  route 15.129ns (79.908%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    17.220    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.344 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.859    18.203    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.081    19.193    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.661    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.814ns  (logic 3.804ns (20.219%)  route 15.010ns (79.781%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.679    17.216    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.340 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.744    18.084    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.656    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 3.804ns (20.227%)  route 15.003ns (79.773%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    17.220    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.344 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.733    18.077    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.081    19.193    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.661    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 3.804ns (20.237%)  route 14.993ns (79.762%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.672    17.210    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.334 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.733    18.067    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.081    19.193    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.661    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 3.804ns (20.240%)  route 14.991ns (79.760%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.672    17.210    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.334 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.731    18.065    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.081    19.193    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.661    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 4.140ns (22.061%)  route 14.626ns (77.939%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.605    16.689    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I3_O)        0.328    17.017 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[3]_i_1__97/O
                         net (fo=5, routed)           1.019    18.036    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][3]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.633    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 4.140ns (22.061%)  route 14.626ns (77.939%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.605    16.689    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I3_O)        0.328    17.017 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[3]_i_1__97/O
                         net (fo=5, routed)           1.019    18.036    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][3]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.633    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 4.140ns (22.069%)  route 14.620ns (77.931%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.802    18.030    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][5]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.081    19.195    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.629    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                  0.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.630    -0.534    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.534    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.075    -0.459    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.574    -0.590    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y57          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/Q
                         net (fo=22, routed)          0.224    -0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[12]
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.887    -0.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.254    -0.532    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.349    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.533%)  route 0.213ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.640    -0.524    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/clk_out1
    SLICE_X24Y49         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/Q
                         net (fo=1, routed)           0.213    -0.183    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]_0
    SLICE_X28Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.843    -0.830    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/clk_out1
    SLICE_X28Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.018    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.549%)  route 0.074ns (34.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.618    -0.546    mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/clk_out1
    SLICE_X51Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/Q
                         net (fo=3, routed)           0.074    -0.331    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/D[13]
    SLICE_X50Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.889    -0.784    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/clk_out1
    SLICE_X50Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/C
                         clock pessimism              0.252    -0.533    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.076    -0.457    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.131%)  route 0.229ns (61.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.574    -0.590    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y57          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/Q
                         net (fo=22, routed)          0.229    -0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[13]
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.887    -0.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.254    -0.532    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.349    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.670    -0.494    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.266    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.048    -0.218 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[1]_i_1__74/O
                         net (fo=1, routed)           0.000    -0.218    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[1]
    SLICE_X6Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.947    -0.726    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.131    -0.350    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.628    -0.536    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/clk_out1
    SLICE_X39Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=3, routed)           0.080    -0.314    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31]_0[1]
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[4]_i_1__63/O
                         net (fo=1, routed)           0.000    -0.269    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[31]_2[3]
    SLICE_X38Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.902    -0.771    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.559    -0.605    debouncer/clk_out1
    SLICE_X32Y76         FDRE                                         r  debouncer/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debouncer/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.410    debouncer/shift_pb2[3]
    SLICE_X33Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.365 r  debouncer/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    debouncer/pbtn_db[2]_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  debouncer/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.827    -0.846    debouncer/clk_out1
    SLICE_X33Y76         FDRE                                         r  debouncer/pbtn_db_reg[2]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.091    -0.501    debouncer/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.548%)  route 0.221ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.671    -0.493    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X2Y48          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/Q
                         net (fo=2, routed)           0.221    -0.107    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[33]
    SLICE_X1Y51          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.878    -0.795    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X1Y51          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/C
                         clock pessimism              0.504    -0.291    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.047    -0.244    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.555    -0.609    debouncer/clk_out1
    SLICE_X41Y74         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.411    debouncer/shift_pb1[3]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.366 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.824    -0.849    debouncer/clk_out1
    SLICE_X40Y74         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.092    -0.504    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y27     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.076    12.321    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.914    rojobot_1/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.076    12.321    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.914    rojobot_1/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.076    12.321    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.914    rojobot_1/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.076    12.321    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.914    rojobot_1/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.076    12.321    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.914    rojobot_1/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.076    12.321    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.914    rojobot_1/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.076    12.321    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.914    rojobot_1/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.076    12.303    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.896    rojobot_2/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.076    12.303    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.896    rojobot_2/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.076    12.303    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.896    rojobot_2/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.034%)  route 0.141ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.561    -0.603    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y71         FDRE                                         r  rojobot_2/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  rojobot_2/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.141    -0.321    rojobot_2/BOTCPU/stack_ram_high/DIC0
    SLICE_X30Y70         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.831    -0.842    rojobot_2/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y70         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.444    rojobot_2/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.264%)  route 0.227ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.566    -0.598    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  rojobot_1/BOTREGIF/MapY_reg[1]/Q
                         net (fo=4, routed)           0.227    -0.230    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.880    -0.793    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.539    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.356    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    rojobot_2/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y10     map1_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y10     map1_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y9      map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y9      map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y11     map2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y11     map2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y9      map2_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y9      map2_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y11     map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y11     map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X56Y62     rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X56Y62     rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y64     rojobot_1/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y64     rojobot_1/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X56Y62     rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X56Y62     rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.091ns  (logic 0.704ns (17.209%)  route 3.387ns (82.791%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.464    15.341    debouncer/BotInfo_reg[7][1]
    SLICE_X32Y63         LUT6 (Prop_lut6_I4_O)        0.124    15.465 f  debouncer/DIGITS_d[51]_i_3/O
                         net (fo=1, routed)           0.923    16.389    debouncer/DIGITS_d[51]_i_3_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.513 r  debouncer/DIGITS_d[51]_i_1/O
                         net (fo=1, routed)           0.000    16.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][22]
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.031    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.513    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.738ns  (logic 0.704ns (18.834%)  route 3.034ns (81.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 12.420 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.626    12.420    rojobot_2/BOTREGIF/clk_out2
    SLICE_X39Y70         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.456    12.876 r  rojobot_2/BOTREGIF/LocX_reg[0]/Q
                         net (fo=12, routed)          2.298    15.174    rojobot_2/BOTREGIF/HRDATA_reg[23][0]
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.298 r  rojobot_2/BOTREGIF/DIGITS_d[32]_i_2/O
                         net (fo=1, routed)           0.736    16.034    debouncer/BotInfo_reg[6]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  debouncer/DIGITS_d[32]_i_1/O
                         net (fo=1, routed)           0.000    16.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][13]
    SLICE_X36Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X36Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.203    18.685    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.029    18.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                         -16.158    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.731ns  (logic 0.704ns (18.871%)  route 3.027ns (81.129%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y68         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    12.879 r  rojobot_2/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=2, routed)           2.312    15.191    debouncer/Sensors_reg[7][5]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.315 r  debouncer/DIGITS_d[25]_i_3/O
                         net (fo=1, routed)           0.714    16.029    debouncer/DIGITS_d[25]_i_3_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    16.153 r  debouncer/DIGITS_d[25]_i_2/O
                         net (fo=1, routed)           0.000    16.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocX_reg[5]
    SLICE_X31Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X31Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.031    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.984%)  route 3.004ns (81.016%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.114    14.992    rojobot_2/BOTREGIF/Q[1]
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.116 r  rojobot_2/BOTREGIF/DIGITS_d[49]_i_2/O
                         net (fo=1, routed)           0.890    16.006    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.130 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[0]
    SLICE_X32Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.516    18.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    18.891    
                         clock uncertainty           -0.203    18.688    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.029    18.717    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.685ns  (logic 0.704ns (19.103%)  route 2.981ns (80.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.080    14.957    rojobot_2/BOTREGIF/Q[1]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.081 r  rojobot_2/BOTREGIF/DIGITS_d[50]_i_3/O
                         net (fo=1, routed)           0.902    15.983    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.124    16.107 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[50]_i_1/O
                         net (fo=1, routed)           0.000    16.107    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[1]
    SLICE_X33Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X33Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X33Y64         FDRE (Setup_fdre_C_D)        0.032    18.719    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.655%)  route 2.878ns (80.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.383    15.261    rojobot_2/BOTREGIF/Q[1]
    SLICE_X34Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.385 r  rojobot_2/BOTREGIF/DIGITS_d[56]_i_2/O
                         net (fo=1, routed)           0.494    15.879    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.003 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[56]_i_1/O
                         net (fo=1, routed)           0.000    16.003    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[2]
    SLICE_X34Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X34Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.081    18.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]
  -------------------------------------------------------------------
                         required time                         18.768    
                         arrival time                         -16.003    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.501ns  (logic 0.704ns (20.108%)  route 2.797ns (79.892%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X35Y68         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    12.879 r  rojobot_2/BOTREGIF/LocY_reg[5]/Q
                         net (fo=12, routed)          2.122    15.000    rojobot_2/BOTREGIF/HRDATA_reg[31][5]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.124 r  rojobot_2/BOTREGIF/DIGITS_d[57]_i_2/O
                         net (fo=1, routed)           0.675    15.800    debouncer/BotInfo_reg[2]
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.924 r  debouncer/DIGITS_d[57]_i_1/O
                         net (fo=1, routed)           0.000    15.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][23]
    SLICE_X30Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X30Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.077    18.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]
  -------------------------------------------------------------------
                         required time                         18.764    
                         arrival time                         -15.924    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.386ns  (logic 0.766ns (22.622%)  route 2.620ns (77.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X34Y68         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    12.941 f  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=7, routed)           1.836    14.777    rojobot_2/BOTREGIF/Q[6]
    SLICE_X34Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.901 r  rojobot_2/BOTREGIF/DIGITS_d[33]_i_2/O
                         net (fo=1, routed)           0.784    15.685    debouncer/BotInfo_reg[6]_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.809 r  debouncer/DIGITS_d[33]_i_1/O
                         net (fo=1, routed)           0.000    15.809    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][14]
    SLICE_X32Y67         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y67         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/C
                         clock pessimism              0.395    18.887    
                         clock uncertainty           -0.203    18.684    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.029    18.713    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.318ns  (logic 0.766ns (23.086%)  route 2.552ns (76.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X34Y68         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    12.941 r  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=7, routed)           1.847    14.788    rojobot_2/BOTREGIF/Q[6]
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.912 r  rojobot_2/BOTREGIF/DIGITS_d[35]_i_3/O
                         net (fo=1, routed)           0.705    15.617    debouncer/BotInfo_reg[5]
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.741 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000    15.741    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][16]
    SLICE_X32Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.029    18.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.110%)  route 2.623ns (81.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=11, routed)          2.623    15.500    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7][2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.624    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][2]
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.507    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    18.882    
                         clock uncertainty           -0.203    18.679    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.029    18.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.708    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                  3.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.231ns (34.617%)  route 0.436ns (65.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.560    -0.604    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y67         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  rojobot_1/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.216    -0.247    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[3]
    SLICE_X44Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.202 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3/O
                         net (fo=1, routed)           0.220     0.018    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.063 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.063    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][3]
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.829    -0.844    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.203    -0.084    
    SLICE_X35Y71         FDCE (Hold_fdce_C_D)         0.092     0.008    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.558    -0.606    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y69         FDCE                                         r  rojobot_1/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  rojobot_1/BOTREGIF/LocX_reg[4]/Q
                         net (fo=12, routed)          0.534     0.068    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[20]
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][20]
    SLICE_X46Y70         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.826    -0.847    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y70         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.203    -0.087    
    SLICE_X46Y70         FDCE (Hold_fdce_C_D)         0.121     0.034    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.226ns (32.412%)  route 0.471ns (67.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.564    -0.600    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y67         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  rojobot_2/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=3, routed)           0.471    -0.001    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7][1]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.098     0.097 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.097    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][9]
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.049%)  route 0.528ns (73.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          0.528     0.067    debouncer/BotInfo_reg[7][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.112 r  debouncer/DIGITS_d[42]_i_1/O
                         net (fo=1, routed)           0.000     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][19]
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.837    -0.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.091     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.226ns (30.502%)  route 0.515ns (69.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y64         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  rojobot_1/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.515     0.041    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[15]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.139 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][15]
    SLICE_X35Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X35Y63         FDCE (Hold_fdce_C_D)         0.092     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.276ns (35.532%)  route 0.501ns (64.468%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.563    -0.601    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y68         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  rojobot_2/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.277    debouncer/Sensors_reg[7][4]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  debouncer/DIGITS_d[24]_i_3/O
                         net (fo=1, routed)           0.110    -0.121    debouncer/DIGITS_d[24]_i_3_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.076 r  debouncer/DIGITS_d[24]_i_2/O
                         net (fo=1, routed)           0.207     0.130    debouncer/DIGITS_d[24]_i_2_n_0
    SLICE_X34Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.175 r  debouncer/DIGITS_d[24]_i_1/O
                         net (fo=1, routed)           0.000     0.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][10]
    SLICE_X34Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.835    -0.838    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X34Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120     0.042    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.563    -0.601    rojobot_1/BOTREGIF/clk_out2
    SLICE_X43Y66         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  rojobot_1/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.558     0.098    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[6]
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.143 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][6]
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.831    -0.842    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.203    -0.082    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.091     0.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.664%)  route 0.536ns (70.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y64         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  rojobot_1/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.536     0.062    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[14]
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.098     0.160 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][14]
    SLICE_X36Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X36Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X36Y63         FDCE (Hold_fdce_C_D)         0.092     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.506%)  route 0.573ns (75.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X43Y67         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  rojobot_1/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.573     0.112    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[4]
    SLICE_X39Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.157 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][4]
    SLICE_X39Y69         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.830    -0.843    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X39Y69         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.203    -0.083    
    SLICE_X39Y69         FDCE (Hold_fdce_C_D)         0.092     0.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.227ns (29.746%)  route 0.536ns (70.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.564    -0.600    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y67         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  rojobot_2/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=3, routed)           0.536     0.064    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7][0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.099     0.163 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][8]
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 4.140ns (21.877%)  route 14.784ns (78.123%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.966    18.194    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][5]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.194    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 4.140ns (21.877%)  route 14.784ns (78.123%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.966    18.194    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.194    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.933ns  (logic 3.804ns (20.092%)  route 15.129ns (79.908%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    17.220    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.344 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.859    18.203    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.814ns  (logic 3.804ns (20.219%)  route 15.010ns (79.781%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.679    17.216    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.340 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.744    18.084    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 3.804ns (20.227%)  route 15.003ns (79.773%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    17.220    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.344 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.733    18.077    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 3.804ns (20.237%)  route 14.993ns (79.762%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.672    17.210    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.334 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.733    18.067    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 3.804ns (20.240%)  route 14.991ns (79.760%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.672    17.210    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.334 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.731    18.065    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 4.140ns (22.061%)  route 14.626ns (77.939%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.605    16.689    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I3_O)        0.328    17.017 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[3]_i_1__97/O
                         net (fo=5, routed)           1.019    18.036    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][3]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 4.140ns (22.061%)  route 14.626ns (77.939%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.605    16.689    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I3_O)        0.328    17.017 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[3]_i_1__97/O
                         net (fo=5, routed)           1.019    18.036    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][3]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 4.140ns (22.069%)  route 14.620ns (77.931%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.802    18.030    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][5]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.628    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                  0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.630    -0.534    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.534    
                         clock uncertainty            0.083    -0.451    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.075    -0.376    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.574    -0.590    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y57          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/Q
                         net (fo=22, routed)          0.224    -0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[12]
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.887    -0.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.083    -0.449    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.533%)  route 0.213ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.640    -0.524    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/clk_out1
    SLICE_X24Y49         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/Q
                         net (fo=1, routed)           0.213    -0.183    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]_0
    SLICE_X28Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.843    -0.830    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/clk_out1
    SLICE_X28Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.083    -0.243    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.018    -0.225    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.549%)  route 0.074ns (34.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.618    -0.546    mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/clk_out1
    SLICE_X51Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/Q
                         net (fo=3, routed)           0.074    -0.331    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/D[13]
    SLICE_X50Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.889    -0.784    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/clk_out1
    SLICE_X50Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/C
                         clock pessimism              0.252    -0.533    
                         clock uncertainty            0.083    -0.450    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.076    -0.374    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.131%)  route 0.229ns (61.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.574    -0.590    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y57          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/Q
                         net (fo=22, routed)          0.229    -0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[13]
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.887    -0.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.083    -0.449    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.670    -0.494    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.266    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.048    -0.218 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[1]_i_1__74/O
                         net (fo=1, routed)           0.000    -0.218    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[1]
    SLICE_X6Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.947    -0.726    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.083    -0.398    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.131    -0.267    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.628    -0.536    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/clk_out1
    SLICE_X39Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=3, routed)           0.080    -0.314    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31]_0[1]
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[4]_i_1__63/O
                         net (fo=1, routed)           0.000    -0.269    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[31]_2[3]
    SLICE_X38Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.902    -0.771    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120    -0.320    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debouncer/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.559    -0.605    debouncer/clk_out1
    SLICE_X32Y76         FDRE                                         r  debouncer/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debouncer/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.410    debouncer/shift_pb2[3]
    SLICE_X33Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.365 r  debouncer/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    debouncer/pbtn_db[2]_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  debouncer/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.827    -0.846    debouncer/clk_out1
    SLICE_X33Y76         FDRE                                         r  debouncer/pbtn_db_reg[2]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.083    -0.509    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.091    -0.418    debouncer/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.548%)  route 0.221ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.671    -0.493    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X2Y48          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/Q
                         net (fo=2, routed)           0.221    -0.107    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[33]
    SLICE_X1Y51          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.878    -0.795    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X1Y51          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/C
                         clock pessimism              0.504    -0.291    
                         clock uncertainty            0.083    -0.208    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.047    -0.161    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.555    -0.609    debouncer/clk_out1
    SLICE_X41Y74         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.411    debouncer/shift_pb1[3]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.366 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.824    -0.849    debouncer/clk_out1
    SLICE_X40Y74         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.083    -0.513    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.092    -0.421    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.091ns  (logic 0.704ns (17.209%)  route 3.387ns (82.791%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.464    15.341    debouncer/BotInfo_reg[7][1]
    SLICE_X32Y63         LUT6 (Prop_lut6_I4_O)        0.124    15.465 f  debouncer/DIGITS_d[51]_i_3/O
                         net (fo=1, routed)           0.923    16.389    debouncer/DIGITS_d[51]_i_3_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.513 r  debouncer/DIGITS_d[51]_i_1/O
                         net (fo=1, routed)           0.000    16.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][22]
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.031    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.513    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.738ns  (logic 0.704ns (18.834%)  route 3.034ns (81.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 12.420 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.626    12.420    rojobot_2/BOTREGIF/clk_out2
    SLICE_X39Y70         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.456    12.876 r  rojobot_2/BOTREGIF/LocX_reg[0]/Q
                         net (fo=12, routed)          2.298    15.174    rojobot_2/BOTREGIF/HRDATA_reg[23][0]
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.298 r  rojobot_2/BOTREGIF/DIGITS_d[32]_i_2/O
                         net (fo=1, routed)           0.736    16.034    debouncer/BotInfo_reg[6]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  debouncer/DIGITS_d[32]_i_1/O
                         net (fo=1, routed)           0.000    16.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][13]
    SLICE_X36Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X36Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.203    18.685    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.029    18.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                         -16.158    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.731ns  (logic 0.704ns (18.871%)  route 3.027ns (81.129%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y68         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    12.879 r  rojobot_2/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=2, routed)           2.312    15.191    debouncer/Sensors_reg[7][5]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.315 r  debouncer/DIGITS_d[25]_i_3/O
                         net (fo=1, routed)           0.714    16.029    debouncer/DIGITS_d[25]_i_3_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    16.153 r  debouncer/DIGITS_d[25]_i_2/O
                         net (fo=1, routed)           0.000    16.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocX_reg[5]
    SLICE_X31Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X31Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.031    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.984%)  route 3.004ns (81.016%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.114    14.992    rojobot_2/BOTREGIF/Q[1]
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.116 r  rojobot_2/BOTREGIF/DIGITS_d[49]_i_2/O
                         net (fo=1, routed)           0.890    16.006    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.130 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[0]
    SLICE_X32Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.516    18.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    18.891    
                         clock uncertainty           -0.203    18.688    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.029    18.717    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.685ns  (logic 0.704ns (19.103%)  route 2.981ns (80.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.080    14.957    rojobot_2/BOTREGIF/Q[1]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.081 r  rojobot_2/BOTREGIF/DIGITS_d[50]_i_3/O
                         net (fo=1, routed)           0.902    15.983    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.124    16.107 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[50]_i_1/O
                         net (fo=1, routed)           0.000    16.107    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[1]
    SLICE_X33Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X33Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X33Y64         FDRE (Setup_fdre_C_D)        0.032    18.719    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.655%)  route 2.878ns (80.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.383    15.261    rojobot_2/BOTREGIF/Q[1]
    SLICE_X34Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.385 r  rojobot_2/BOTREGIF/DIGITS_d[56]_i_2/O
                         net (fo=1, routed)           0.494    15.879    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.003 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[56]_i_1/O
                         net (fo=1, routed)           0.000    16.003    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[2]
    SLICE_X34Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X34Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.081    18.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]
  -------------------------------------------------------------------
                         required time                         18.768    
                         arrival time                         -16.003    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.501ns  (logic 0.704ns (20.108%)  route 2.797ns (79.892%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X35Y68         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    12.879 r  rojobot_2/BOTREGIF/LocY_reg[5]/Q
                         net (fo=12, routed)          2.122    15.000    rojobot_2/BOTREGIF/HRDATA_reg[31][5]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.124 r  rojobot_2/BOTREGIF/DIGITS_d[57]_i_2/O
                         net (fo=1, routed)           0.675    15.800    debouncer/BotInfo_reg[2]
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.924 r  debouncer/DIGITS_d[57]_i_1/O
                         net (fo=1, routed)           0.000    15.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][23]
    SLICE_X30Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X30Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.077    18.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]
  -------------------------------------------------------------------
                         required time                         18.764    
                         arrival time                         -15.924    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.386ns  (logic 0.766ns (22.622%)  route 2.620ns (77.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X34Y68         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    12.941 f  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=7, routed)           1.836    14.777    rojobot_2/BOTREGIF/Q[6]
    SLICE_X34Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.901 r  rojobot_2/BOTREGIF/DIGITS_d[33]_i_2/O
                         net (fo=1, routed)           0.784    15.685    debouncer/BotInfo_reg[6]_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.809 r  debouncer/DIGITS_d[33]_i_1/O
                         net (fo=1, routed)           0.000    15.809    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][14]
    SLICE_X32Y67         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y67         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/C
                         clock pessimism              0.395    18.887    
                         clock uncertainty           -0.203    18.684    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.029    18.713    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.318ns  (logic 0.766ns (23.086%)  route 2.552ns (76.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X34Y68         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    12.941 r  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=7, routed)           1.847    14.788    rojobot_2/BOTREGIF/Q[6]
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.912 r  rojobot_2/BOTREGIF/DIGITS_d[35]_i_3/O
                         net (fo=1, routed)           0.705    15.617    debouncer/BotInfo_reg[5]
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.741 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000    15.741    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][16]
    SLICE_X32Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.029    18.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.110%)  route 2.623ns (81.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=11, routed)          2.623    15.500    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7][2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.624    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][2]
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.507    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    18.882    
                         clock uncertainty           -0.203    18.679    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.029    18.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.708    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                  3.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.231ns (34.617%)  route 0.436ns (65.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.560    -0.604    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y67         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  rojobot_1/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.216    -0.247    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[3]
    SLICE_X44Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.202 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3/O
                         net (fo=1, routed)           0.220     0.018    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.063 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.063    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][3]
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.829    -0.844    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.203    -0.084    
    SLICE_X35Y71         FDCE (Hold_fdce_C_D)         0.092     0.008    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.558    -0.606    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y69         FDCE                                         r  rojobot_1/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  rojobot_1/BOTREGIF/LocX_reg[4]/Q
                         net (fo=12, routed)          0.534     0.068    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[20]
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][20]
    SLICE_X46Y70         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.826    -0.847    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y70         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.203    -0.087    
    SLICE_X46Y70         FDCE (Hold_fdce_C_D)         0.121     0.034    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.226ns (32.412%)  route 0.471ns (67.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.564    -0.600    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y67         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  rojobot_2/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=3, routed)           0.471    -0.001    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7][1]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.098     0.097 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.097    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][9]
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.049%)  route 0.528ns (73.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          0.528     0.067    debouncer/BotInfo_reg[7][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.112 r  debouncer/DIGITS_d[42]_i_1/O
                         net (fo=1, routed)           0.000     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][19]
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.837    -0.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.091     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.226ns (30.502%)  route 0.515ns (69.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y64         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  rojobot_1/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.515     0.041    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[15]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.139 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][15]
    SLICE_X35Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X35Y63         FDCE (Hold_fdce_C_D)         0.092     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.276ns (35.532%)  route 0.501ns (64.468%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.563    -0.601    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y68         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  rojobot_2/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.277    debouncer/Sensors_reg[7][4]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  debouncer/DIGITS_d[24]_i_3/O
                         net (fo=1, routed)           0.110    -0.121    debouncer/DIGITS_d[24]_i_3_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.076 r  debouncer/DIGITS_d[24]_i_2/O
                         net (fo=1, routed)           0.207     0.130    debouncer/DIGITS_d[24]_i_2_n_0
    SLICE_X34Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.175 r  debouncer/DIGITS_d[24]_i_1/O
                         net (fo=1, routed)           0.000     0.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][10]
    SLICE_X34Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.835    -0.838    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X34Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120     0.042    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.563    -0.601    rojobot_1/BOTREGIF/clk_out2
    SLICE_X43Y66         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  rojobot_1/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.558     0.098    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[6]
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.143 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][6]
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.831    -0.842    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.203    -0.082    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.091     0.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.664%)  route 0.536ns (70.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y64         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  rojobot_1/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.536     0.062    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[14]
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.098     0.160 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][14]
    SLICE_X36Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X36Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X36Y63         FDCE (Hold_fdce_C_D)         0.092     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.506%)  route 0.573ns (75.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X43Y67         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  rojobot_1/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.573     0.112    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[4]
    SLICE_X39Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.157 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][4]
    SLICE_X39Y69         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.830    -0.843    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X39Y69         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.203    -0.083    
    SLICE_X39Y69         FDCE (Hold_fdce_C_D)         0.092     0.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.227ns (29.746%)  route 0.536ns (70.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.564    -0.600    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y67         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  rojobot_2/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=3, routed)           0.536     0.064    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7][0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.099     0.163 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][8]
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.922%)  route 2.940ns (82.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 25.188 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.511    22.672    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.542    25.188    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.583    
                         clock uncertainty           -0.203    25.380    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.937    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                         -22.672    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.483ns  (logic 0.642ns (18.431%)  route 2.841ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 25.194 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.412    22.574    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.548    25.194    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.589    
                         clock uncertainty           -0.203    25.386    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.943    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.309ns  (logic 0.637ns (19.249%)  route 2.672ns (80.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 25.183 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.445    22.400    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.537    25.183    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.578    
                         clock uncertainty           -0.203    25.375    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    24.807    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.807    
                         arrival time                         -22.400    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.483ns  (logic 0.642ns (18.431%)  route 2.841ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 25.194 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.412    22.574    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.548    25.194    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.589    
                         clock uncertainty           -0.203    25.386    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    25.026    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.026    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.108ns  (logic 0.637ns (20.493%)  route 2.471ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 25.183 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.244    22.199    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.537    25.183    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.578    
                         clock uncertainty           -0.203    25.375    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    24.724    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.724    
                         arrival time                         -22.199    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.181ns  (logic 0.637ns (20.026%)  route 2.544ns (79.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 25.192 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.316    22.271    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.546    25.192    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.587    
                         clock uncertainty           -0.203    25.384    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.568    24.816    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                         -22.271    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.381ns  (logic 0.642ns (18.987%)  route 2.739ns (81.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 25.188 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.310    22.472    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.542    25.188    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.583    
                         clock uncertainty           -0.203    25.380    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    25.020    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.020    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.980ns  (logic 0.637ns (21.376%)  route 2.343ns (78.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 25.192 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.115    22.070    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.546    25.192    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.587    
                         clock uncertainty           -0.203    25.384    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    24.733    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.581ns  (logic 0.704ns (19.659%)  route 2.877ns (80.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 25.153 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.624    19.084    debouncer/clk_out1
    SLICE_X32Y77         FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.456    19.540 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=4, routed)           2.203    21.743    rojobot_1/BOTCPU/sw_debounced[4]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.124    21.867 r  rojobot_1/BOTCPU/DataOut[4]_i_2__0/O
                         net (fo=1, routed)           0.674    22.541    rojobot_1/BOTCPU/DataOut[4]_i_2__0_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I2_O)        0.124    22.665 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.665    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    25.153    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.549    
                         clock uncertainty           -0.203    25.346    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)        0.029    25.375    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.375    
                         arrival time                         -22.665    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.014ns  (logic 0.666ns (22.100%)  route 2.348ns (77.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 25.409 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.394    21.003    select_world/state[0]
    SLICE_X66Y55         LUT2 (Prop_lut2_I0_O)        0.148    21.151 r  select_world/map1_1_i_1/O
                         net (fo=4, routed)           0.953    22.104    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X2Y9          RAMB36E1                                     r  map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.763    25.409    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.805    
                         clock uncertainty           -0.203    25.601    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    24.954    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.954    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                  2.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.478%)  route 0.420ns (64.522%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y67         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/Q
                         net (fo=2, routed)           0.209    -0.250    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][0]
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  rojobot_2/BOTREGIF/DataOut[0]_i_2__0/O
                         net (fo=1, routed)           0.211     0.006    rojobot_2/BOTCPU/BotInfo_int_reg[0]
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.051 r  rojobot_2/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.051    rojobot_2/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.203    -0.085    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.091     0.006    rojobot_2/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.948%)  route 0.567ns (71.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.557    -0.607    debouncer/clk_out1
    SLICE_X36Y74         FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=4, routed)           0.297    -0.169    rojobot_2/BOTCPU/sw_debounced[6]
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.124 r  rojobot_2/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.270     0.146    rojobot_2/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.191 r  rojobot_2/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.191    rojobot_2/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.203    -0.085    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     0.007    rojobot_2/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.276ns (33.870%)  route 0.539ns (66.130%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.329    -0.130    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.085 r  rojobot_1/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.089     0.004    rojobot_1/BOTCPU/BotInfo_int_reg[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.049 r  rojobot_1/BOTCPU/DataOut[0]_i_3__0/O
                         net (fo=1, routed)           0.121     0.170    rojobot_1/BOTCPU/DataOut[0]_i_3__0_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.215 r  rojobot_1/BOTCPU/DataOut[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.215    rojobot_1/BOTREGIF/kcpsm6_rom_1[0]
    SLICE_X52Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_1/BOTREGIF/clk_out2
    SLICE_X52Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.203    -0.085    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.091     0.006    rojobot_1/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.986%)  route 0.594ns (72.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.283    -0.176    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  rojobot_1/BOTREGIF/DataOut[3]_i_3__0/O
                         net (fo=1, routed)           0.311     0.180    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X48Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.203    -0.081    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.091     0.010    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.231ns (27.511%)  route 0.609ns (72.489%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.341    -0.119    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][6]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.074 r  rojobot_1/BOTREGIF/DataOut[6]_i_2__0/O
                         net (fo=1, routed)           0.268     0.194    rojobot_1/BOTCPU/BotInfo_int_reg[6]
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.239 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.239    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X48Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.203    -0.081    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.091     0.010    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.272ns (31.526%)  route 0.591ns (68.474%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.555    -0.609    debouncer/clk_out1
    SLICE_X40Y74         FDRE                                         r  debouncer/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  debouncer/swtch_db_reg[2]/Q
                         net (fo=4, routed)           0.481    -0.001    rojobot_1/BOTCPU/sw_debounced[2]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.099     0.098 r  rojobot_1/BOTCPU/DataOut[2]_i_3__0/O
                         net (fo=1, routed)           0.110     0.209    rojobot_1/BOTCPU/DataOut[2]_i_3__0_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.254 r  rojobot_1/BOTCPU/DataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    rojobot_1/BOTREGIF/kcpsm6_rom_1[2]
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.203    -0.081    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.092     0.011    rojobot_1/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.878%)  route 0.628ns (73.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.326    -0.133    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][5]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.088 r  rojobot_1/BOTREGIF/DataOut[5]_i_3__0/O
                         net (fo=1, routed)           0.303     0.214    rojobot_1/BOTCPU/BotInfo_int_reg[5]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.259 r  rojobot_1/BOTCPU/DataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.259    rojobot_1/BOTREGIF/kcpsm6_rom_1[5]
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.203    -0.081    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.091     0.010    rojobot_1/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.434%)  route 0.643ns (73.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y67         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/Q
                         net (fo=2, routed)           0.390    -0.070    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][5]
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.025 r  rojobot_2/BOTREGIF/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.253     0.229    rojobot_2/BOTCPU/BotInfo_int_reg[5]
    SLICE_X36Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.274 r  rojobot_2/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    rojobot_2/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.829    -0.844    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.203    -0.084    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092     0.008    rojobot_2/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.231ns (25.699%)  route 0.668ns (74.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.558    -0.606    debouncer/clk_out1
    SLICE_X36Y76         FDRE                                         r  debouncer/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debouncer/swtch_db_reg[1]/Q
                         net (fo=4, routed)           0.517     0.052    rojobot_2/BOTCPU/sw_debounced[1]
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.097 r  rojobot_2/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.151     0.248    rojobot_2/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.293 r  rojobot_2/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    rojobot_2/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.829    -0.844    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.203    -0.084    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091     0.007    rojobot_2/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.231ns (25.445%)  route 0.677ns (74.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.376    -0.083    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][4]
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.038 r  rojobot_1/BOTREGIF/DataOut[4]_i_3__0/O
                         net (fo=1, routed)           0.301     0.263    rojobot_1/BOTCPU/BotInfo_int_reg[4]
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.831    -0.842    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.203    -0.082    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.091     0.009    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.922%)  route 2.940ns (82.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 25.188 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.511    22.672    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.542    25.188    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.583    
                         clock uncertainty           -0.201    25.382    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.939    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                         -22.672    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.483ns  (logic 0.642ns (18.431%)  route 2.841ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 25.194 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.412    22.574    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.548    25.194    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.589    
                         clock uncertainty           -0.201    25.388    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.945    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.945    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.309ns  (logic 0.637ns (19.249%)  route 2.672ns (80.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 25.183 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.445    22.400    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.537    25.183    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.578    
                         clock uncertainty           -0.201    25.377    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    24.809    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.809    
                         arrival time                         -22.400    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.483ns  (logic 0.642ns (18.431%)  route 2.841ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 25.194 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.412    22.574    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.548    25.194    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.589    
                         clock uncertainty           -0.201    25.388    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    25.028    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.108ns  (logic 0.637ns (20.493%)  route 2.471ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 25.183 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.244    22.199    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.537    25.183    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.578    
                         clock uncertainty           -0.201    25.377    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    24.726    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.726    
                         arrival time                         -22.199    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.181ns  (logic 0.637ns (20.026%)  route 2.544ns (79.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 25.192 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.316    22.271    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.546    25.192    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.587    
                         clock uncertainty           -0.201    25.386    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.568    24.818    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                         -22.271    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.381ns  (logic 0.642ns (18.987%)  route 2.739ns (81.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 25.188 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.310    22.472    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.542    25.188    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.583    
                         clock uncertainty           -0.201    25.382    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    25.022    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.980ns  (logic 0.637ns (21.376%)  route 2.343ns (78.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 25.192 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.115    22.070    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.546    25.192    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.587    
                         clock uncertainty           -0.201    25.386    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    24.735    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.735    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.581ns  (logic 0.704ns (19.659%)  route 2.877ns (80.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 25.153 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.624    19.084    debouncer/clk_out1
    SLICE_X32Y77         FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.456    19.540 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=4, routed)           2.203    21.743    rojobot_1/BOTCPU/sw_debounced[4]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.124    21.867 r  rojobot_1/BOTCPU/DataOut[4]_i_2__0/O
                         net (fo=1, routed)           0.674    22.541    rojobot_1/BOTCPU/DataOut[4]_i_2__0_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I2_O)        0.124    22.665 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.665    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    25.153    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.549    
                         clock uncertainty           -0.201    25.347    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)        0.029    25.376    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.376    
                         arrival time                         -22.665    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.014ns  (logic 0.666ns (22.100%)  route 2.348ns (77.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 25.409 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.394    21.003    select_world/state[0]
    SLICE_X66Y55         LUT2 (Prop_lut2_I0_O)        0.148    21.151 r  select_world/map1_1_i_1/O
                         net (fo=4, routed)           0.953    22.104    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X2Y9          RAMB36E1                                     r  map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.763    25.409    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.805    
                         clock uncertainty           -0.201    25.603    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    24.956    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.956    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                  2.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.478%)  route 0.420ns (64.522%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y67         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/Q
                         net (fo=2, routed)           0.209    -0.250    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][0]
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  rojobot_2/BOTREGIF/DataOut[0]_i_2__0/O
                         net (fo=1, routed)           0.211     0.006    rojobot_2/BOTCPU/BotInfo_int_reg[0]
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.051 r  rojobot_2/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.051    rojobot_2/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.201    -0.087    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.091     0.004    rojobot_2/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.948%)  route 0.567ns (71.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.557    -0.607    debouncer/clk_out1
    SLICE_X36Y74         FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=4, routed)           0.297    -0.169    rojobot_2/BOTCPU/sw_debounced[6]
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.124 r  rojobot_2/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.270     0.146    rojobot_2/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.191 r  rojobot_2/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.191    rojobot_2/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.201    -0.087    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     0.005    rojobot_2/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.276ns (33.870%)  route 0.539ns (66.130%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.329    -0.130    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.085 r  rojobot_1/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.089     0.004    rojobot_1/BOTCPU/BotInfo_int_reg[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.049 r  rojobot_1/BOTCPU/DataOut[0]_i_3__0/O
                         net (fo=1, routed)           0.121     0.170    rojobot_1/BOTCPU/DataOut[0]_i_3__0_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.215 r  rojobot_1/BOTCPU/DataOut[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.215    rojobot_1/BOTREGIF/kcpsm6_rom_1[0]
    SLICE_X52Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_1/BOTREGIF/clk_out2
    SLICE_X52Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.201    -0.087    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.091     0.004    rojobot_1/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.986%)  route 0.594ns (72.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.283    -0.176    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  rojobot_1/BOTREGIF/DataOut[3]_i_3__0/O
                         net (fo=1, routed)           0.311     0.180    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X48Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.201    -0.083    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.091     0.008    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.231ns (27.511%)  route 0.609ns (72.489%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.341    -0.119    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][6]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.074 r  rojobot_1/BOTREGIF/DataOut[6]_i_2__0/O
                         net (fo=1, routed)           0.268     0.194    rojobot_1/BOTCPU/BotInfo_int_reg[6]
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.239 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.239    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X48Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.201    -0.083    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.091     0.008    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.272ns (31.526%)  route 0.591ns (68.474%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.555    -0.609    debouncer/clk_out1
    SLICE_X40Y74         FDRE                                         r  debouncer/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  debouncer/swtch_db_reg[2]/Q
                         net (fo=4, routed)           0.481    -0.001    rojobot_1/BOTCPU/sw_debounced[2]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.099     0.098 r  rojobot_1/BOTCPU/DataOut[2]_i_3__0/O
                         net (fo=1, routed)           0.110     0.209    rojobot_1/BOTCPU/DataOut[2]_i_3__0_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.254 r  rojobot_1/BOTCPU/DataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    rojobot_1/BOTREGIF/kcpsm6_rom_1[2]
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.201    -0.083    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.092     0.009    rojobot_1/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.878%)  route 0.628ns (73.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.326    -0.133    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][5]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.088 r  rojobot_1/BOTREGIF/DataOut[5]_i_3__0/O
                         net (fo=1, routed)           0.303     0.214    rojobot_1/BOTCPU/BotInfo_int_reg[5]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.259 r  rojobot_1/BOTCPU/DataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.259    rojobot_1/BOTREGIF/kcpsm6_rom_1[5]
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.201    -0.083    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.091     0.008    rojobot_1/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.434%)  route 0.643ns (73.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y67         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/Q
                         net (fo=2, routed)           0.390    -0.070    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][5]
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.025 r  rojobot_2/BOTREGIF/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.253     0.229    rojobot_2/BOTCPU/BotInfo_int_reg[5]
    SLICE_X36Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.274 r  rojobot_2/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    rojobot_2/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.829    -0.844    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.201    -0.086    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092     0.006    rojobot_2/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.231ns (25.699%)  route 0.668ns (74.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.558    -0.606    debouncer/clk_out1
    SLICE_X36Y76         FDRE                                         r  debouncer/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debouncer/swtch_db_reg[1]/Q
                         net (fo=4, routed)           0.517     0.052    rojobot_2/BOTCPU/sw_debounced[1]
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.097 r  rojobot_2/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.151     0.248    rojobot_2/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.293 r  rojobot_2/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    rojobot_2/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.829    -0.844    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.201    -0.086    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091     0.005    rojobot_2/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.231ns (25.445%)  route 0.677ns (74.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.376    -0.083    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][4]
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.038 r  rojobot_1/BOTREGIF/DataOut[4]_i_3__0/O
                         net (fo=1, routed)           0.301     0.263    rojobot_1/BOTCPU/BotInfo_int_reg[4]
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.831    -0.842    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.201    -0.084    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.091     0.007    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.034%)  route 0.141ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.561    -0.603    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y71         FDRE                                         r  rojobot_2/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  rojobot_2/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.141    -0.321    rojobot_2/BOTCPU/stack_ram_high/DIC0
    SLICE_X30Y70         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.831    -0.842    rojobot_2/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y70         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.078    -0.511    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.367    rojobot_2/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.264%)  route 0.227ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.566    -0.598    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  rojobot_1/BOTREGIF/MapY_reg[1]/Q
                         net (fo=4, routed)           0.227    -0.230    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.880    -0.793    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.539    
                         clock uncertainty            0.078    -0.461    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.278    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 4.140ns (21.877%)  route 14.784ns (78.123%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.966    18.194    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][5]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.194    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 4.140ns (21.877%)  route 14.784ns (78.123%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.966    18.194    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.194    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.933ns  (logic 3.804ns (20.092%)  route 15.129ns (79.908%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    17.220    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.344 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.859    18.203    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.814ns  (logic 3.804ns (20.219%)  route 15.010ns (79.781%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.679    17.216    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.340 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.744    18.084    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 3.804ns (20.227%)  route 15.003ns (79.773%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    17.220    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.344 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.733    18.077    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 3.804ns (20.237%)  route 14.993ns (79.762%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.672    17.210    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.334 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.733    18.067    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 3.804ns (20.240%)  route 14.991ns (79.760%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    14.867 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.701    15.568    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    15.692 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.721    16.413    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.537 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.672    17.210    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.334 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.731    18.065    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.727    18.707    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.275    
                         clock uncertainty           -0.083    19.192    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.660    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 4.140ns (22.061%)  route 14.626ns (77.939%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.605    16.689    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I3_O)        0.328    17.017 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[3]_i_1__97/O
                         net (fo=5, routed)           1.019    18.036    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][3]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 4.140ns (22.061%)  route 14.626ns (77.939%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.605    16.689    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I3_O)        0.328    17.017 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[3]_i_1__97/O
                         net (fo=5, routed)           1.019    18.036    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][3]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 4.140ns (22.069%)  route 14.620ns (77.931%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.810    -0.730    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/clk_out1
    SLICE_X21Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[2]/Q
                         net (fo=7, routed)           0.838     0.564    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/Q[2]
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124     0.688 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.648     1.336    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_4
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.460 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.318     1.778    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.902 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.334     2.237    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.615     2.975    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_2__215/O
                         net (fo=2, routed)           0.463     3.562    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_16
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_6__32/O
                         net (fo=1, routed)           0.433     4.120    mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q_reg[0]_2
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.244 f  mfp_sys/top/cpu/core/dcc/fb/_fb_index_back_19_4_/cregister/cregister/q[0]_i_1__352/O
                         net (fo=5, routed)           0.514     4.757    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_25
    SLICE_X22Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.881 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.788     5.670    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.794 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.428     6.222    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.346 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.444     6.790    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X23Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.886     7.800    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.924 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.527     8.451    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.575 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.436     9.010    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.134 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.300     9.435    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.559 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.300     9.858    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.609    10.591    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.032    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.156 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.403    11.559    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.433    12.117    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.241 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.550    12.790    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.914 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.414    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.538 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.481    14.020    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.144 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.599    14.743    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.150    14.893 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.838    15.730    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.354    16.084 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.815    16.900    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.328    17.228 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           0.802    18.030    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][5]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.628    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                  0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.630    -0.534    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X29Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.534    
                         clock uncertainty            0.083    -0.451    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.075    -0.376    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.574    -0.590    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y57          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]_rep/Q
                         net (fo=22, routed)          0.224    -0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[12]
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.887    -0.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.083    -0.449    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.533%)  route 0.213ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.640    -0.524    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/clk_out1
    SLICE_X24Y49         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/Q
                         net (fo=1, routed)           0.213    -0.183    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]_0
    SLICE_X28Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.843    -0.830    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/clk_out1
    SLICE_X28Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.083    -0.243    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.018    -0.225    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.549%)  route 0.074ns (34.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.618    -0.546    mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/clk_out1
    SLICE_X51Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mfp_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[13]/Q
                         net (fo=3, routed)           0.074    -0.331    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/D[13]
    SLICE_X50Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.889    -0.784    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/clk_out1
    SLICE_X50Y24         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]/C
                         clock pessimism              0.252    -0.533    
                         clock uncertainty            0.083    -0.450    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.076    -0.374    mfp_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.131%)  route 0.229ns (61.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.574    -0.590    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y57          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep/Q
                         net (fo=22, routed)          0.229    -0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[13]
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.887    -0.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.083    -0.449    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.670    -0.494    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.266    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.048    -0.218 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[1]_i_1__74/O
                         net (fo=1, routed)           0.000    -0.218    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[1]
    SLICE_X6Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.947    -0.726    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y47          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.083    -0.398    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.131    -0.267    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.628    -0.536    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/clk_out1
    SLICE_X39Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=3, routed)           0.080    -0.314    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31]_0[1]
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[4]_i_1__63/O
                         net (fo=1, routed)           0.000    -0.269    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[31]_2[3]
    SLICE_X38Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.902    -0.771    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y17         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120    -0.320    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debouncer/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.559    -0.605    debouncer/clk_out1
    SLICE_X32Y76         FDRE                                         r  debouncer/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debouncer/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.410    debouncer/shift_pb2[3]
    SLICE_X33Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.365 r  debouncer/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    debouncer/pbtn_db[2]_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  debouncer/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.827    -0.846    debouncer/clk_out1
    SLICE_X33Y76         FDRE                                         r  debouncer/pbtn_db_reg[2]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.083    -0.509    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.091    -0.418    debouncer/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.548%)  route 0.221ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.671    -0.493    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X2Y48          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[33]/Q
                         net (fo=2, routed)           0.221    -0.107    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[33]
    SLICE_X1Y51          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.878    -0.795    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X1Y51          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]/C
                         clock pessimism              0.504    -0.291    
                         clock uncertainty            0.083    -0.208    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.047    -0.161    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[33]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.555    -0.609    debouncer/clk_out1
    SLICE_X41Y74         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.411    debouncer/shift_pb1[3]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.366 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.824    -0.849    debouncer/clk_out1
    SLICE_X40Y74         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.083    -0.513    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.092    -0.421    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.091ns  (logic 0.704ns (17.209%)  route 3.387ns (82.791%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.464    15.341    debouncer/BotInfo_reg[7][1]
    SLICE_X32Y63         LUT6 (Prop_lut6_I4_O)        0.124    15.465 f  debouncer/DIGITS_d[51]_i_3/O
                         net (fo=1, routed)           0.923    16.389    debouncer/DIGITS_d[51]_i_3_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.513 r  debouncer/DIGITS_d[51]_i_1/O
                         net (fo=1, routed)           0.000    16.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][22]
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.031    18.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.513    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.738ns  (logic 0.704ns (18.834%)  route 3.034ns (81.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 12.420 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.626    12.420    rojobot_2/BOTREGIF/clk_out2
    SLICE_X39Y70         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.456    12.876 r  rojobot_2/BOTREGIF/LocX_reg[0]/Q
                         net (fo=12, routed)          2.298    15.174    rojobot_2/BOTREGIF/HRDATA_reg[23][0]
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.298 r  rojobot_2/BOTREGIF/DIGITS_d[32]_i_2/O
                         net (fo=1, routed)           0.736    16.034    debouncer/BotInfo_reg[6]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  debouncer/DIGITS_d[32]_i_1/O
                         net (fo=1, routed)           0.000    16.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][13]
    SLICE_X36Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X36Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.201    18.687    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.029    18.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                         -16.158    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.731ns  (logic 0.704ns (18.871%)  route 3.027ns (81.129%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y68         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    12.879 r  rojobot_2/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=2, routed)           2.312    15.191    debouncer/Sensors_reg[7][5]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.315 r  debouncer/DIGITS_d[25]_i_3/O
                         net (fo=1, routed)           0.714    16.029    debouncer/DIGITS_d[25]_i_3_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    16.153 r  debouncer/DIGITS_d[25]_i_2/O
                         net (fo=1, routed)           0.000    16.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocX_reg[5]
    SLICE_X31Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X31Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.031    18.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.984%)  route 3.004ns (81.016%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.114    14.992    rojobot_2/BOTREGIF/Q[1]
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.116 r  rojobot_2/BOTREGIF/DIGITS_d[49]_i_2/O
                         net (fo=1, routed)           0.890    16.006    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.130 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[0]
    SLICE_X32Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.516    18.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    18.891    
                         clock uncertainty           -0.201    18.690    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.029    18.719    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.685ns  (logic 0.704ns (19.103%)  route 2.981ns (80.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.080    14.957    rojobot_2/BOTREGIF/Q[1]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.081 r  rojobot_2/BOTREGIF/DIGITS_d[50]_i_3/O
                         net (fo=1, routed)           0.902    15.983    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.124    16.107 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[50]_i_1/O
                         net (fo=1, routed)           0.000    16.107    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[1]
    SLICE_X33Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X33Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X33Y64         FDRE (Setup_fdre_C_D)        0.032    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.655%)  route 2.878ns (80.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.383    15.261    rojobot_2/BOTREGIF/Q[1]
    SLICE_X34Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.385 r  rojobot_2/BOTREGIF/DIGITS_d[56]_i_2/O
                         net (fo=1, routed)           0.494    15.879    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.003 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[56]_i_1/O
                         net (fo=1, routed)           0.000    16.003    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[2]
    SLICE_X34Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X34Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.081    18.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                         -16.003    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.501ns  (logic 0.704ns (20.108%)  route 2.797ns (79.892%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X35Y68         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    12.879 r  rojobot_2/BOTREGIF/LocY_reg[5]/Q
                         net (fo=12, routed)          2.122    15.000    rojobot_2/BOTREGIF/HRDATA_reg[31][5]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.124 r  rojobot_2/BOTREGIF/DIGITS_d[57]_i_2/O
                         net (fo=1, routed)           0.675    15.800    debouncer/BotInfo_reg[2]
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.924 r  debouncer/DIGITS_d[57]_i_1/O
                         net (fo=1, routed)           0.000    15.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][23]
    SLICE_X30Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X30Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.077    18.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]
  -------------------------------------------------------------------
                         required time                         18.766    
                         arrival time                         -15.924    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.386ns  (logic 0.766ns (22.622%)  route 2.620ns (77.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X34Y68         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    12.941 f  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=7, routed)           1.836    14.777    rojobot_2/BOTREGIF/Q[6]
    SLICE_X34Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.901 r  rojobot_2/BOTREGIF/DIGITS_d[33]_i_2/O
                         net (fo=1, routed)           0.784    15.685    debouncer/BotInfo_reg[6]_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.809 r  debouncer/DIGITS_d[33]_i_1/O
                         net (fo=1, routed)           0.000    15.809    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][14]
    SLICE_X32Y67         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y67         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/C
                         clock pessimism              0.395    18.887    
                         clock uncertainty           -0.201    18.686    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.029    18.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.318ns  (logic 0.766ns (23.086%)  route 2.552ns (76.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X34Y68         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    12.941 r  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=7, routed)           1.847    14.788    rojobot_2/BOTREGIF/Q[6]
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.912 r  rojobot_2/BOTREGIF/DIGITS_d[35]_i_3/O
                         net (fo=1, routed)           0.705    15.617    debouncer/BotInfo_reg[5]
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.741 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000    15.741    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][16]
    SLICE_X32Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.029    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.110%)  route 2.623ns (81.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=11, routed)          2.623    15.500    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7][2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.624    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][2]
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.507    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    18.882    
                         clock uncertainty           -0.201    18.681    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.029    18.710    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                  3.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.231ns (34.617%)  route 0.436ns (65.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.560    -0.604    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y67         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  rojobot_1/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.216    -0.247    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[3]
    SLICE_X44Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.202 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3/O
                         net (fo=1, routed)           0.220     0.018    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.063 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.063    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][3]
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.829    -0.844    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.201    -0.086    
    SLICE_X35Y71         FDCE (Hold_fdce_C_D)         0.092     0.006    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.558    -0.606    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y69         FDCE                                         r  rojobot_1/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  rojobot_1/BOTREGIF/LocX_reg[4]/Q
                         net (fo=12, routed)          0.534     0.068    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[20]
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][20]
    SLICE_X46Y70         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.826    -0.847    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y70         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.201    -0.089    
    SLICE_X46Y70         FDCE (Hold_fdce_C_D)         0.121     0.032    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.226ns (32.412%)  route 0.471ns (67.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.564    -0.600    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y67         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  rojobot_2/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=3, routed)           0.471    -0.001    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7][1]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.098     0.097 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.097    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][9]
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.049%)  route 0.528ns (73.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          0.528     0.067    debouncer/BotInfo_reg[7][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.112 r  debouncer/DIGITS_d[42]_i_1/O
                         net (fo=1, routed)           0.000     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][19]
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.837    -0.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.091     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.226ns (30.502%)  route 0.515ns (69.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y64         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  rojobot_1/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.515     0.041    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[15]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.139 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][15]
    SLICE_X35Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X35Y63         FDCE (Hold_fdce_C_D)         0.092     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.276ns (35.532%)  route 0.501ns (64.468%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.563    -0.601    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y68         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  rojobot_2/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.277    debouncer/Sensors_reg[7][4]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  debouncer/DIGITS_d[24]_i_3/O
                         net (fo=1, routed)           0.110    -0.121    debouncer/DIGITS_d[24]_i_3_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.076 r  debouncer/DIGITS_d[24]_i_2/O
                         net (fo=1, routed)           0.207     0.130    debouncer/DIGITS_d[24]_i_2_n_0
    SLICE_X34Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.175 r  debouncer/DIGITS_d[24]_i_1/O
                         net (fo=1, routed)           0.000     0.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][10]
    SLICE_X34Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.835    -0.838    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X34Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120     0.040    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.563    -0.601    rojobot_1/BOTREGIF/clk_out2
    SLICE_X43Y66         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  rojobot_1/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.558     0.098    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[6]
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.143 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][6]
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.831    -0.842    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.201    -0.084    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.091     0.007    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.664%)  route 0.536ns (70.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y64         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  rojobot_1/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.536     0.062    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[14]
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.098     0.160 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][14]
    SLICE_X36Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X36Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X36Y63         FDCE (Hold_fdce_C_D)         0.092     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.506%)  route 0.573ns (75.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X43Y67         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  rojobot_1/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.573     0.112    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[4]
    SLICE_X39Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.157 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][4]
    SLICE_X39Y69         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.830    -0.843    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X39Y69         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.201    -0.085    
    SLICE_X39Y69         FDCE (Hold_fdce_C_D)         0.092     0.007    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.227ns (29.746%)  route 0.536ns (70.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.564    -0.600    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y67         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  rojobot_2/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=3, routed)           0.536     0.064    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7][0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.099     0.163 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][8]
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.091ns  (logic 0.704ns (17.209%)  route 3.387ns (82.791%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.464    15.341    debouncer/BotInfo_reg[7][1]
    SLICE_X32Y63         LUT6 (Prop_lut6_I4_O)        0.124    15.465 f  debouncer/DIGITS_d[51]_i_3/O
                         net (fo=1, routed)           0.923    16.389    debouncer/DIGITS_d[51]_i_3_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.513 r  debouncer/DIGITS_d[51]_i_1/O
                         net (fo=1, routed)           0.000    16.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][22]
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.031    18.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[51]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.513    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.738ns  (logic 0.704ns (18.834%)  route 3.034ns (81.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 12.420 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.626    12.420    rojobot_2/BOTREGIF/clk_out2
    SLICE_X39Y70         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.456    12.876 r  rojobot_2/BOTREGIF/LocX_reg[0]/Q
                         net (fo=12, routed)          2.298    15.174    rojobot_2/BOTREGIF/HRDATA_reg[23][0]
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.298 r  rojobot_2/BOTREGIF/DIGITS_d[32]_i_2/O
                         net (fo=1, routed)           0.736    16.034    debouncer/BotInfo_reg[6]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  debouncer/DIGITS_d[32]_i_1/O
                         net (fo=1, routed)           0.000    16.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][13]
    SLICE_X36Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X36Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.201    18.687    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.029    18.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                         -16.158    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.731ns  (logic 0.704ns (18.871%)  route 3.027ns (81.129%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y68         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    12.879 r  rojobot_2/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=2, routed)           2.312    15.191    debouncer/Sensors_reg[7][5]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.315 r  debouncer/DIGITS_d[25]_i_3/O
                         net (fo=1, routed)           0.714    16.029    debouncer/DIGITS_d[25]_i_3_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    16.153 r  debouncer/DIGITS_d[25]_i_2/O
                         net (fo=1, routed)           0.000    16.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocX_reg[5]
    SLICE_X31Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X31Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.031    18.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[25]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.984%)  route 3.004ns (81.016%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.114    14.992    rojobot_2/BOTREGIF/Q[1]
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.116 r  rojobot_2/BOTREGIF/DIGITS_d[49]_i_2/O
                         net (fo=1, routed)           0.890    16.006    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.130 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[0]
    SLICE_X32Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.516    18.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    18.891    
                         clock uncertainty           -0.201    18.690    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.029    18.719    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.685ns  (logic 0.704ns (19.103%)  route 2.981ns (80.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.080    14.957    rojobot_2/BOTREGIF/Q[1]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.081 r  rojobot_2/BOTREGIF/DIGITS_d[50]_i_3/O
                         net (fo=1, routed)           0.902    15.983    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.124    16.107 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[50]_i_1/O
                         net (fo=1, routed)           0.000    16.107    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[1]
    SLICE_X33Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X33Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X33Y64         FDRE (Setup_fdre_C_D)        0.032    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.655%)  route 2.878ns (80.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.383    15.261    rojobot_2/BOTREGIF/Q[1]
    SLICE_X34Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.385 r  rojobot_2/BOTREGIF/DIGITS_d[56]_i_2/O
                         net (fo=1, routed)           0.494    15.879    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.003 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[56]_i_1/O
                         net (fo=1, routed)           0.000    16.003    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d[2]
    SLICE_X34Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X34Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.081    18.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                         -16.003    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.501ns  (logic 0.704ns (20.108%)  route 2.797ns (79.892%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X35Y68         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    12.879 r  rojobot_2/BOTREGIF/LocY_reg[5]/Q
                         net (fo=12, routed)          2.122    15.000    rojobot_2/BOTREGIF/HRDATA_reg[31][5]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.124 r  rojobot_2/BOTREGIF/DIGITS_d[57]_i_2/O
                         net (fo=1, routed)           0.675    15.800    debouncer/BotInfo_reg[2]
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.924 r  debouncer/DIGITS_d[57]_i_1/O
                         net (fo=1, routed)           0.000    15.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][23]
    SLICE_X30Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X30Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.077    18.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[57]
  -------------------------------------------------------------------
                         required time                         18.766    
                         arrival time                         -15.924    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.386ns  (logic 0.766ns (22.622%)  route 2.620ns (77.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X34Y68         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    12.941 f  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=7, routed)           1.836    14.777    rojobot_2/BOTREGIF/Q[6]
    SLICE_X34Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.901 r  rojobot_2/BOTREGIF/DIGITS_d[33]_i_2/O
                         net (fo=1, routed)           0.784    15.685    debouncer/BotInfo_reg[6]_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.809 r  debouncer/DIGITS_d[33]_i_1/O
                         net (fo=1, routed)           0.000    15.809    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][14]
    SLICE_X32Y67         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y67         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/C
                         clock pessimism              0.395    18.887    
                         clock uncertainty           -0.201    18.686    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.029    18.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.318ns  (logic 0.766ns (23.086%)  route 2.552ns (76.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 12.423 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.629    12.423    rojobot_2/BOTREGIF/clk_out2
    SLICE_X34Y68         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    12.941 r  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=7, routed)           1.847    14.788    rojobot_2/BOTREGIF/Q[6]
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.912 r  rojobot_2/BOTREGIF/DIGITS_d[35]_i_3/O
                         net (fo=1, routed)           0.705    15.617    debouncer/BotInfo_reg[5]
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.741 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000    15.741    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][16]
    SLICE_X32Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y64         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.029    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.110%)  route 2.623ns (81.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 12.422 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.628    12.422    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    12.878 r  rojobot_2/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=11, routed)          2.623    15.500    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7][2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.624    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][2]
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.507    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    18.882    
                         clock uncertainty           -0.201    18.681    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.029    18.710    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                  3.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.231ns (34.617%)  route 0.436ns (65.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.560    -0.604    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y67         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  rojobot_1/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.216    -0.247    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[3]
    SLICE_X44Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.202 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3/O
                         net (fo=1, routed)           0.220     0.018    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.063 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.063    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][3]
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.829    -0.844    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y71         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.201    -0.086    
    SLICE_X35Y71         FDCE (Hold_fdce_C_D)         0.092     0.006    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.558    -0.606    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y69         FDCE                                         r  rojobot_1/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  rojobot_1/BOTREGIF/LocX_reg[4]/Q
                         net (fo=12, routed)          0.534     0.068    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[20]
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][20]
    SLICE_X46Y70         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.826    -0.847    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y70         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.201    -0.089    
    SLICE_X46Y70         FDCE (Hold_fdce_C_D)         0.121     0.032    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.226ns (32.412%)  route 0.471ns (67.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.564    -0.600    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y67         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  rojobot_2/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=3, routed)           0.471    -0.001    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7][1]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.098     0.097 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.097    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][9]
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.049%)  route 0.528ns (73.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y69         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          0.528     0.067    debouncer/BotInfo_reg[7][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.112 r  debouncer/DIGITS_d[42]_i_1/O
                         net (fo=1, routed)           0.000     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][19]
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.837    -0.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X32Y63         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.091     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.226ns (30.502%)  route 0.515ns (69.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y64         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  rojobot_1/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.515     0.041    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[15]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.139 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][15]
    SLICE_X35Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X35Y63         FDCE (Hold_fdce_C_D)         0.092     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.276ns (35.532%)  route 0.501ns (64.468%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.563    -0.601    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y68         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  rojobot_2/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.277    debouncer/Sensors_reg[7][4]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  debouncer/DIGITS_d[24]_i_3/O
                         net (fo=1, routed)           0.110    -0.121    debouncer/DIGITS_d[24]_i_3_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.076 r  debouncer/DIGITS_d[24]_i_2/O
                         net (fo=1, routed)           0.207     0.130    debouncer/DIGITS_d[24]_i_2_n_0
    SLICE_X34Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.175 r  debouncer/DIGITS_d[24]_i_1/O
                         net (fo=1, routed)           0.000     0.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/LocY_reg[7][10]
    SLICE_X34Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.835    -0.838    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X34Y65         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120     0.040    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.563    -0.601    rojobot_1/BOTREGIF/clk_out2
    SLICE_X43Y66         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  rojobot_1/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.558     0.098    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[6]
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.143 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][6]
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.831    -0.842    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.201    -0.084    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.091     0.007    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.664%)  route 0.536ns (70.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X47Y64         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  rojobot_1/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.536     0.062    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[14]
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.098     0.160 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][14]
    SLICE_X36Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X36Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X36Y63         FDCE (Hold_fdce_C_D)         0.092     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.506%)  route 0.573ns (75.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.562    -0.602    rojobot_1/BOTREGIF/clk_out2
    SLICE_X43Y67         FDCE                                         r  rojobot_1/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  rojobot_1/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.573     0.112    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[4]
    SLICE_X39Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.157 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][4]
    SLICE_X39Y69         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.830    -0.843    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X39Y69         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.201    -0.085    
    SLICE_X39Y69         FDCE (Hold_fdce_C_D)         0.092     0.007    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.227ns (29.746%)  route 0.536ns (70.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.564    -0.600    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y67         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  rojobot_2/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=3, routed)           0.536     0.064    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7][0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.099     0.163 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7][8]
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.836    -0.837    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X37Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.922%)  route 2.940ns (82.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 25.188 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.511    22.672    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.542    25.188    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.583    
                         clock uncertainty           -0.203    25.380    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.937    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                         -22.672    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.483ns  (logic 0.642ns (18.431%)  route 2.841ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 25.194 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.412    22.574    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.548    25.194    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.589    
                         clock uncertainty           -0.203    25.386    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.943    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.309ns  (logic 0.637ns (19.249%)  route 2.672ns (80.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 25.183 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.445    22.400    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.537    25.183    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.578    
                         clock uncertainty           -0.203    25.375    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    24.807    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.807    
                         arrival time                         -22.400    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.483ns  (logic 0.642ns (18.431%)  route 2.841ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 25.194 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.412    22.574    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.548    25.194    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.589    
                         clock uncertainty           -0.203    25.386    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    25.026    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.026    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.108ns  (logic 0.637ns (20.493%)  route 2.471ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 25.183 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.244    22.199    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.537    25.183    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.578    
                         clock uncertainty           -0.203    25.375    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    24.724    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.724    
                         arrival time                         -22.199    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.181ns  (logic 0.637ns (20.026%)  route 2.544ns (79.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 25.192 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.316    22.271    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.546    25.192    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.587    
                         clock uncertainty           -0.203    25.384    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.568    24.816    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                         -22.271    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.381ns  (logic 0.642ns (18.987%)  route 2.739ns (81.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 25.188 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.310    22.472    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.542    25.188    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.583    
                         clock uncertainty           -0.203    25.380    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    25.020    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.020    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.980ns  (logic 0.637ns (21.376%)  route 2.343ns (78.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 25.192 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.115    22.070    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.546    25.192    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.587    
                         clock uncertainty           -0.203    25.384    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    24.733    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.581ns  (logic 0.704ns (19.659%)  route 2.877ns (80.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 25.153 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.624    19.084    debouncer/clk_out1
    SLICE_X32Y77         FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.456    19.540 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=4, routed)           2.203    21.743    rojobot_1/BOTCPU/sw_debounced[4]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.124    21.867 r  rojobot_1/BOTCPU/DataOut[4]_i_2__0/O
                         net (fo=1, routed)           0.674    22.541    rojobot_1/BOTCPU/DataOut[4]_i_2__0_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I2_O)        0.124    22.665 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.665    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    25.153    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.549    
                         clock uncertainty           -0.203    25.346    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)        0.029    25.375    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.375    
                         arrival time                         -22.665    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.014ns  (logic 0.666ns (22.100%)  route 2.348ns (77.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 25.409 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.394    21.003    select_world/state[0]
    SLICE_X66Y55         LUT2 (Prop_lut2_I0_O)        0.148    21.151 r  select_world/map1_1_i_1/O
                         net (fo=4, routed)           0.953    22.104    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X2Y9          RAMB36E1                                     r  map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.763    25.409    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.805    
                         clock uncertainty           -0.203    25.601    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    24.954    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.954    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                  2.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.478%)  route 0.420ns (64.522%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y67         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/Q
                         net (fo=2, routed)           0.209    -0.250    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][0]
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  rojobot_2/BOTREGIF/DataOut[0]_i_2__0/O
                         net (fo=1, routed)           0.211     0.006    rojobot_2/BOTCPU/BotInfo_int_reg[0]
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.051 r  rojobot_2/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.051    rojobot_2/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.203    -0.085    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.091     0.006    rojobot_2/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.948%)  route 0.567ns (71.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.557    -0.607    debouncer/clk_out1
    SLICE_X36Y74         FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=4, routed)           0.297    -0.169    rojobot_2/BOTCPU/sw_debounced[6]
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.124 r  rojobot_2/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.270     0.146    rojobot_2/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.191 r  rojobot_2/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.191    rojobot_2/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.203    -0.085    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     0.007    rojobot_2/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.276ns (33.870%)  route 0.539ns (66.130%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.329    -0.130    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.085 r  rojobot_1/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.089     0.004    rojobot_1/BOTCPU/BotInfo_int_reg[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.049 r  rojobot_1/BOTCPU/DataOut[0]_i_3__0/O
                         net (fo=1, routed)           0.121     0.170    rojobot_1/BOTCPU/DataOut[0]_i_3__0_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.215 r  rojobot_1/BOTCPU/DataOut[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.215    rojobot_1/BOTREGIF/kcpsm6_rom_1[0]
    SLICE_X52Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_1/BOTREGIF/clk_out2
    SLICE_X52Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.203    -0.085    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.091     0.006    rojobot_1/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.986%)  route 0.594ns (72.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.283    -0.176    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  rojobot_1/BOTREGIF/DataOut[3]_i_3__0/O
                         net (fo=1, routed)           0.311     0.180    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X48Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.203    -0.081    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.091     0.010    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.231ns (27.511%)  route 0.609ns (72.489%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.341    -0.119    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][6]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.074 r  rojobot_1/BOTREGIF/DataOut[6]_i_2__0/O
                         net (fo=1, routed)           0.268     0.194    rojobot_1/BOTCPU/BotInfo_int_reg[6]
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.239 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.239    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X48Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.203    -0.081    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.091     0.010    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.272ns (31.526%)  route 0.591ns (68.474%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.555    -0.609    debouncer/clk_out1
    SLICE_X40Y74         FDRE                                         r  debouncer/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  debouncer/swtch_db_reg[2]/Q
                         net (fo=4, routed)           0.481    -0.001    rojobot_1/BOTCPU/sw_debounced[2]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.099     0.098 r  rojobot_1/BOTCPU/DataOut[2]_i_3__0/O
                         net (fo=1, routed)           0.110     0.209    rojobot_1/BOTCPU/DataOut[2]_i_3__0_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.254 r  rojobot_1/BOTCPU/DataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    rojobot_1/BOTREGIF/kcpsm6_rom_1[2]
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.203    -0.081    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.092     0.011    rojobot_1/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.878%)  route 0.628ns (73.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.326    -0.133    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][5]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.088 r  rojobot_1/BOTREGIF/DataOut[5]_i_3__0/O
                         net (fo=1, routed)           0.303     0.214    rojobot_1/BOTCPU/BotInfo_int_reg[5]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.259 r  rojobot_1/BOTCPU/DataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.259    rojobot_1/BOTREGIF/kcpsm6_rom_1[5]
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.203    -0.081    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.091     0.010    rojobot_1/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.434%)  route 0.643ns (73.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y67         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/Q
                         net (fo=2, routed)           0.390    -0.070    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][5]
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.025 r  rojobot_2/BOTREGIF/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.253     0.229    rojobot_2/BOTCPU/BotInfo_int_reg[5]
    SLICE_X36Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.274 r  rojobot_2/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    rojobot_2/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.829    -0.844    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.203    -0.084    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092     0.008    rojobot_2/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.231ns (25.699%)  route 0.668ns (74.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.558    -0.606    debouncer/clk_out1
    SLICE_X36Y76         FDRE                                         r  debouncer/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debouncer/swtch_db_reg[1]/Q
                         net (fo=4, routed)           0.517     0.052    rojobot_2/BOTCPU/sw_debounced[1]
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.097 r  rojobot_2/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.151     0.248    rojobot_2/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.293 r  rojobot_2/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    rojobot_2/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.829    -0.844    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.203    -0.084    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091     0.007    rojobot_2/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.231ns (25.445%)  route 0.677ns (74.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.376    -0.083    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][4]
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.038 r  rojobot_1/BOTREGIF/DataOut[4]_i_3__0/O
                         net (fo=1, routed)           0.301     0.263    rojobot_1/BOTCPU/BotInfo_int_reg[4]
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.831    -0.842    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.203    -0.082    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.091     0.009    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.320ns (37.666%)  route 5.494ns (62.334%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 11.821 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.670    -0.870    rojobot_1/BOTSIMPGM/clk_out2
    RAMB18_X1Y25         RAMB18E1                                     r  rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  rojobot_1/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.056     3.639    rojobot_1/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X56Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.792 f  rojobot_1/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.108     4.901    rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y63         LUT5 (Prop_lut5_I0_O)        0.359     5.260 f  rojobot_1/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.402     6.662    rojobot_1/BOTCPU/port_id[2]
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.354     7.016 r  rojobot_1/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.928     7.944    rojobot_1/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.508    11.821    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.576    12.398    
                         clock uncertainty           -0.078    12.320    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.407    11.913    rojobot_1/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.320ns (38.224%)  route 5.366ns (61.776%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 11.820 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.671    -0.869    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X0Y28         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.091     3.675    rojobot_2/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X30Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.828 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.327     5.155    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.359     5.514 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.345     6.859    rojobot_2/BOTCPU/port_id[2]
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.354     7.213 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.603     7.817    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    11.820    rojobot_2/BOTREGIF/clk_out2
    SLICE_X37Y71         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.559    12.380    
                         clock uncertainty           -0.078    12.302    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.407    11.895    rojobot_2/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  4.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.034%)  route 0.141ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.561    -0.603    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y71         FDRE                                         r  rojobot_2/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  rojobot_2/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.141    -0.321    rojobot_2/BOTCPU/stack_ram_high/DIC0
    SLICE_X30Y70         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.831    -0.842    rojobot_2/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y70         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.078    -0.511    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.367    rojobot_2/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.264%)  route 0.227ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.566    -0.598    rojobot_1/BOTREGIF/clk_out2
    SLICE_X63Y61         FDCE                                         r  rojobot_1/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  rojobot_1/BOTREGIF/MapY_reg[1]/Q
                         net (fo=4, routed)           0.227    -0.230    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.880    -0.793    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.539    
                         clock uncertainty            0.078    -0.461    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.278    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X31Y67         FDRE                                         r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.150    rojobot_2/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_2/BOTCPU/stack_ram_low/WCLK
    SLICE_X30Y69         RAMS32                                       r  rojobot_2/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.078    -0.510    
    SLICE_X30Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.200    rojobot_2/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.922%)  route 2.940ns (82.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 25.188 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.511    22.672    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.542    25.188    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.583    
                         clock uncertainty           -0.201    25.382    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.939    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                         -22.672    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.483ns  (logic 0.642ns (18.431%)  route 2.841ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 25.194 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.412    22.574    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.548    25.194    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.589    
                         clock uncertainty           -0.201    25.388    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.945    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.945    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.309ns  (logic 0.637ns (19.249%)  route 2.672ns (80.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 25.183 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.445    22.400    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.537    25.183    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.578    
                         clock uncertainty           -0.201    25.377    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    24.809    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.809    
                         arrival time                         -22.400    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.483ns  (logic 0.642ns (18.431%)  route 2.841ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 25.194 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.412    22.574    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.548    25.194    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.589    
                         clock uncertainty           -0.201    25.388    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    25.028    map4_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.108ns  (logic 0.637ns (20.493%)  route 2.471ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 25.183 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.244    22.199    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.537    25.183    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.578    
                         clock uncertainty           -0.201    25.377    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    24.726    map3_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.726    
                         arrival time                         -22.199    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.181ns  (logic 0.637ns (20.026%)  route 2.544ns (79.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 25.192 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.316    22.271    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.546    25.192    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.587    
                         clock uncertainty           -0.201    25.386    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.568    24.818    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                         -22.271    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.381ns  (logic 0.642ns (18.987%)  route 2.739ns (81.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 25.188 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.429    21.038    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    21.162 r  select_world/map4_1_i_1/O
                         net (fo=4, routed)           1.310    22.472    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.542    25.188    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.583    
                         clock uncertainty           -0.201    25.382    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    25.022    map4_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.980ns  (logic 0.637ns (21.376%)  route 2.343ns (78.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 25.192 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.227    20.836    select_world/state[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.119    20.955 r  select_world/map3_1_i_1/O
                         net (fo=4, routed)           1.115    22.070    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.546    25.192    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.587    
                         clock uncertainty           -0.201    25.386    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    24.735    map3_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.735    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.581ns  (logic 0.704ns (19.659%)  route 2.877ns (80.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 25.153 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.624    19.084    debouncer/clk_out1
    SLICE_X32Y77         FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.456    19.540 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=4, routed)           2.203    21.743    rojobot_1/BOTCPU/sw_debounced[4]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.124    21.867 r  rojobot_1/BOTCPU/DataOut[4]_i_2__0/O
                         net (fo=1, routed)           0.674    22.541    rojobot_1/BOTCPU/DataOut[4]_i_2__0_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I2_O)        0.124    22.665 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.665    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.507    25.153    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.549    
                         clock uncertainty           -0.201    25.347    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)        0.029    25.376    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.376    
                         arrival time                         -22.665    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 select_world/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.014ns  (logic 0.666ns (22.100%)  route 2.348ns (77.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 25.409 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        1.630    19.090    select_world/clk_out1
    SLICE_X62Y59         FDCE                                         r  select_world/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.518    19.608 f  select_world/state_reg[0]/Q
                         net (fo=10, routed)          1.394    21.003    select_world/state[0]
    SLICE_X66Y55         LUT2 (Prop_lut2_I0_O)        0.148    21.151 r  select_world/map1_1_i_1/O
                         net (fo=4, routed)           0.953    22.104    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X2Y9          RAMB36E1                                     r  map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         1.763    25.409    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    25.805    
                         clock uncertainty           -0.201    25.603    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    24.956    map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.956    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                  2.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.478%)  route 0.420ns (64.522%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y67         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/Q
                         net (fo=2, routed)           0.209    -0.250    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][0]
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  rojobot_2/BOTREGIF/DataOut[0]_i_2__0/O
                         net (fo=1, routed)           0.211     0.006    rojobot_2/BOTCPU/BotInfo_int_reg[0]
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.051 r  rojobot_2/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.051    rojobot_2/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.201    -0.087    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.091     0.004    rojobot_2/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.948%)  route 0.567ns (71.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.557    -0.607    debouncer/clk_out1
    SLICE_X36Y74         FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=4, routed)           0.297    -0.169    rojobot_2/BOTCPU/sw_debounced[6]
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.124 r  rojobot_2/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.270     0.146    rojobot_2/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.191 r  rojobot_2/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.191    rojobot_2/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y72         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.201    -0.087    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     0.005    rojobot_2/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.276ns (33.870%)  route 0.539ns (66.130%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.329    -0.130    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.085 r  rojobot_1/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.089     0.004    rojobot_1/BOTCPU/BotInfo_int_reg[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.049 r  rojobot_1/BOTCPU/DataOut[0]_i_3__0/O
                         net (fo=1, routed)           0.121     0.170    rojobot_1/BOTCPU/DataOut[0]_i_3__0_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.215 r  rojobot_1/BOTCPU/DataOut[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.215    rojobot_1/BOTREGIF/kcpsm6_rom_1[0]
    SLICE_X52Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.828    -0.845    rojobot_1/BOTREGIF/clk_out2
    SLICE_X52Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.201    -0.087    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.091     0.004    rojobot_1/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.986%)  route 0.594ns (72.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.283    -0.176    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  rojobot_1/BOTREGIF/DataOut[3]_i_3__0/O
                         net (fo=1, routed)           0.311     0.180    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X48Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.201    -0.083    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.091     0.008    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.231ns (27.511%)  route 0.609ns (72.489%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.341    -0.119    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][6]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.074 r  rojobot_1/BOTREGIF/DataOut[6]_i_2__0/O
                         net (fo=1, routed)           0.268     0.194    rojobot_1/BOTCPU/BotInfo_int_reg[6]
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.239 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.239    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X48Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.201    -0.083    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.091     0.008    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.272ns (31.526%)  route 0.591ns (68.474%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.555    -0.609    debouncer/clk_out1
    SLICE_X40Y74         FDRE                                         r  debouncer/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  debouncer/swtch_db_reg[2]/Q
                         net (fo=4, routed)           0.481    -0.001    rojobot_1/BOTCPU/sw_debounced[2]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.099     0.098 r  rojobot_1/BOTCPU/DataOut[2]_i_3__0/O
                         net (fo=1, routed)           0.110     0.209    rojobot_1/BOTCPU/DataOut[2]_i_3__0_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.254 r  rojobot_1/BOTCPU/DataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    rojobot_1/BOTREGIF/kcpsm6_rom_1[2]
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.201    -0.083    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.092     0.009    rojobot_1/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.878%)  route 0.628ns (73.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.326    -0.133    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][5]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.088 r  rojobot_1/BOTREGIF/DataOut[5]_i_3__0/O
                         net (fo=1, routed)           0.303     0.214    rojobot_1/BOTCPU/BotInfo_int_reg[5]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.259 r  rojobot_1/BOTCPU/DataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.259    rojobot_1/BOTREGIF/kcpsm6_rom_1[5]
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.832    -0.841    rojobot_1/BOTREGIF/clk_out2
    SLICE_X49Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.201    -0.083    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.091     0.008    rojobot_1/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.434%)  route 0.643ns (73.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X35Y67         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[5]/Q
                         net (fo=2, routed)           0.390    -0.070    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][5]
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.025 r  rojobot_2/BOTREGIF/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.253     0.229    rojobot_2/BOTCPU/BotInfo_int_reg[5]
    SLICE_X36Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.274 r  rojobot_2/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    rojobot_2/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.829    -0.844    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.201    -0.086    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092     0.006    rojobot_2/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.231ns (25.699%)  route 0.668ns (74.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.558    -0.606    debouncer/clk_out1
    SLICE_X36Y76         FDRE                                         r  debouncer/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debouncer/swtch_db_reg[1]/Q
                         net (fo=4, routed)           0.517     0.052    rojobot_2/BOTCPU/sw_debounced[1]
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.097 r  rojobot_2/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.151     0.248    rojobot_2/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.293 r  rojobot_2/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    rojobot_2/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.829    -0.844    rojobot_2/BOTREGIF/clk_out2
    SLICE_X36Y71         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.201    -0.086    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091     0.005    rojobot_2/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.231ns (25.445%)  route 0.677ns (74.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8470, routed)        0.564    -0.600    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.376    -0.083    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][4]
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.038 r  rojobot_1/BOTREGIF/DataOut[4]_i_3__0/O
                         net (fo=1, routed)           0.301     0.263    rojobot_1/BOTCPU/BotInfo_int_reg[4]
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=443, routed)         0.831    -0.842    rojobot_1/BOTREGIF/clk_out2
    SLICE_X48Y65         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.201    -0.084    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.091     0.007    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.301    





