# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:57 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 19:03:58 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:03:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 19:03:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 19:03:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 19:03:59 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 19:03:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 19:03:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 19:04:00 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:04:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 19:04:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 19:04:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 19:04:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 19:04:01 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:01 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 19:04:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:01 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 19:04:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:01 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:04:02 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:04:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:04:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 19:04:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 19:04:03 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:04:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 19:04:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 19:04:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 19:04:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 19:04:04 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 19:04:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 19:04:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 19:04:05 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:05 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 19:04:05 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:05 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 19:04:05 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:05 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 19:04:05 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:05 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 19:04:06 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:06 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 19:04:06 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:06 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:04:06 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 19:04:07 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft0sc2kw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0sc2kw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 19:04:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:04:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 19:04:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 19:04:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 19:04:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 19:04:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 19:04:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 19:04:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:04:48 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 19:04:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 19:04:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 19:04:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 19:04:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 19:04:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 19:04:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:04:49 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:49 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:04:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:49 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:04:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:49 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 19:04:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:49 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 19:04:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:49 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:04:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:49 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 19:04:50 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:50 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 19:04:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:50 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 19:04:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:50 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 19:04:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:50 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 19:04:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:51 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 19:04:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:51 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 19:04:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:51 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 19:04:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:51 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 19:04:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:51 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 19:04:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:51 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 19:04:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:51 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 19:04:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:52 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:04:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:04:54 on Dec 02,2020, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 19:04:54 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft73vbct".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft73vbct
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:18 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 19:07:19 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:07:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 19:07:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 19:07:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 19:07:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 19:07:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 19:07:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 19:07:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:07:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 19:07:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 19:07:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 19:07:21 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 19:07:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 19:07:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 19:07:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:07:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:21 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:07:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:21 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:07:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:21 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 19:07:22 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:22 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 19:07:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:22 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:07:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:22 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 19:07:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:22 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 19:07:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:22 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 19:07:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:22 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 19:07:23 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:23 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 19:07:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:23 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 19:07:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:23 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 19:07:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:23 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 19:07:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:23 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 19:07:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:24 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 19:07:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:24 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 19:07:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:24 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 19:07:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:24 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:07:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:07:27 on Dec 02,2020, Elapsed time: 0:02:33
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 19:07:27 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftb1vgv2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb1vgv2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:13:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:13:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:13:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:13:26 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:13:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:13:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:13:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:13:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:13:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:13:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:13:27 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:27 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:13:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:27 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:13:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:27 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:13:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:27 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:13:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:27 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:13:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:27 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:13:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:27 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:13:28 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:28 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:13:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:28 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:13:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:28 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:13:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:28 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:13:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:28 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:13:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:28 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:13:29 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:29 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:13:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:30 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:13:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:30 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:13:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:30 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:13:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:30 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:13:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:30 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:13:31 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:31 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:13:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:31 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:13:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:31 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:13:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:31 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:13:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:13:35 on Dec 02,2020, Elapsed time: 2:06:08
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:13:35 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11937 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftqh83ji".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqh83ji
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(366)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 366
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:15:09 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:15:10 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:15:11 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:15:12 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:15:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:15:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:15:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:15:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:15:13 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:15:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:15:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:15:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:15:16 on Dec 02,2020, Elapsed time: 0:01:41
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:15:16 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11937 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft47fh8b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft47fh8b
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(366)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 366
add wave -position end  sim:/CameronCPU_testbench/dut/ifStage/BrAddr26
add wave -position end  sim:/CameronCPU_testbench/dut/ifStage/BrAddr26RF
add wave -position end  sim:/CameronCPU_testbench/dut/ifStage/BrTaken
add wave -position end  sim:/CameronCPU_testbench/dut/ifStage/BrTakenRF
add wave -position 12  sim:/CameronCPU_testbench/dut/ifStage/CondAddr19
add wave -position 13  sim:/CameronCPU_testbench/dut/ifStage/CondAddr19RF
add wave -position end  sim:/CameronCPU_testbench/dut/ifStage/PCout
add wave -position end  sim:/CameronCPU_testbench/dut/ifStage/PCRF
add wave -position end  sim:/CameronCPU_testbench/dut/ifStage/UncondBr
add wave -position end  sim:/CameronCPU_testbench/dut/ifStage/UncondBrRF
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:21:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:21:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:21:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:21:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:21:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:21:35 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:21:36 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:36 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:36 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:36 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:21:37 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:21:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:21:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:21:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:21:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:21:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:21:38 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:38 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:21:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:38 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:21:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:38 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:21:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:38 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:21:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:38 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:21:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:38 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:21:39 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:39 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:21:39 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:39 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:21:39 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:21:42 on Dec 02,2020, Elapsed time: 0:06:26
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:21:42 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11937 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftbmfa59".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbmfa59
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(366)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 366
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/cbzFlag
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.0.1]
# Drop insertion failed: sim:/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.0.1]
# (vish-4014) No objects found matching '/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.0.1]'.
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.1.1]
# Drop insertion failed: sim:/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.1.1]
# (vish-4014) No objects found matching '/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.1.1]'.
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.2.1]
# Drop insertion failed: sim:/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.2.1]
# (vish-4014) No objects found matching '/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.2.1]'.
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.3.1]
# Drop insertion failed: sim:/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.3.1]
# (vish-4014) No objects found matching '/CameronCPU_testbench/dut/exStage/#implicit-var#flags##VarElem:[0.3.1]'.
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/flags
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/negative
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/overflow
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/zero
add wave -position end  sim:/CameronCPU_testbench/dut/exStage/carry_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:31:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:31:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:31:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:31:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:31:11 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:31:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:31:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:31:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:31:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:31:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:31:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:31:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:31:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:31:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:31:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:31:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:31:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:31:13 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:13 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:31:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:13 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:31:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:13 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:31:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:13 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:31:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:13 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:31:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:13 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:31:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:13 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:31:14 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:14 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:31:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:14 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:31:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:14 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:31:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:14 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:31:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:14 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:31:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:15 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:31:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:15 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:31:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:15 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:31:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:15 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:31:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:18 on Dec 02,2020, Elapsed time: 0:09:36
# Errors: 8, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:31:18 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11937 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftfj59bm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfj59bm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(366)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 366
add wave -position 21  sim:/CameronCPU_testbench/dut/exStage/setFlag
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:34:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:34:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:34:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:34:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:34:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:34:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:34:50 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:34:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:34:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:34:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:34:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:34:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:34:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:34:51 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:34:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:34:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:34:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:34:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:34:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:34:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:34:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:34:52 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:52 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:34:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:52 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:34:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:52 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:34:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:52 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:34:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:52 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:34:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:52 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:34:53 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:53 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:34:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:53 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:34:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:53 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:34:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:53 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:34:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:53 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:34:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:53 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:34:54 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:34:57 on Dec 02,2020, Elapsed time: 0:03:39
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:34:57 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11937 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftdc9kk8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdc9kk8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(366)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 366
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:16 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:53:17 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:53:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:53:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:53:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:53:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:53:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:53:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:53:18 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:18 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:53:18 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:18 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:53:18 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:18 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:53:18 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:18 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:53:18 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:18 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:53:19 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:53:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:53:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:53:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:19 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:53:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:19 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:53:20 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:53:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:53:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:53:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:53:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:53:21 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:21 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:53:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:21 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# ** Error: (vlog-13069) ./CameronCPU.sv(215): near ".": syntax error, unexpected '.', expecting ')'.
# -- Compiling module CameronCPU_testbench
# End time: 21:53:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./CameronCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:53:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:53:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:53:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:53:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:53:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:53:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:53:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:53:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:53:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:53:53 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:53:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:53:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:53:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:53:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:53:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:53:54 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:54 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:53:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:54 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:53:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:54 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:53:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:54 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:53:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:54 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:53:55 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:55 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:53:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:55 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:53:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:55 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:53:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:55 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:53:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:56 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:53:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:56 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:53:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:56 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# ** Error: (vlog-13069) ./RF_stage.sv(13): near "output": syntax error, unexpected output, expecting ')'.
# End time: 21:53:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 34
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./RF_stage.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:14 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:54:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:14 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:54:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:14 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:54:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:14 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:54:15 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:15 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:54:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:15 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:54:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:15 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:54:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:15 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:54:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:15 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:54:16 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:16 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:54:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:16 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:54:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:16 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:54:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:16 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:54:17 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:54:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:54:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:54:18 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:54:18 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:54:18 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:54:18 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:54:19 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:19 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:54:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:19 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:54:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:19 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:54:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:19 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:54:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:19 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:54:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:19 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:54:20 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:20 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:54:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:20 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# ** Error: (vlog-13069) ./RF_stage.sv(22): near "out": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# End time: 21:54:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 34
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./RF_stage.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:38 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:54:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:38 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:54:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:38 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:54:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:39 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:54:39 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:39 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:54:39 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:39 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:54:39 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:39 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:54:39 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:39 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:54:39 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:40 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:54:40 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:40 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:54:40 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:40 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:54:40 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:40 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:54:41 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:41 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:54:41 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:41 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:54:41 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:41 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:54:41 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:41 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:54:42 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:42 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:54:42 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:42 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:54:42 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:42 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:54:42 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:42 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:54:43 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:43 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:54:43 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:43 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:54:43 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:43 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:54:43 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:43 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:54:43 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:43 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:54:43 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:44 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:54:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:44 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:54:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:44 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:54:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:44 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:54:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:44 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:54:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:45 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:54:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:45 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:54:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:45 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:54:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:45 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:54:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:54:55 on Dec 02,2020, Elapsed time: 0:19:58
# Errors: 12, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:54:55 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# ** Error: (vsim-3037) ./RF_stage.sv(22): Missing instance name in instantiation of 'norGate64x1'.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 45
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:55:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:55:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:55:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:55:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:55:46 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:55:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:55:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:55:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:55:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:55:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:55:47 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:55:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:55:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:55:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:55:49 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:55:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:49 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:55:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:49 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:55:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:49 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:55:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:49 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:55:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:49 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:55:50 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:51 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:55:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:51 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:55:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:51 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:55:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:51 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:55:52 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:52 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:55:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:52 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:55:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:52 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:55:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:52 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:55:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:52 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:55:53 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:53 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:55:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:53 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:55:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:53 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:55:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:53 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:55:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:54:55 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftxdbnd4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxdbnd4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(367)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 367
add wave -position 16  sim:/CameronCPU_testbench/dut/cbzFlagRF
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:57:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:57:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:57:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:57:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:57:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:57:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:57:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:57:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:57:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:57:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:57:11 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:57:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:57:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:57:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:57:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:57:12 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:12 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:57:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:12 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:57:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:12 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:57:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:13 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:57:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:13 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:57:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:13 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:57:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:13 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:57:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:13 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:57:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:13 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:57:14 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:14 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:57:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:14 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:57:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:14 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:57:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:14 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:57:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:14 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:57:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:14 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:57:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:14 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:57:15 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:15 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:57:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:15 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:57:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:57:18 on Dec 02,2020, Elapsed time: 0:02:23
# Errors: 1, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:57:18 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfthkwikc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthkwikc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(367)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 367
add wave -position 17  sim:/CameronCPU_testbench/dut/ifStage/BrTaken
add wave -position 18  sim:/CameronCPU_testbench/dut/ifStage/BrTakenRF
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:43 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:58:44 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:44 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:58:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:44 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:58:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:44 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:58:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:44 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:58:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:44 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:58:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:44 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:58:44 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:58:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:58:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 21:58:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 21:58:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 21:58:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 21:58:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:58:46 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 21:58:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:58:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:46 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:58:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:46 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:58:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:46 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 21:58:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:46 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 21:58:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:46 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:58:47 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:47 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 21:58:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:47 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 21:58:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:47 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 21:58:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:47 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 21:58:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:47 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 21:58:48 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:48 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 21:58:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:48 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 21:58:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:48 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 21:58:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:48 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 21:58:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:48 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 21:58:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:48 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 21:58:49 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:49 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 21:58:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:49 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:58:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:58:52 on Dec 02,2020, Elapsed time: 0:01:34
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 21:58:52 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft8by9a0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8by9a0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(367)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 367
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:04 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:05:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:04 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:05:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:04 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:05:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:04 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:05:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:05 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:05:05 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:05 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:05:05 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:05 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:05:05 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:05 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:05:05 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:05 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:05:05 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:05 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:05:06 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:06 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:05:06 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:06 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:05:06 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:06 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:05:06 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:06 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:05:06 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:06 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:05:06 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:06 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:05:07 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:07 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:05:07 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:07 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:05:07 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:07 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:05:07 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:07 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:05:07 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:07 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:05:07 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:07 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:05:07 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:07 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:05:08 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:08 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:05:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:08 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:05:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:08 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:05:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:08 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:05:09 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:09 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:05:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:09 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:05:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:09 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:05:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:09 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:05:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:09 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:05:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:09 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:05:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:09 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:05:10 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:05:13 on Dec 02,2020, Elapsed time: 0:06:21
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:05:13 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.dff_real
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11939 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft1c2a95".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1c2a95
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(367)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 367
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:07:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:07:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:07:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:07:45 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:45 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:07:46 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:07:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:07:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:07:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:07:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:07:46 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:46 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:07:47 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:07:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:07:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:07:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:07:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:47 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:07:47 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:47 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:07:48 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:48 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:07:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:48 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:07:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:48 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:07:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:48 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:07:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:48 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:07:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:48 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:07:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:49 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:07:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:49 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:07:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:49 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:07:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:49 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:07:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:49 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# ** Error: ./RF_stage.sv(24): (vlog-2730) Undefined variable: 'clk9'.
# End time: 22:07:50 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 34
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./RF_stage.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:57 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:07:57 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:57 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:07:58 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:07:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:07:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:07:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:07:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:07:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:07:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:58 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:07:59 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:07:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:07:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:07:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:07:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:07:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:07:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:08:00 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:00 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:08:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:00 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:08:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:00 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:08:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:00 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:08:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:00 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:08:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:00 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:08:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:00 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:08:01 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:01 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:08:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:01 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:08:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:01 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:08:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:01 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:08:02 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:02 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:08:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:02 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:08:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:02 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:08:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:02 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:08:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:02 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:08:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:02 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:08:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:03 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:08:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:08:06 on Dec 02,2020, Elapsed time: 0:02:53
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:08:06 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.dff_real
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11939 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftkbh74t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkbh74t
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(367)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 367
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:09:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:09:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:09:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:09:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:09:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:09:12 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:09:13 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:13 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:13 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:09:14 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:14 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:14 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:14 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:14 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:14 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:09:16 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:09:19 on Dec 02,2020, Elapsed time: 0:01:13
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:09:20 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.dff_real
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11939 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft3gke9q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3gke9q
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(367)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 367
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:19:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:19:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:19:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:19:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:19:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:19:49 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:19:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:19:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:19:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:19:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:19:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:19:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:19:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:19:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:19:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:19:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:19:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:19:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:19:51 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:51 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:19:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:51 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:19:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:51 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:19:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:51 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:19:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:51 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:19:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:51 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:19:52 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:52 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:19:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:52 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:19:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:52 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:19:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:52 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:19:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:52 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:19:53 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:53 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:19:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:53 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:19:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:53 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:19:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:53 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:19:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:19:59 on Dec 02,2020, Elapsed time: 0:10:39
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:19:59 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfte2bcbq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte2bcbq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
add wave -position 15  sim:/CameronCPU_testbench/dut/cbzFlag
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:24 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:21:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:24 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:21:25 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:21:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:21:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:21:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:21:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:21:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:25 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:21:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:21:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:21:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:21:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:21:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:21:26 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:26 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:21:27 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:27 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:21:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:27 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:21:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:27 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:21:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:27 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:21:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:27 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:21:27 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:27 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:21:28 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:28 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:21:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:28 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:21:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:28 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:21:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:28 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:21:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:28 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:21:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:28 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:21:29 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:29 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:21:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:29 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:21:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:29 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:21:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:29 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:21:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:29 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:21:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:29 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:21:30 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:30 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:21:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:30 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:21:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:21:33 on Dec 02,2020, Elapsed time: 0:01:34
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:21:33 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftma5nq2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftma5nq2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
add wave -position 16  sim:/CameronCPU_testbench/dut/ifStage/instrDec/cbzFlag
add wave -position 17  sim:/CameronCPU_testbench/dut/ifStage/instrDec/BrTaken
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test3.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:28 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:24:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:28 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:24:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:28 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:24:28 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:29 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:24:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:29 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:24:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:29 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:24:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:29 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:24:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:29 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:24:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:29 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:24:29 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:29 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:24:30 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:30 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:24:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:30 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:24:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:30 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:24:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:30 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:24:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:30 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:24:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:30 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:24:30 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:30 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:24:31 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:31 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:24:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:31 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:24:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:31 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:24:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:31 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:24:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:31 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:24:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:31 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:24:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:31 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:24:32 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:32 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:24:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:32 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:24:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:32 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:24:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:32 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:24:33 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:33 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:24:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:33 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:24:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:33 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:24:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:33 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:24:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:33 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:24:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:33 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:24:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:24:37 on Dec 02,2020, Elapsed time: 0:03:04
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:24:37 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfts9aa63".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts9aa63
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:27:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:27:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:27:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:27:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:59 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:27:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:28:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:28:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:28:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:28:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:28:00 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:00 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:28:01 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:28:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:28:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:28:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:28:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:28:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:28:02 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:02 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:28:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:02 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:28:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:02 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:28:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:02 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:28:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:02 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:28:02 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:02 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:28:03 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:03 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:28:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:03 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:28:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:03 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:28:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:03 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:28:03 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:03 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:28:04 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:28:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:28:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:28:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:28:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:28:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:28:04 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:28:09 on Dec 02,2020, Elapsed time: 0:03:32
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:28:09 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftbrkqc6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbrkqc6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:44:19 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:44:20 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:44:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:44:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:44:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:44:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:44:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:44:20 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:20 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:44:21 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:44:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:44:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:44:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:44:21 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:21 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:44:22 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:22 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:44:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:22 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:44:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:22 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:44:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:22 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:44:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:22 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:44:22 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:22 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:44:23 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:23 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:44:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:23 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:44:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:23 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:44:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:23 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:44:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:23 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:44:23 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:24 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:44:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:24 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:44:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:24 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:44:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:24 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:44:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:24 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:44:24 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:24 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:44:25 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:25 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:44:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:25 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:44:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:25 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:44:25 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:44:30 on Dec 02,2020, Elapsed time: 0:16:21
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:44:30 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft9w3q38".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9w3q38
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:51:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:51:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:51:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:51:48 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:48 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:51:49 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:51:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:51:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:51:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:49 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:51:49 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:51:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:51:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:51:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:51:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:51:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:51:51 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:51:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:51 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:51:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:51 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:51:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:51 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:51:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:51 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:51:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:51 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:51:52 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:52 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:51:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:52 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:51:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:52 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:51:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:52 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:51:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:52 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:51:53 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:53 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:51:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:53 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:51:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:53 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:51:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:53 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:51:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:53 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:51:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:53 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:51:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:54 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:51:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:54 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:51:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:51:58 on Dec 02,2020, Elapsed time: 0:07:28
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:51:58 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.dff_real
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11939 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft2cr2ie".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2cr2ie
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(359)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 359
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:32 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 22:53:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:32 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:53:33 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 22:53:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 22:53:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 22:53:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 22:53:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 22:53:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 22:53:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:53:34 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 22:53:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 22:53:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 22:53:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 22:53:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 22:53:35 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 22:53:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:35 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:53:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:35 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:53:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:35 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:53:36 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:36 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 22:53:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:36 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 22:53:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:36 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:53:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:36 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 22:53:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:36 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 22:53:37 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 22:53:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 22:53:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 22:53:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 22:53:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 22:53:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 22:53:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 22:53:38 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:38 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 22:53:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:38 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 22:53:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:38 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:53:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:38 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 22:53:38 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:53:43 on Dec 02,2020, Elapsed time: 0:01:45
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 22:53:43 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftei20vs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftei20vs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 23:09:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:11 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 23:09:12 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 23:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 23:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 23:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 23:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 23:09:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:12 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 23:09:13 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 23:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 23:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 23:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:13 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 23:09:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:14 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 23:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:14 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 23:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:14 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 23:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:14 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 23:09:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:14 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:09:15 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 23:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 23:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 23:09:15 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:15 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 23:09:16 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 23:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 23:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 23:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 23:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 23:09:16 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:16 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 23:09:17 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:17 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 23:09:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:17 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 23:09:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:17 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 23:09:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:17 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:09:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:17 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:09:17 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:09:21 on Dec 02,2020, Elapsed time: 0:15:38
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 23:09:21 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftsxb8yj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsxb8yj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
add wave -position end  sim:/CameronCPU_testbench/dut/memStage/memory/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test4.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 23:11:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 23:11:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 23:11:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 23:11:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 23:11:52 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 23:11:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 23:11:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 23:11:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 23:11:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 23:11:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 23:11:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 23:11:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 23:11:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 23:11:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 23:11:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:53 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 23:11:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:54 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:11:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:54 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:11:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:54 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 23:11:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:54 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 23:11:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:54 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:11:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:54 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 23:11:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:54 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 23:11:55 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:55 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 23:11:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:55 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 23:11:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:55 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 23:11:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:55 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 23:11:56 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:56 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 23:11:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:56 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 23:11:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:56 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 23:11:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:56 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 23:11:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:57 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 23:11:57 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:57 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:11:57 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:57 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:11:57 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:12:01 on Dec 02,2020, Elapsed time: 0:02:40
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 23:12:01 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftjq0fr9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjq0fr9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 23:12:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 23:12:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 23:12:50 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:50 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 23:12:51 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 23:12:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 23:12:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 23:12:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 23:12:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 23:12:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 23:12:51 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:51 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 23:12:52 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 23:12:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 23:12:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 23:12:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 23:12:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:52 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 23:12:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:52 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:12:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:53 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:12:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:53 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 23:12:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:53 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 23:12:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:53 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:12:53 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:53 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 23:12:54 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:54 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 23:12:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:54 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 23:12:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:54 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 23:12:54 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:54 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 23:12:55 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 23:12:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 23:12:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 23:12:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 23:12:55 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:56 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 23:12:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:56 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 23:12:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:56 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:12:56 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:56 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:12:57 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:13:00 on Dec 02,2020, Elapsed time: 0:00:59
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 23:13:00 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft1n21nr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1n21nr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test4.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:07 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 23:15:07 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:07 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 23:15:07 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 23:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 23:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 23:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 23:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 23:15:08 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:08 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 23:15:09 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 23:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 23:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 23:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 23:15:09 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:09 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 23:15:10 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 23:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 23:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:10 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 23:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:10 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:10 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:15:10 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:10 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 23:15:11 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 23:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 23:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:11 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 23:15:11 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 23:15:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 23:15:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 23:15:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 23:15:12 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:12 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 23:15:13 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:13 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 23:15:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:13 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 23:15:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:13 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 23:15:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:13 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 23:15:13 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:14 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:15:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:14 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:15:14 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:15:18 on Dec 02,2020, Elapsed time: 0:02:18
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 23:15:18 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftnhaecg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnhaecg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 650 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 750 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 850 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 950 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1650 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1850 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2050 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2150 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2250 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2350 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2450 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2550 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test5.do
add wave -position 3  sim:/CameronCPU_testbench/dut/ifStage/PCRF
add wave -position 4  sim:/CameronCPU_testbench/dut/ifStage/BrTaken
add wave -position 5  sim:/CameronCPU_testbench/dut/negativeEX
add wave -position 6  sim:/CameronCPU_testbench/dut/rfStage/setFlag
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test5.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:31 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 23:21:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:31 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 23:21:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:31 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 23:21:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:31 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 23:21:31 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:31 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 23:21:32 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:32 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 23:21:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:32 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 23:21:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:32 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 23:21:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:32 on Dec 02,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 23:21:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:32 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 23:21:32 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 23:21:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 23:21:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 23:21:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 23:21:33 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:33 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 23:21:34 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:34 on Dec 02,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 23:21:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:34 on Dec 02,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:21:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:34 on Dec 02,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:21:34 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:34 on Dec 02,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 23:21:35 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:35 on Dec 02,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 23:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:35 on Dec 02,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:35 on Dec 02,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 23:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:35 on Dec 02,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 23:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:35 on Dec 02,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 23:21:35 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:35 on Dec 02,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 23:21:36 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 23:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 23:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 23:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 23:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 23:21:36 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:36 on Dec 02,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 23:21:37 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 23:21:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:21:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:37 on Dec 02,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:21:37 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:21:40 on Dec 02,2020, Elapsed time: 0:06:22
# Errors: 20, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 23:21:41 on Dec 02,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11938 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftfnssmh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfnssmh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 650 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 750 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 850 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 950 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1650 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1850 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2050 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2150 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2250 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2350 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2450 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Error: Assertion error.
#    Time: 2550 ns  Scope: CameronCPU_testbench.dut.ifStage.pc.instructionMemory File: ./instructmem.sv Line: 43
# ** Note: $stop    : ./CameronCPU.sv(358)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 358
# End time: 00:02:13 on Dec 03,2020, Elapsed time: 0:40:32
# Errors: 20, Warnings: 3
