@@OV08D_MIPI_3264x2448_2lane_1440M_30fps_V2.2
100 99 3264 2448
102 80 1
102 81 0;first pixel is B
102 84 01;interpolation on
110 80 02;10bit input

20 fd 00
20 20 0e
sl 3 3
20 20 0b
20 fd 00
20 11 2a
20 14 43 ;dpll 402M
20 1e 23 ;pclk= pll3_pclk, row clk= timer_clk/2= 36M
20 16 82 ;pll3 enable
20 21 00

20 fd 01
20 12 00 ;bit0=1 colorbar en
20 03 12 ;05
20 04 50 ;08
20 06 d0 ;added by tristone for 30fps
20 07 05
20 21 02
20 24 30 ;20
20 33 03
20 01 03
20 19 10 ;n2p offset 64
20 42 5d ;rst_clamp on , sig_clamp on
20 43 04
20 47 07
20 48 08
20 4c 38 ;[5]=1 with pulse in dummy rst row
20 b2 7e ;1st comp
20 b3 7b
20 bd 08
20 d2 47 ;1st cap 1
20 d3 10 ;ramp offset x1 1.1
20 d4 0d ;ramp offset x2 0.95
20 d5 08 ;ramp offset x4 0.75
20 d6 07 ;ramp offset x8 0.7

20 b1 00
20 b4 00
20 b7 0a ;vh 3.5v
20 bc 44
20 bf 42 ;range 747mv
20 c1 10 ;vref2 ds 2x
20 c3 24
20 c8 03 ;vlow en
20 c9 f8
20 e1 33 ;1x to 2x vlow 1.0v
20 e2 bb ;2x to 16x vrfd_low AVDD

20 51 0c ;timing
20 52 0a ;timing
20 57 8c ;timing
20 59 09 ;timing
20 5a 08 ;timing
20 5e 10 ;timing
20 60 02 ;timing
20 6d 5c ;timing
20 76 16 ;timing
20 7c 11 ;timing
20 90 28 ;timing
20 91 16 ;timing
20 92 1c ;timing
20 93 24 ;timing
20 95 48 ;timing
20 9c 06 ; col_boost_rst width
20 ca 0c
20 ce 0d

20 fd 01 ;psr tuning
20 c0 00 ;bit2 = 0 psnc en
20 dd 18 ;1x
20 de 19 ;1.5x
20 df 32 ;2x
20 e0 70 ;4x

20 fd 01 ;bsun tuning
20 c2 05 ;rst clamp dn en
20 d7 88
20 d8 77
20 d9 66

20 fd 07 ;blc tuning
20 00 f8 ;blc trigger en
20 01 2b ;blc on
20 05 40
20 08 06 ;black row start
20 09 11 ;black row end
20 28 6f
20 2a 20
20 2b 05
20 5e 10 ;dither enable gain 4x
20 52 00;k
20 53 80
20 54 00
20 55 80
20 56 00
20 57 80
20 58 00
20 59 80
20 5c 3f

20 fd 02
20 9a 30 ;dpc on
20 a8 02 ;for dpc bayer pattern mismatch

20 fd 02 ;cropping size
20 a1 08
20 a2 09 ;dem_v_size_4msb
20 a3 90 ;dem_v_size_8lsb
20 a5 08
20 a6 0c ;dem_h_size_4msb
20 a7 c0 ;dem_h_size_8lsb

;For Full size OTP_DPC mirror off/flip off
20 fd 05
20 04 40
20 07 00
20 0D 01
20 0F 01
20 10 00
20 11 00
20 12 0C
20 13 CF
20 14 00
20 15 00

20 fd 00
20 24 01 ;mipi clk inv en
20 c0 16
20 c1 08
20 c2 30
20 8e 0c ;mipi hsize msb
20 8f c0 ;mipi hsize lsb,  3264
20 90 09 ;mipi vsize msb
20 91 90 ;mipi vsize lsb,  2448
20 b7 02


20 fd 00 ;must locate this group reg. at the end
20 20 0f ;soft reset
20 e7 03
20 e7 00
20 fd 01

20 fd 00
20 a0 01 ;mipi stream on