$date
	Sat Aug 23 12:31:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dlatch_df_tb $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$scope module dut $end
$var wire 1 " d $end
$var wire 1 # en $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#10
1"
#20
1!
1#
#30
0!
0"
#40
1"
0#
#50
1!
1#
#60
0!
0"
#70
