

================================================================
== Vitis HLS Report for 'convolution_func_2_Pipeline_VITIS_LOOP_81_3'
================================================================
* Date:           Fri Jul 18 13:03:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.189 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       25|       25|  0.250 us|  0.250 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_3  |       23|       23|         9|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.59>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 12 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:81]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i"   --->   Operation 14 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_35 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 15 'read' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sum"   --->   Operation 16 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln90_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_14"   --->   Operation 17 'read' 'sext_ln90_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln90_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_13"   --->   Operation 18 'read' 'sext_ln90_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln90_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_12"   --->   Operation 19 'read' 'sext_ln90_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln90_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_11"   --->   Operation 20 'read' 'sext_ln90_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln90_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_2"   --->   Operation 21 'read' 'sext_ln90_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln90_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_1"   --->   Operation 22 'read' 'sext_ln90_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln90_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_17"   --->   Operation 23 'read' 'sext_ln90_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln90_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_16"   --->   Operation 24 'read' 'sext_ln90_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln90_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_15"   --->   Operation 25 'read' 'sext_ln90_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_36 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_41"   --->   Operation 26 'read' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln90_11_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_11"   --->   Operation 27 'read' 'mul_ln90_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln90_10_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_10"   --->   Operation 28 'read' 'mul_ln90_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mul_ln90_9_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_9"   --->   Operation 29 'read' 'mul_ln90_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln90_14_cast = sext i16 %sext_ln90_14_read"   --->   Operation 30 'sext' 'sext_ln90_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln90_13_cast = sext i16 %sext_ln90_13_read"   --->   Operation 31 'sext' 'sext_ln90_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln90_12_cast = sext i16 %sext_ln90_12_read"   --->   Operation 32 'sext' 'sext_ln90_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln90_11_cast = sext i16 %sext_ln90_11_read"   --->   Operation 33 'sext' 'sext_ln90_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln90_2_cast = sext i16 %sext_ln90_2_read"   --->   Operation 34 'sext' 'sext_ln90_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln90_1_cast = sext i16 %sext_ln90_1_read"   --->   Operation 35 'sext' 'sext_ln90_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln90_17_cast = sext i16 %sext_ln90_17_read"   --->   Operation 36 'sext' 'sext_ln90_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln90_16_cast = sext i16 %sext_ln90_16_read"   --->   Operation 37 'sext' 'sext_ln90_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln90_15_cast = sext i16 %sext_ln90_15_read"   --->   Operation 38 'sext' 'sext_ln90_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mul_ln90_11_cast = zext i5 %mul_ln90_11_read"   --->   Operation 39 'zext' 'mul_ln90_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mul_ln90_10_cast = zext i5 %mul_ln90_10_read"   --->   Operation 40 'zext' 'mul_ln90_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mul_ln90_9_cast = zext i5 %mul_ln90_9_read"   --->   Operation 41 'zext' 'mul_ln90_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln81 = store i5 0, i5 %j" [cnn_layer.cpp:81]   --->   Operation 42 'store' 'store_ln81' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %phi_urem"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_84_4"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [cnn_layer.cpp:89]   --->   Operation 45 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.02ns)   --->   "%icmp_ln81 = icmp_eq  i5 %j_1, i5 16" [cnn_layer.cpp:81]   --->   Operation 46 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.02ns)   --->   "%add_ln89 = add i5 %j_1, i5 1" [cnn_layer.cpp:89]   --->   Operation 48 'add' 'add_ln89' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_84_4.split, void %for.inc63.exitStub" [cnn_layer.cpp:81]   --->   Operation 49 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%phi_urem_load = load i5 %phi_urem" [cnn_layer.cpp:81]   --->   Operation 50 'load' 'phi_urem_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.02ns)   --->   "%add_ln81 = add i5 %phi_urem_load, i5 1" [cnn_layer.cpp:81]   --->   Operation 51 'add' 'add_ln81' <Predicate = (!icmp_ln81)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.02ns)   --->   "%icmp_ln81_1 = icmp_eq  i5 %phi_urem_load, i5 2" [cnn_layer.cpp:81]   --->   Operation 52 'icmp' 'icmp_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%select_ln81 = select i1 %icmp_ln81_1, i5 0, i5 %add_ln81" [cnn_layer.cpp:81]   --->   Operation 53 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i5 %phi_urem_load" [cnn_layer.cpp:81]   --->   Operation 54 'trunc' 'trunc_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln81 = store i5 %add_ln89, i5 %j" [cnn_layer.cpp:81]   --->   Operation 55 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 1.29>
ST_1 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln81 = store i5 %select_ln81, i5 %phi_urem" [cnn_layer.cpp:81]   --->   Operation 56 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i5 %j_1" [cnn_layer.cpp:81]   --->   Operation 57 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %trunc_ln81" [cnn_layer.cpp:81]   --->   Operation 58 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.29ns)   --->   "%mul_ln81 = mul i9 %zext_ln81, i9 22" [cnn_layer.cpp:81]   --->   Operation 59 'mul' 'mul_ln81' <Predicate = true> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln81, i32 6, i32 8" [cnn_layer.cpp:81]   --->   Operation 60 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i3 %tmp_37" [cnn_layer.cpp:90]   --->   Operation 61 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.02ns)   --->   "%add_ln90_1 = add i6 %mul_ln90_9_cast, i6 %zext_ln90" [cnn_layer.cpp:90]   --->   Operation 62 'add' 'add_ln90_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i6 %add_ln90_1" [cnn_layer.cpp:90]   --->   Operation 63 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 64 'getelementptr' 'input_buf_0_0_addr' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.02ns)   --->   "%add_ln90_2 = add i6 %mul_ln90_10_cast, i6 %zext_ln90" [cnn_layer.cpp:90]   --->   Operation 65 'add' 'add_ln90_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i6 %add_ln90_2" [cnn_layer.cpp:90]   --->   Operation 66 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr_1 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 67 'getelementptr' 'input_buf_0_0_addr_1' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.02ns)   --->   "%add_ln90_3 = add i6 %mul_ln90_11_cast, i6 %zext_ln90" [cnn_layer.cpp:90]   --->   Operation 68 'add' 'add_ln90_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i6 %add_ln90_3" [cnn_layer.cpp:90]   --->   Operation 69 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr_4 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 70 'getelementptr' 'input_buf_0_0_addr_4' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 71 'getelementptr' 'input_buf_0_1_addr' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr_1 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 72 'getelementptr' 'input_buf_0_1_addr_1' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr_4 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 73 'getelementptr' 'input_buf_0_1_addr_4' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 74 'getelementptr' 'input_buf_0_2_addr' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr_1 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 75 'getelementptr' 'input_buf_0_2_addr_1' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr_4 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 76 'getelementptr' 'input_buf_0_2_addr_4' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 77 'getelementptr' 'input_buf_1_0_addr' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr_1 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 78 'getelementptr' 'input_buf_1_0_addr_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr_4 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 79 'getelementptr' 'input_buf_1_0_addr_4' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 80 'getelementptr' 'input_buf_1_1_addr' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr_1 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 81 'getelementptr' 'input_buf_1_1_addr_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr_4 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 82 'getelementptr' 'input_buf_1_1_addr_4' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 83 'getelementptr' 'input_buf_1_2_addr' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr_1 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 84 'getelementptr' 'input_buf_1_2_addr_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr_4 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 85 'getelementptr' 'input_buf_1_2_addr_4' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 86 'getelementptr' 'input_buf_2_0_addr' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr_1 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 87 'getelementptr' 'input_buf_2_0_addr_1' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr_4 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 88 'getelementptr' 'input_buf_2_0_addr_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 89 'getelementptr' 'input_buf_2_1_addr' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr_1 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 90 'getelementptr' 'input_buf_2_1_addr_1' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr_4 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 91 'getelementptr' 'input_buf_2_1_addr_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 92 'getelementptr' 'input_buf_2_2_addr' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr_1 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 93 'getelementptr' 'input_buf_2_2_addr_1' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr_4 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_3" [cnn_layer.cpp:90]   --->   Operation 94 'getelementptr' 'input_buf_2_2_addr_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.75ns)   --->   "%input_buf_0_0_load = load i6 %input_buf_0_0_addr" [cnn_layer.cpp:90]   --->   Operation 95 'load' 'input_buf_0_0_load' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 96 [2/2] (1.75ns)   --->   "%input_buf_0_1_load = load i6 %input_buf_0_1_addr" [cnn_layer.cpp:90]   --->   Operation 96 'load' 'input_buf_0_1_load' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 97 [2/2] (1.75ns)   --->   "%input_buf_0_2_load = load i6 %input_buf_0_2_addr" [cnn_layer.cpp:90]   --->   Operation 97 'load' 'input_buf_0_2_load' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 98 [2/2] (1.75ns)   --->   "%input_buf_1_0_load = load i6 %input_buf_1_0_addr" [cnn_layer.cpp:90]   --->   Operation 98 'load' 'input_buf_1_0_load' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 99 [2/2] (1.75ns)   --->   "%input_buf_1_1_load = load i6 %input_buf_1_1_addr" [cnn_layer.cpp:90]   --->   Operation 99 'load' 'input_buf_1_1_load' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 100 [2/2] (1.75ns)   --->   "%input_buf_1_2_load = load i6 %input_buf_1_2_addr" [cnn_layer.cpp:90]   --->   Operation 100 'load' 'input_buf_1_2_load' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 101 [2/2] (1.75ns)   --->   "%input_buf_2_0_load = load i6 %input_buf_2_0_addr" [cnn_layer.cpp:90]   --->   Operation 101 'load' 'input_buf_2_0_load' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 102 [2/2] (1.75ns)   --->   "%input_buf_2_1_load = load i6 %input_buf_2_1_addr" [cnn_layer.cpp:90]   --->   Operation 102 'load' 'input_buf_2_1_load' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 103 [2/2] (1.75ns)   --->   "%input_buf_2_2_load = load i6 %input_buf_2_2_addr" [cnn_layer.cpp:90]   --->   Operation 103 'load' 'input_buf_2_2_load' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i5 %add_ln89" [cnn_layer.cpp:90]   --->   Operation 104 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.39ns)   --->   "%mul_ln90_12 = mul i11 %zext_ln90_4, i11 43" [cnn_layer.cpp:90]   --->   Operation 105 'mul' 'mul_ln90_12' <Predicate = true> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln90_12, i32 7, i32 10" [cnn_layer.cpp:90]   --->   Operation 106 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i4 %tmp_39" [cnn_layer.cpp:90]   --->   Operation 107 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.02ns)   --->   "%add_ln90_4 = add i6 %mul_ln90_9_cast, i6 %zext_ln90_5" [cnn_layer.cpp:90]   --->   Operation 108 'add' 'add_ln90_4' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i6 %add_ln90_4" [cnn_layer.cpp:90]   --->   Operation 109 'zext' 'zext_ln90_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr_2 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 110 'getelementptr' 'input_buf_0_0_addr_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.02ns)   --->   "%add_ln90_12 = add i6 %mul_ln90_10_cast, i6 %zext_ln90_5" [cnn_layer.cpp:90]   --->   Operation 111 'add' 'add_ln90_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i6 %add_ln90_12" [cnn_layer.cpp:90]   --->   Operation 112 'zext' 'zext_ln90_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr_5 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 113 'getelementptr' 'input_buf_0_0_addr_5' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.02ns)   --->   "%add_ln90_13 = add i6 %mul_ln90_11_cast, i6 %zext_ln90_5" [cnn_layer.cpp:90]   --->   Operation 114 'add' 'add_ln90_13' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i6 %add_ln90_13" [cnn_layer.cpp:90]   --->   Operation 115 'zext' 'zext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr_7 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 116 'getelementptr' 'input_buf_0_0_addr_7' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr_2 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 117 'getelementptr' 'input_buf_0_1_addr_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr_5 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 118 'getelementptr' 'input_buf_0_1_addr_5' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr_7 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 119 'getelementptr' 'input_buf_0_1_addr_7' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr_2 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 120 'getelementptr' 'input_buf_0_2_addr_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr_5 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 121 'getelementptr' 'input_buf_0_2_addr_5' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr_7 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 122 'getelementptr' 'input_buf_0_2_addr_7' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr_2 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 123 'getelementptr' 'input_buf_1_0_addr_2' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr_5 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 124 'getelementptr' 'input_buf_1_0_addr_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr_7 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 125 'getelementptr' 'input_buf_1_0_addr_7' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr_2 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 126 'getelementptr' 'input_buf_1_1_addr_2' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr_5 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 127 'getelementptr' 'input_buf_1_1_addr_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr_7 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 128 'getelementptr' 'input_buf_1_1_addr_7' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr_2 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 129 'getelementptr' 'input_buf_1_2_addr_2' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr_5 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 130 'getelementptr' 'input_buf_1_2_addr_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr_7 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 131 'getelementptr' 'input_buf_1_2_addr_7' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr_2 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 132 'getelementptr' 'input_buf_2_0_addr_2' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr_5 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 133 'getelementptr' 'input_buf_2_0_addr_5' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr_7 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 134 'getelementptr' 'input_buf_2_0_addr_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr_2 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 135 'getelementptr' 'input_buf_2_1_addr_2' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr_5 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 136 'getelementptr' 'input_buf_2_1_addr_5' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr_7 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 137 'getelementptr' 'input_buf_2_1_addr_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr_2 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_6" [cnn_layer.cpp:90]   --->   Operation 138 'getelementptr' 'input_buf_2_2_addr_2' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr_5 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_7" [cnn_layer.cpp:90]   --->   Operation 139 'getelementptr' 'input_buf_2_2_addr_5' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr_7 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_8" [cnn_layer.cpp:90]   --->   Operation 140 'getelementptr' 'input_buf_2_2_addr_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (1.75ns)   --->   "%input_buf_0_0_load_1 = load i6 %input_buf_0_0_addr_2" [cnn_layer.cpp:90]   --->   Operation 141 'load' 'input_buf_0_0_load_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 142 [2/2] (1.75ns)   --->   "%input_buf_0_1_load_1 = load i6 %input_buf_0_1_addr_2" [cnn_layer.cpp:90]   --->   Operation 142 'load' 'input_buf_0_1_load_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 143 [2/2] (1.75ns)   --->   "%input_buf_0_2_load_1 = load i6 %input_buf_0_2_addr_2" [cnn_layer.cpp:90]   --->   Operation 143 'load' 'input_buf_0_2_load_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 144 [2/2] (1.75ns)   --->   "%input_buf_1_0_load_1 = load i6 %input_buf_1_0_addr_2" [cnn_layer.cpp:90]   --->   Operation 144 'load' 'input_buf_1_0_load_1' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 145 [2/2] (1.75ns)   --->   "%input_buf_1_1_load_1 = load i6 %input_buf_1_1_addr_2" [cnn_layer.cpp:90]   --->   Operation 145 'load' 'input_buf_1_1_load_1' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 146 [2/2] (1.75ns)   --->   "%input_buf_1_2_load_1 = load i6 %input_buf_1_2_addr_2" [cnn_layer.cpp:90]   --->   Operation 146 'load' 'input_buf_1_2_load_1' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 147 [2/2] (1.75ns)   --->   "%input_buf_2_0_load_1 = load i6 %input_buf_2_0_addr_2" [cnn_layer.cpp:90]   --->   Operation 147 'load' 'input_buf_2_0_load_1' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 148 [2/2] (1.75ns)   --->   "%input_buf_2_1_load_1 = load i6 %input_buf_2_1_addr_2" [cnn_layer.cpp:90]   --->   Operation 148 'load' 'input_buf_2_1_load_1' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 149 [2/2] (1.75ns)   --->   "%input_buf_2_2_load_1 = load i6 %input_buf_2_2_addr_2" [cnn_layer.cpp:90]   --->   Operation 149 'load' 'input_buf_2_2_load_1' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 150 [1/1] (1.02ns)   --->   "%add_ln89_1 = add i5 %j_1, i5 2" [cnn_layer.cpp:89]   --->   Operation 150 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i5 %add_ln89_1" [cnn_layer.cpp:90]   --->   Operation 151 'zext' 'zext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (3.39ns)   --->   "%mul_ln90_13 = mul i11 %zext_ln90_9, i11 43" [cnn_layer.cpp:90]   --->   Operation 152 'mul' 'mul_ln90_13' <Predicate = true> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln90_13, i32 7, i32 10" [cnn_layer.cpp:90]   --->   Operation 153 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i4 %tmp_40" [cnn_layer.cpp:90]   --->   Operation 154 'zext' 'zext_ln90_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.02ns)   --->   "%add_ln90_14 = add i6 %mul_ln90_9_cast, i6 %zext_ln90_10" [cnn_layer.cpp:90]   --->   Operation 155 'add' 'add_ln90_14' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i6 %add_ln90_14" [cnn_layer.cpp:90]   --->   Operation 156 'zext' 'zext_ln90_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr_3 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 157 'getelementptr' 'input_buf_0_0_addr_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.02ns)   --->   "%add_ln90_15 = add i6 %mul_ln90_10_cast, i6 %zext_ln90_10" [cnn_layer.cpp:90]   --->   Operation 158 'add' 'add_ln90_15' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln90_12 = zext i6 %add_ln90_15" [cnn_layer.cpp:90]   --->   Operation 159 'zext' 'zext_ln90_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr_6 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 160 'getelementptr' 'input_buf_0_0_addr_6' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.02ns)   --->   "%add_ln90_16 = add i6 %mul_ln90_11_cast, i6 %zext_ln90_10" [cnn_layer.cpp:90]   --->   Operation 161 'add' 'add_ln90_16' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln90_13 = zext i6 %add_ln90_16" [cnn_layer.cpp:90]   --->   Operation 162 'zext' 'zext_ln90_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr_8 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 163 'getelementptr' 'input_buf_0_0_addr_8' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr_3 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 164 'getelementptr' 'input_buf_0_1_addr_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr_6 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 165 'getelementptr' 'input_buf_0_1_addr_6' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr_8 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 166 'getelementptr' 'input_buf_0_1_addr_8' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr_3 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 167 'getelementptr' 'input_buf_0_2_addr_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr_6 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 168 'getelementptr' 'input_buf_0_2_addr_6' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr_8 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 169 'getelementptr' 'input_buf_0_2_addr_8' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr_3 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 170 'getelementptr' 'input_buf_1_0_addr_3' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr_6 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 171 'getelementptr' 'input_buf_1_0_addr_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr_8 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 172 'getelementptr' 'input_buf_1_0_addr_8' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr_3 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 173 'getelementptr' 'input_buf_1_1_addr_3' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr_6 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 174 'getelementptr' 'input_buf_1_1_addr_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr_8 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 175 'getelementptr' 'input_buf_1_1_addr_8' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr_3 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 176 'getelementptr' 'input_buf_1_2_addr_3' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr_6 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 177 'getelementptr' 'input_buf_1_2_addr_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr_8 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 178 'getelementptr' 'input_buf_1_2_addr_8' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr_3 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 179 'getelementptr' 'input_buf_2_0_addr_3' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr_6 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 180 'getelementptr' 'input_buf_2_0_addr_6' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr_8 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 181 'getelementptr' 'input_buf_2_0_addr_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr_3 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 182 'getelementptr' 'input_buf_2_1_addr_3' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr_6 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 183 'getelementptr' 'input_buf_2_1_addr_6' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr_8 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 184 'getelementptr' 'input_buf_2_1_addr_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr_3 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_11" [cnn_layer.cpp:90]   --->   Operation 185 'getelementptr' 'input_buf_2_2_addr_3' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr_6 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_12" [cnn_layer.cpp:90]   --->   Operation 186 'getelementptr' 'input_buf_2_2_addr_6' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr_8 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_13" [cnn_layer.cpp:90]   --->   Operation 187 'getelementptr' 'input_buf_2_2_addr_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (1.75ns)   --->   "%input_buf_0_0_load_2 = load i6 %input_buf_0_0_addr_3" [cnn_layer.cpp:90]   --->   Operation 188 'load' 'input_buf_0_0_load_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 189 [2/2] (1.75ns)   --->   "%input_buf_0_1_load_2 = load i6 %input_buf_0_1_addr_3" [cnn_layer.cpp:90]   --->   Operation 189 'load' 'input_buf_0_1_load_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 190 [2/2] (1.75ns)   --->   "%input_buf_0_2_load_2 = load i6 %input_buf_0_2_addr_3" [cnn_layer.cpp:90]   --->   Operation 190 'load' 'input_buf_0_2_load_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 191 [2/2] (1.75ns)   --->   "%input_buf_1_0_load_2 = load i6 %input_buf_1_0_addr_3" [cnn_layer.cpp:90]   --->   Operation 191 'load' 'input_buf_1_0_load_2' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 192 [2/2] (1.75ns)   --->   "%input_buf_1_1_load_2 = load i6 %input_buf_1_1_addr_3" [cnn_layer.cpp:90]   --->   Operation 192 'load' 'input_buf_1_1_load_2' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 193 [2/2] (1.75ns)   --->   "%input_buf_1_2_load_2 = load i6 %input_buf_1_2_addr_3" [cnn_layer.cpp:90]   --->   Operation 193 'load' 'input_buf_1_2_load_2' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 194 [2/2] (1.75ns)   --->   "%input_buf_2_0_load_2 = load i6 %input_buf_2_0_addr_3" [cnn_layer.cpp:90]   --->   Operation 194 'load' 'input_buf_2_0_load_2' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 195 [2/2] (1.75ns)   --->   "%input_buf_2_1_load_2 = load i6 %input_buf_2_1_addr_3" [cnn_layer.cpp:90]   --->   Operation 195 'load' 'input_buf_2_1_load_2' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 196 [2/2] (1.75ns)   --->   "%input_buf_2_2_load_2 = load i6 %input_buf_2_2_addr_3" [cnn_layer.cpp:90]   --->   Operation 196 'load' 'input_buf_2_2_load_2' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 197 [2/2] (1.75ns)   --->   "%input_buf_0_0_load_3 = load i6 %input_buf_0_0_addr_1" [cnn_layer.cpp:90]   --->   Operation 197 'load' 'input_buf_0_0_load_3' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 198 [2/2] (1.75ns)   --->   "%input_buf_0_1_load_3 = load i6 %input_buf_0_1_addr_1" [cnn_layer.cpp:90]   --->   Operation 198 'load' 'input_buf_0_1_load_3' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 199 [2/2] (1.75ns)   --->   "%input_buf_0_2_load_3 = load i6 %input_buf_0_2_addr_1" [cnn_layer.cpp:90]   --->   Operation 199 'load' 'input_buf_0_2_load_3' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 200 [2/2] (1.75ns)   --->   "%input_buf_1_0_load_3 = load i6 %input_buf_1_0_addr_1" [cnn_layer.cpp:90]   --->   Operation 200 'load' 'input_buf_1_0_load_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 201 [2/2] (1.75ns)   --->   "%input_buf_1_1_load_3 = load i6 %input_buf_1_1_addr_1" [cnn_layer.cpp:90]   --->   Operation 201 'load' 'input_buf_1_1_load_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 202 [2/2] (1.75ns)   --->   "%input_buf_1_2_load_3 = load i6 %input_buf_1_2_addr_1" [cnn_layer.cpp:90]   --->   Operation 202 'load' 'input_buf_1_2_load_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 203 [2/2] (1.75ns)   --->   "%input_buf_2_0_load_3 = load i6 %input_buf_2_0_addr_1" [cnn_layer.cpp:90]   --->   Operation 203 'load' 'input_buf_2_0_load_3' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 204 [2/2] (1.75ns)   --->   "%input_buf_2_1_load_3 = load i6 %input_buf_2_1_addr_1" [cnn_layer.cpp:90]   --->   Operation 204 'load' 'input_buf_2_1_load_3' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 205 [2/2] (1.75ns)   --->   "%input_buf_2_2_load_3 = load i6 %input_buf_2_2_addr_1" [cnn_layer.cpp:90]   --->   Operation 205 'load' 'input_buf_2_2_load_3' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 206 [2/2] (1.75ns)   --->   "%input_buf_0_0_load_4 = load i6 %input_buf_0_0_addr_5" [cnn_layer.cpp:90]   --->   Operation 206 'load' 'input_buf_0_0_load_4' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 207 [2/2] (1.75ns)   --->   "%input_buf_0_1_load_4 = load i6 %input_buf_0_1_addr_5" [cnn_layer.cpp:90]   --->   Operation 207 'load' 'input_buf_0_1_load_4' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 208 [2/2] (1.75ns)   --->   "%input_buf_0_2_load_4 = load i6 %input_buf_0_2_addr_5" [cnn_layer.cpp:90]   --->   Operation 208 'load' 'input_buf_0_2_load_4' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 209 [2/2] (1.75ns)   --->   "%input_buf_1_0_load_4 = load i6 %input_buf_1_0_addr_5" [cnn_layer.cpp:90]   --->   Operation 209 'load' 'input_buf_1_0_load_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 210 [2/2] (1.75ns)   --->   "%input_buf_1_1_load_4 = load i6 %input_buf_1_1_addr_5" [cnn_layer.cpp:90]   --->   Operation 210 'load' 'input_buf_1_1_load_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 211 [2/2] (1.75ns)   --->   "%input_buf_1_2_load_4 = load i6 %input_buf_1_2_addr_5" [cnn_layer.cpp:90]   --->   Operation 211 'load' 'input_buf_1_2_load_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 212 [2/2] (1.75ns)   --->   "%input_buf_2_0_load_4 = load i6 %input_buf_2_0_addr_5" [cnn_layer.cpp:90]   --->   Operation 212 'load' 'input_buf_2_0_load_4' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 213 [2/2] (1.75ns)   --->   "%input_buf_2_1_load_4 = load i6 %input_buf_2_1_addr_5" [cnn_layer.cpp:90]   --->   Operation 213 'load' 'input_buf_2_1_load_4' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 214 [2/2] (1.75ns)   --->   "%input_buf_2_2_load_4 = load i6 %input_buf_2_2_addr_5" [cnn_layer.cpp:90]   --->   Operation 214 'load' 'input_buf_2_2_load_4' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 215 [2/2] (1.75ns)   --->   "%input_buf_0_0_load_5 = load i6 %input_buf_0_0_addr_6" [cnn_layer.cpp:90]   --->   Operation 215 'load' 'input_buf_0_0_load_5' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 216 [2/2] (1.75ns)   --->   "%input_buf_0_1_load_5 = load i6 %input_buf_0_1_addr_6" [cnn_layer.cpp:90]   --->   Operation 216 'load' 'input_buf_0_1_load_5' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 217 [2/2] (1.75ns)   --->   "%input_buf_0_2_load_5 = load i6 %input_buf_0_2_addr_6" [cnn_layer.cpp:90]   --->   Operation 217 'load' 'input_buf_0_2_load_5' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 218 [2/2] (1.75ns)   --->   "%input_buf_1_0_load_5 = load i6 %input_buf_1_0_addr_6" [cnn_layer.cpp:90]   --->   Operation 218 'load' 'input_buf_1_0_load_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 219 [2/2] (1.75ns)   --->   "%input_buf_1_1_load_5 = load i6 %input_buf_1_1_addr_6" [cnn_layer.cpp:90]   --->   Operation 219 'load' 'input_buf_1_1_load_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 220 [2/2] (1.75ns)   --->   "%input_buf_1_2_load_5 = load i6 %input_buf_1_2_addr_6" [cnn_layer.cpp:90]   --->   Operation 220 'load' 'input_buf_1_2_load_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 221 [2/2] (1.75ns)   --->   "%input_buf_2_0_load_5 = load i6 %input_buf_2_0_addr_6" [cnn_layer.cpp:90]   --->   Operation 221 'load' 'input_buf_2_0_load_5' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 222 [2/2] (1.75ns)   --->   "%input_buf_2_1_load_5 = load i6 %input_buf_2_1_addr_6" [cnn_layer.cpp:90]   --->   Operation 222 'load' 'input_buf_2_1_load_5' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 223 [2/2] (1.75ns)   --->   "%input_buf_2_2_load_5 = load i6 %input_buf_2_2_addr_6" [cnn_layer.cpp:90]   --->   Operation 223 'load' 'input_buf_2_2_load_5' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 224 [2/2] (1.75ns)   --->   "%input_buf_0_0_load_6 = load i6 %input_buf_0_0_addr_4" [cnn_layer.cpp:90]   --->   Operation 224 'load' 'input_buf_0_0_load_6' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 225 [2/2] (1.75ns)   --->   "%input_buf_0_1_load_6 = load i6 %input_buf_0_1_addr_4" [cnn_layer.cpp:90]   --->   Operation 225 'load' 'input_buf_0_1_load_6' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 226 [2/2] (1.75ns)   --->   "%input_buf_0_2_load_6 = load i6 %input_buf_0_2_addr_4" [cnn_layer.cpp:90]   --->   Operation 226 'load' 'input_buf_0_2_load_6' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 227 [2/2] (1.75ns)   --->   "%input_buf_1_0_load_6 = load i6 %input_buf_1_0_addr_4" [cnn_layer.cpp:90]   --->   Operation 227 'load' 'input_buf_1_0_load_6' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 228 [2/2] (1.75ns)   --->   "%input_buf_1_1_load_6 = load i6 %input_buf_1_1_addr_4" [cnn_layer.cpp:90]   --->   Operation 228 'load' 'input_buf_1_1_load_6' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 229 [2/2] (1.75ns)   --->   "%input_buf_1_2_load_6 = load i6 %input_buf_1_2_addr_4" [cnn_layer.cpp:90]   --->   Operation 229 'load' 'input_buf_1_2_load_6' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 230 [2/2] (1.75ns)   --->   "%input_buf_2_0_load_6 = load i6 %input_buf_2_0_addr_4" [cnn_layer.cpp:90]   --->   Operation 230 'load' 'input_buf_2_0_load_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 231 [2/2] (1.75ns)   --->   "%input_buf_2_1_load_6 = load i6 %input_buf_2_1_addr_4" [cnn_layer.cpp:90]   --->   Operation 231 'load' 'input_buf_2_1_load_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 232 [2/2] (1.75ns)   --->   "%input_buf_2_2_load_6 = load i6 %input_buf_2_2_addr_4" [cnn_layer.cpp:90]   --->   Operation 232 'load' 'input_buf_2_2_load_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 233 [2/2] (1.75ns)   --->   "%input_buf_0_0_load_7 = load i6 %input_buf_0_0_addr_7" [cnn_layer.cpp:90]   --->   Operation 233 'load' 'input_buf_0_0_load_7' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 234 [2/2] (1.75ns)   --->   "%input_buf_0_1_load_7 = load i6 %input_buf_0_1_addr_7" [cnn_layer.cpp:90]   --->   Operation 234 'load' 'input_buf_0_1_load_7' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 235 [2/2] (1.75ns)   --->   "%input_buf_0_2_load_7 = load i6 %input_buf_0_2_addr_7" [cnn_layer.cpp:90]   --->   Operation 235 'load' 'input_buf_0_2_load_7' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 236 [2/2] (1.75ns)   --->   "%input_buf_1_0_load_7 = load i6 %input_buf_1_0_addr_7" [cnn_layer.cpp:90]   --->   Operation 236 'load' 'input_buf_1_0_load_7' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 237 [2/2] (1.75ns)   --->   "%input_buf_1_1_load_7 = load i6 %input_buf_1_1_addr_7" [cnn_layer.cpp:90]   --->   Operation 237 'load' 'input_buf_1_1_load_7' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 238 [2/2] (1.75ns)   --->   "%input_buf_1_2_load_7 = load i6 %input_buf_1_2_addr_7" [cnn_layer.cpp:90]   --->   Operation 238 'load' 'input_buf_1_2_load_7' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 239 [2/2] (1.75ns)   --->   "%input_buf_2_0_load_7 = load i6 %input_buf_2_0_addr_7" [cnn_layer.cpp:90]   --->   Operation 239 'load' 'input_buf_2_0_load_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 240 [2/2] (1.75ns)   --->   "%input_buf_2_1_load_7 = load i6 %input_buf_2_1_addr_7" [cnn_layer.cpp:90]   --->   Operation 240 'load' 'input_buf_2_1_load_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 241 [2/2] (1.75ns)   --->   "%input_buf_2_2_load_7 = load i6 %input_buf_2_2_addr_7" [cnn_layer.cpp:90]   --->   Operation 241 'load' 'input_buf_2_2_load_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 242 [2/2] (1.75ns)   --->   "%input_buf_0_0_load_8 = load i6 %input_buf_0_0_addr_8" [cnn_layer.cpp:90]   --->   Operation 242 'load' 'input_buf_0_0_load_8' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 243 [2/2] (1.75ns)   --->   "%input_buf_0_1_load_8 = load i6 %input_buf_0_1_addr_8" [cnn_layer.cpp:90]   --->   Operation 243 'load' 'input_buf_0_1_load_8' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 244 [2/2] (1.75ns)   --->   "%input_buf_0_2_load_8 = load i6 %input_buf_0_2_addr_8" [cnn_layer.cpp:90]   --->   Operation 244 'load' 'input_buf_0_2_load_8' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 245 [2/2] (1.75ns)   --->   "%input_buf_1_0_load_8 = load i6 %input_buf_1_0_addr_8" [cnn_layer.cpp:90]   --->   Operation 245 'load' 'input_buf_1_0_load_8' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 246 [2/2] (1.75ns)   --->   "%input_buf_1_1_load_8 = load i6 %input_buf_1_1_addr_8" [cnn_layer.cpp:90]   --->   Operation 246 'load' 'input_buf_1_1_load_8' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 247 [2/2] (1.75ns)   --->   "%input_buf_1_2_load_8 = load i6 %input_buf_1_2_addr_8" [cnn_layer.cpp:90]   --->   Operation 247 'load' 'input_buf_1_2_load_8' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 248 [2/2] (1.75ns)   --->   "%input_buf_2_0_load_8 = load i6 %input_buf_2_0_addr_8" [cnn_layer.cpp:90]   --->   Operation 248 'load' 'input_buf_2_0_load_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 249 [2/2] (1.75ns)   --->   "%input_buf_2_1_load_8 = load i6 %input_buf_2_1_addr_8" [cnn_layer.cpp:90]   --->   Operation 249 'load' 'input_buf_2_1_load_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_2 : Operation 250 [2/2] (1.75ns)   --->   "%input_buf_2_2_load_8 = load i6 %input_buf_2_2_addr_8" [cnn_layer.cpp:90]   --->   Operation 250 'load' 'input_buf_2_2_load_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.33>
ST_3 : Operation 251 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load = load i6 %input_buf_0_0_addr" [cnn_layer.cpp:90]   --->   Operation 251 'load' 'input_buf_0_0_load' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 252 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load = load i6 %input_buf_0_1_addr" [cnn_layer.cpp:90]   --->   Operation 252 'load' 'input_buf_0_1_load' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 253 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load = load i6 %input_buf_0_2_addr" [cnn_layer.cpp:90]   --->   Operation 253 'load' 'input_buf_0_2_load' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 254 [1/1] (1.29ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load, i2 1, i16 %input_buf_0_1_load, i2 2, i16 %input_buf_0_2_load, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 254 'sparsemux' 'tmp' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load = load i6 %input_buf_1_0_addr" [cnn_layer.cpp:90]   --->   Operation 255 'load' 'input_buf_1_0_load' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 256 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load = load i6 %input_buf_1_1_addr" [cnn_layer.cpp:90]   --->   Operation 256 'load' 'input_buf_1_1_load' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 257 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load = load i6 %input_buf_1_2_addr" [cnn_layer.cpp:90]   --->   Operation 257 'load' 'input_buf_1_2_load' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 258 [1/1] (1.29ns)   --->   "%tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load, i2 1, i16 %input_buf_1_1_load, i2 2, i16 %input_buf_1_2_load, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 258 'sparsemux' 'tmp_1' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load = load i6 %input_buf_2_0_addr" [cnn_layer.cpp:90]   --->   Operation 259 'load' 'input_buf_2_0_load' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 260 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load = load i6 %input_buf_2_1_addr" [cnn_layer.cpp:90]   --->   Operation 260 'load' 'input_buf_2_1_load' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 261 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load = load i6 %input_buf_2_2_addr" [cnn_layer.cpp:90]   --->   Operation 261 'load' 'input_buf_2_2_load' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 262 [1/1] (1.29ns)   --->   "%tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load, i2 1, i16 %input_buf_2_1_load, i2 2, i16 %input_buf_2_2_load, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 262 'sparsemux' 'tmp_2' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (1.29ns)   --->   "%tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp, i2 1, i16 %tmp_1, i2 2, i16 %tmp_2, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 263 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load_1 = load i6 %input_buf_0_0_addr_2" [cnn_layer.cpp:90]   --->   Operation 264 'load' 'input_buf_0_0_load_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 265 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load_1 = load i6 %input_buf_0_1_addr_2" [cnn_layer.cpp:90]   --->   Operation 265 'load' 'input_buf_0_1_load_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 266 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load_1 = load i6 %input_buf_0_2_addr_2" [cnn_layer.cpp:90]   --->   Operation 266 'load' 'input_buf_0_2_load_1' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 267 [1/1] (1.29ns)   --->   "%tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_1, i2 0, i16 %input_buf_0_1_load_1, i2 1, i16 %input_buf_0_2_load_1, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 267 'sparsemux' 'tmp_4' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load_1 = load i6 %input_buf_1_0_addr_2" [cnn_layer.cpp:90]   --->   Operation 268 'load' 'input_buf_1_0_load_1' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 269 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load_1 = load i6 %input_buf_1_1_addr_2" [cnn_layer.cpp:90]   --->   Operation 269 'load' 'input_buf_1_1_load_1' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 270 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load_1 = load i6 %input_buf_1_2_addr_2" [cnn_layer.cpp:90]   --->   Operation 270 'load' 'input_buf_1_2_load_1' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 271 [1/1] (1.29ns)   --->   "%tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_1, i2 0, i16 %input_buf_1_1_load_1, i2 1, i16 %input_buf_1_2_load_1, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 271 'sparsemux' 'tmp_5' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load_1 = load i6 %input_buf_2_0_addr_2" [cnn_layer.cpp:90]   --->   Operation 272 'load' 'input_buf_2_0_load_1' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 273 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load_1 = load i6 %input_buf_2_1_addr_2" [cnn_layer.cpp:90]   --->   Operation 273 'load' 'input_buf_2_1_load_1' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 274 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load_1 = load i6 %input_buf_2_2_addr_2" [cnn_layer.cpp:90]   --->   Operation 274 'load' 'input_buf_2_2_load_1' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 275 [1/1] (1.29ns)   --->   "%tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_1, i2 0, i16 %input_buf_2_1_load_1, i2 1, i16 %input_buf_2_2_load_1, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 275 'sparsemux' 'tmp_6' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (1.29ns)   --->   "%tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_4, i2 1, i16 %tmp_5, i2 2, i16 %tmp_6, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 276 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load_2 = load i6 %input_buf_0_0_addr_3" [cnn_layer.cpp:90]   --->   Operation 277 'load' 'input_buf_0_0_load_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 278 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load_2 = load i6 %input_buf_0_1_addr_3" [cnn_layer.cpp:90]   --->   Operation 278 'load' 'input_buf_0_1_load_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 279 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load_2 = load i6 %input_buf_0_2_addr_3" [cnn_layer.cpp:90]   --->   Operation 279 'load' 'input_buf_0_2_load_2' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 280 [1/1] (1.29ns)   --->   "%tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_2, i2 2, i16 %input_buf_0_1_load_2, i2 0, i16 %input_buf_0_2_load_2, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 280 'sparsemux' 'tmp_8' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load_2 = load i6 %input_buf_1_0_addr_3" [cnn_layer.cpp:90]   --->   Operation 281 'load' 'input_buf_1_0_load_2' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 282 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load_2 = load i6 %input_buf_1_1_addr_3" [cnn_layer.cpp:90]   --->   Operation 282 'load' 'input_buf_1_1_load_2' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 283 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load_2 = load i6 %input_buf_1_2_addr_3" [cnn_layer.cpp:90]   --->   Operation 283 'load' 'input_buf_1_2_load_2' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 284 [1/1] (1.29ns)   --->   "%tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_2, i2 2, i16 %input_buf_1_1_load_2, i2 0, i16 %input_buf_1_2_load_2, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 284 'sparsemux' 'tmp_9' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load_2 = load i6 %input_buf_2_0_addr_3" [cnn_layer.cpp:90]   --->   Operation 285 'load' 'input_buf_2_0_load_2' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 286 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load_2 = load i6 %input_buf_2_1_addr_3" [cnn_layer.cpp:90]   --->   Operation 286 'load' 'input_buf_2_1_load_2' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 287 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load_2 = load i6 %input_buf_2_2_addr_3" [cnn_layer.cpp:90]   --->   Operation 287 'load' 'input_buf_2_2_load_2' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 288 [1/1] (1.29ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_2, i2 2, i16 %input_buf_2_1_load_2, i2 0, i16 %input_buf_2_2_load_2, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 288 'sparsemux' 'tmp_s' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (1.29ns)   --->   "%tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_8, i2 1, i16 %tmp_9, i2 2, i16 %tmp_s, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 289 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load_3 = load i6 %input_buf_0_0_addr_1" [cnn_layer.cpp:90]   --->   Operation 290 'load' 'input_buf_0_0_load_3' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 291 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load_3 = load i6 %input_buf_0_1_addr_1" [cnn_layer.cpp:90]   --->   Operation 291 'load' 'input_buf_0_1_load_3' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 292 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load_3 = load i6 %input_buf_0_2_addr_1" [cnn_layer.cpp:90]   --->   Operation 292 'load' 'input_buf_0_2_load_3' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 293 [1/1] (1.29ns)   --->   "%tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load_3, i2 1, i16 %input_buf_0_1_load_3, i2 2, i16 %input_buf_0_2_load_3, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 293 'sparsemux' 'tmp_11' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load_3 = load i6 %input_buf_1_0_addr_1" [cnn_layer.cpp:90]   --->   Operation 294 'load' 'input_buf_1_0_load_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 295 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load_3 = load i6 %input_buf_1_1_addr_1" [cnn_layer.cpp:90]   --->   Operation 295 'load' 'input_buf_1_1_load_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 296 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load_3 = load i6 %input_buf_1_2_addr_1" [cnn_layer.cpp:90]   --->   Operation 296 'load' 'input_buf_1_2_load_3' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 297 [1/1] (1.29ns)   --->   "%tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load_3, i2 1, i16 %input_buf_1_1_load_3, i2 2, i16 %input_buf_1_2_load_3, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 297 'sparsemux' 'tmp_12' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load_3 = load i6 %input_buf_2_0_addr_1" [cnn_layer.cpp:90]   --->   Operation 298 'load' 'input_buf_2_0_load_3' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 299 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load_3 = load i6 %input_buf_2_1_addr_1" [cnn_layer.cpp:90]   --->   Operation 299 'load' 'input_buf_2_1_load_3' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 300 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load_3 = load i6 %input_buf_2_2_addr_1" [cnn_layer.cpp:90]   --->   Operation 300 'load' 'input_buf_2_2_load_3' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 301 [1/1] (1.29ns)   --->   "%tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load_3, i2 1, i16 %input_buf_2_1_load_3, i2 2, i16 %input_buf_2_2_load_3, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 301 'sparsemux' 'tmp_13' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (1.29ns)   --->   "%tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_11, i2 0, i16 %tmp_12, i2 1, i16 %tmp_13, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 302 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln90_5 = sext i16 %tmp_14" [cnn_layer.cpp:90]   --->   Operation 303 'sext' 'sext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load_4 = load i6 %input_buf_0_0_addr_5" [cnn_layer.cpp:90]   --->   Operation 304 'load' 'input_buf_0_0_load_4' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 305 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load_4 = load i6 %input_buf_0_1_addr_5" [cnn_layer.cpp:90]   --->   Operation 305 'load' 'input_buf_0_1_load_4' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 306 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load_4 = load i6 %input_buf_0_2_addr_5" [cnn_layer.cpp:90]   --->   Operation 306 'load' 'input_buf_0_2_load_4' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 307 [1/1] (1.29ns)   --->   "%tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_4, i2 0, i16 %input_buf_0_1_load_4, i2 1, i16 %input_buf_0_2_load_4, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 307 'sparsemux' 'tmp_15' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load_4 = load i6 %input_buf_1_0_addr_5" [cnn_layer.cpp:90]   --->   Operation 308 'load' 'input_buf_1_0_load_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 309 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load_4 = load i6 %input_buf_1_1_addr_5" [cnn_layer.cpp:90]   --->   Operation 309 'load' 'input_buf_1_1_load_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 310 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load_4 = load i6 %input_buf_1_2_addr_5" [cnn_layer.cpp:90]   --->   Operation 310 'load' 'input_buf_1_2_load_4' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 311 [1/1] (1.29ns)   --->   "%tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_4, i2 0, i16 %input_buf_1_1_load_4, i2 1, i16 %input_buf_1_2_load_4, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 311 'sparsemux' 'tmp_16' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load_4 = load i6 %input_buf_2_0_addr_5" [cnn_layer.cpp:90]   --->   Operation 312 'load' 'input_buf_2_0_load_4' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 313 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load_4 = load i6 %input_buf_2_1_addr_5" [cnn_layer.cpp:90]   --->   Operation 313 'load' 'input_buf_2_1_load_4' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 314 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load_4 = load i6 %input_buf_2_2_addr_5" [cnn_layer.cpp:90]   --->   Operation 314 'load' 'input_buf_2_2_load_4' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 315 [1/1] (1.29ns)   --->   "%tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_4, i2 0, i16 %input_buf_2_1_load_4, i2 1, i16 %input_buf_2_2_load_4, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 315 'sparsemux' 'tmp_17' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (1.29ns)   --->   "%tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_15, i2 0, i16 %tmp_16, i2 1, i16 %tmp_17, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 316 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load_5 = load i6 %input_buf_0_0_addr_6" [cnn_layer.cpp:90]   --->   Operation 317 'load' 'input_buf_0_0_load_5' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 318 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load_5 = load i6 %input_buf_0_1_addr_6" [cnn_layer.cpp:90]   --->   Operation 318 'load' 'input_buf_0_1_load_5' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 319 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load_5 = load i6 %input_buf_0_2_addr_6" [cnn_layer.cpp:90]   --->   Operation 319 'load' 'input_buf_0_2_load_5' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 320 [1/1] (1.29ns)   --->   "%tmp_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_5, i2 2, i16 %input_buf_0_1_load_5, i2 0, i16 %input_buf_0_2_load_5, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 320 'sparsemux' 'tmp_19' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load_5 = load i6 %input_buf_1_0_addr_6" [cnn_layer.cpp:90]   --->   Operation 321 'load' 'input_buf_1_0_load_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 322 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load_5 = load i6 %input_buf_1_1_addr_6" [cnn_layer.cpp:90]   --->   Operation 322 'load' 'input_buf_1_1_load_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 323 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load_5 = load i6 %input_buf_1_2_addr_6" [cnn_layer.cpp:90]   --->   Operation 323 'load' 'input_buf_1_2_load_5' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 324 [1/1] (1.29ns)   --->   "%tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_5, i2 2, i16 %input_buf_1_1_load_5, i2 0, i16 %input_buf_1_2_load_5, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 324 'sparsemux' 'tmp_20' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load_5 = load i6 %input_buf_2_0_addr_6" [cnn_layer.cpp:90]   --->   Operation 325 'load' 'input_buf_2_0_load_5' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 326 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load_5 = load i6 %input_buf_2_1_addr_6" [cnn_layer.cpp:90]   --->   Operation 326 'load' 'input_buf_2_1_load_5' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 327 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load_5 = load i6 %input_buf_2_2_addr_6" [cnn_layer.cpp:90]   --->   Operation 327 'load' 'input_buf_2_2_load_5' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 328 [1/1] (1.29ns)   --->   "%tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_5, i2 2, i16 %input_buf_2_1_load_5, i2 0, i16 %input_buf_2_2_load_5, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 328 'sparsemux' 'tmp_21' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (1.29ns)   --->   "%tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_19, i2 0, i16 %tmp_20, i2 1, i16 %tmp_21, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 329 'sparsemux' 'tmp_22' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln90_7 = sext i16 %tmp_22" [cnn_layer.cpp:90]   --->   Operation 330 'sext' 'sext_ln90_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load_6 = load i6 %input_buf_0_0_addr_4" [cnn_layer.cpp:90]   --->   Operation 331 'load' 'input_buf_0_0_load_6' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 332 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load_6 = load i6 %input_buf_0_1_addr_4" [cnn_layer.cpp:90]   --->   Operation 332 'load' 'input_buf_0_1_load_6' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 333 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load_6 = load i6 %input_buf_0_2_addr_4" [cnn_layer.cpp:90]   --->   Operation 333 'load' 'input_buf_0_2_load_6' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 334 [1/1] (1.29ns)   --->   "%tmp_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load_6, i2 1, i16 %input_buf_0_1_load_6, i2 2, i16 %input_buf_0_2_load_6, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 334 'sparsemux' 'tmp_23' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load_6 = load i6 %input_buf_1_0_addr_4" [cnn_layer.cpp:90]   --->   Operation 335 'load' 'input_buf_1_0_load_6' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 336 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load_6 = load i6 %input_buf_1_1_addr_4" [cnn_layer.cpp:90]   --->   Operation 336 'load' 'input_buf_1_1_load_6' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 337 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load_6 = load i6 %input_buf_1_2_addr_4" [cnn_layer.cpp:90]   --->   Operation 337 'load' 'input_buf_1_2_load_6' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 338 [1/1] (1.29ns)   --->   "%tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load_6, i2 1, i16 %input_buf_1_1_load_6, i2 2, i16 %input_buf_1_2_load_6, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 338 'sparsemux' 'tmp_24' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load_6 = load i6 %input_buf_2_0_addr_4" [cnn_layer.cpp:90]   --->   Operation 339 'load' 'input_buf_2_0_load_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 340 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load_6 = load i6 %input_buf_2_1_addr_4" [cnn_layer.cpp:90]   --->   Operation 340 'load' 'input_buf_2_1_load_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 341 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load_6 = load i6 %input_buf_2_2_addr_4" [cnn_layer.cpp:90]   --->   Operation 341 'load' 'input_buf_2_2_load_6' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 342 [1/1] (1.29ns)   --->   "%tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load_6, i2 1, i16 %input_buf_2_1_load_6, i2 2, i16 %input_buf_2_2_load_6, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 342 'sparsemux' 'tmp_25' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (1.29ns)   --->   "%tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_23, i2 2, i16 %tmp_24, i2 0, i16 %tmp_25, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 343 'sparsemux' 'tmp_26' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load_7 = load i6 %input_buf_0_0_addr_7" [cnn_layer.cpp:90]   --->   Operation 344 'load' 'input_buf_0_0_load_7' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 345 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load_7 = load i6 %input_buf_0_1_addr_7" [cnn_layer.cpp:90]   --->   Operation 345 'load' 'input_buf_0_1_load_7' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 346 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load_7 = load i6 %input_buf_0_2_addr_7" [cnn_layer.cpp:90]   --->   Operation 346 'load' 'input_buf_0_2_load_7' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 347 [1/1] (1.29ns)   --->   "%tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_7, i2 0, i16 %input_buf_0_1_load_7, i2 1, i16 %input_buf_0_2_load_7, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 347 'sparsemux' 'tmp_27' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load_7 = load i6 %input_buf_1_0_addr_7" [cnn_layer.cpp:90]   --->   Operation 348 'load' 'input_buf_1_0_load_7' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 349 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load_7 = load i6 %input_buf_1_1_addr_7" [cnn_layer.cpp:90]   --->   Operation 349 'load' 'input_buf_1_1_load_7' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 350 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load_7 = load i6 %input_buf_1_2_addr_7" [cnn_layer.cpp:90]   --->   Operation 350 'load' 'input_buf_1_2_load_7' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 351 [1/1] (1.29ns)   --->   "%tmp_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_7, i2 0, i16 %input_buf_1_1_load_7, i2 1, i16 %input_buf_1_2_load_7, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 351 'sparsemux' 'tmp_28' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load_7 = load i6 %input_buf_2_0_addr_7" [cnn_layer.cpp:90]   --->   Operation 352 'load' 'input_buf_2_0_load_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 353 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load_7 = load i6 %input_buf_2_1_addr_7" [cnn_layer.cpp:90]   --->   Operation 353 'load' 'input_buf_2_1_load_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 354 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load_7 = load i6 %input_buf_2_2_addr_7" [cnn_layer.cpp:90]   --->   Operation 354 'load' 'input_buf_2_2_load_7' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 355 [1/1] (1.29ns)   --->   "%tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_7, i2 0, i16 %input_buf_2_1_load_7, i2 1, i16 %input_buf_2_2_load_7, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 355 'sparsemux' 'tmp_29' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (1.29ns)   --->   "%tmp_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_27, i2 2, i16 %tmp_28, i2 0, i16 %tmp_29, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 356 'sparsemux' 'tmp_30' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_0_load_8 = load i6 %input_buf_0_0_addr_8" [cnn_layer.cpp:90]   --->   Operation 357 'load' 'input_buf_0_0_load_8' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 358 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_1_load_8 = load i6 %input_buf_0_1_addr_8" [cnn_layer.cpp:90]   --->   Operation 358 'load' 'input_buf_0_1_load_8' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 359 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_0_2_load_8 = load i6 %input_buf_0_2_addr_8" [cnn_layer.cpp:90]   --->   Operation 359 'load' 'input_buf_0_2_load_8' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 360 [1/1] (1.29ns)   --->   "%tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_8, i2 2, i16 %input_buf_0_1_load_8, i2 0, i16 %input_buf_0_2_load_8, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 360 'sparsemux' 'tmp_31' <Predicate = (tmp_36 == 1)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_0_load_8 = load i6 %input_buf_1_0_addr_8" [cnn_layer.cpp:90]   --->   Operation 361 'load' 'input_buf_1_0_load_8' <Predicate = (trunc_ln81_1 == 1 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 362 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_1_load_8 = load i6 %input_buf_1_1_addr_8" [cnn_layer.cpp:90]   --->   Operation 362 'load' 'input_buf_1_1_load_8' <Predicate = (trunc_ln81_1 == 2 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 363 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_1_2_load_8 = load i6 %input_buf_1_2_addr_8" [cnn_layer.cpp:90]   --->   Operation 363 'load' 'input_buf_1_2_load_8' <Predicate = (trunc_ln81_1 == 0 & tmp_36 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 364 [1/1] (1.29ns)   --->   "%tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_8, i2 2, i16 %input_buf_1_1_load_8, i2 0, i16 %input_buf_1_2_load_8, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 364 'sparsemux' 'tmp_32' <Predicate = (tmp_36 == 2)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_0_load_8 = load i6 %input_buf_2_0_addr_8" [cnn_layer.cpp:90]   --->   Operation 365 'load' 'input_buf_2_0_load_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 366 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_1_load_8 = load i6 %input_buf_2_1_addr_8" [cnn_layer.cpp:90]   --->   Operation 366 'load' 'input_buf_2_1_load_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 367 [1/2] ( I:1.75ns O:1.75ns )   --->   "%input_buf_2_2_load_8 = load i6 %input_buf_2_2_addr_8" [cnn_layer.cpp:90]   --->   Operation 367 'load' 'input_buf_2_2_load_8' <Predicate = (tmp_36 == 0 & trunc_ln81_1 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_3 : Operation 368 [1/1] (1.29ns)   --->   "%tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_8, i2 2, i16 %input_buf_2_1_load_8, i2 0, i16 %input_buf_2_2_load_8, i16 0, i2 %trunc_ln81_1" [cnn_layer.cpp:90]   --->   Operation 368 'sparsemux' 'tmp_33' <Predicate = (tmp_36 == 0)> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (1.29ns)   --->   "%tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_31, i2 2, i16 %tmp_32, i2 0, i16 %tmp_33, i16 0, i2 %tmp_36" [cnn_layer.cpp:90]   --->   Operation 369 'sparsemux' 'tmp_34' <Predicate = true> <Delay = 1.29> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln90_10 = sext i16 %tmp_34" [cnn_layer.cpp:90]   --->   Operation 370 'sext' 'sext_ln90_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [3/3] (0.98ns) (grouped into DSP with root node add_ln90_9)   --->   "%mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast" [cnn_layer.cpp:90]   --->   Operation 371 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 372 [3/3] (0.98ns) (grouped into DSP with root node add_ln90_5)   --->   "%mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast" [cnn_layer.cpp:90]   --->   Operation 372 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 373 [3/3] (0.98ns) (grouped into DSP with root node add_ln90_8)   --->   "%mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast" [cnn_layer.cpp:90]   --->   Operation 373 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln90_3 = sext i16 %tmp_7" [cnn_layer.cpp:90]   --->   Operation 374 'sext' 'sext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln90_8 = sext i16 %tmp_26" [cnn_layer.cpp:90]   --->   Operation 375 'sext' 'sext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [3/3] (0.98ns) (grouped into DSP with root node add_ln90_10)   --->   "%mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast" [cnn_layer.cpp:90]   --->   Operation 376 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 377 [2/3] (0.98ns) (grouped into DSP with root node add_ln90_9)   --->   "%mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast" [cnn_layer.cpp:90]   --->   Operation 377 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 378 [3/3] (0.98ns) (grouped into DSP with root node add_ln90_6)   --->   "%mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast" [cnn_layer.cpp:90]   --->   Operation 378 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 379 [2/3] (0.98ns) (grouped into DSP with root node add_ln90_5)   --->   "%mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast" [cnn_layer.cpp:90]   --->   Operation 379 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 380 [2/3] (0.98ns) (grouped into DSP with root node add_ln90_8)   --->   "%mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast" [cnn_layer.cpp:90]   --->   Operation 380 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i16 %tmp_3" [cnn_layer.cpp:90]   --->   Operation 381 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln90_4 = sext i16 %tmp_10" [cnn_layer.cpp:90]   --->   Operation 382 'sext' 'sext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln90_6 = sext i16 %tmp_18" [cnn_layer.cpp:90]   --->   Operation 383 'sext' 'sext_ln90_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln90_9 = sext i16 %tmp_30" [cnn_layer.cpp:90]   --->   Operation 384 'sext' 'sext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [2/3] (0.98ns) (grouped into DSP with root node add_ln90_10)   --->   "%mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast" [cnn_layer.cpp:90]   --->   Operation 385 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 386 [1/1] (4.64ns)   --->   "%mul_ln90_1 = mul i28 %sext_ln90_9, i28 %sext_ln90_16_cast" [cnn_layer.cpp:90]   --->   Operation 386 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/3] (0.00ns) (grouped into DSP with root node add_ln90_9)   --->   "%mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast" [cnn_layer.cpp:90]   --->   Operation 387 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 388 [3/3] (0.98ns) (grouped into DSP with root node add_ln90)   --->   "%mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast" [cnn_layer.cpp:90]   --->   Operation 388 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 389 [2/3] (0.98ns) (grouped into DSP with root node add_ln90_6)   --->   "%mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast" [cnn_layer.cpp:90]   --->   Operation 389 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 390 [1/1] (4.64ns)   --->   "%mul_ln90_5 = mul i28 %sext_ln90_4, i28 %sext_ln90_11_cast" [cnn_layer.cpp:90]   --->   Operation 390 'mul' 'mul_ln90_5' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/3] (0.00ns) (grouped into DSP with root node add_ln90_5)   --->   "%mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast" [cnn_layer.cpp:90]   --->   Operation 391 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 392 [1/1] (4.64ns)   --->   "%mul_ln90_7 = mul i28 %sext_ln90_6, i28 %sext_ln90_13_cast" [cnn_layer.cpp:90]   --->   Operation 392 'mul' 'mul_ln90_7' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/3] (0.00ns) (grouped into DSP with root node add_ln90_8)   --->   "%mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast" [cnn_layer.cpp:90]   --->   Operation 393 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 394 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_5 = add i28 %mul_ln90_5, i28 %mul_ln90_6" [cnn_layer.cpp:90]   --->   Operation 394 'add' 'add_ln90_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 395 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_8 = add i28 %mul_ln90_7, i28 %mul_ln90_8" [cnn_layer.cpp:90]   --->   Operation 395 'add' 'add_ln90_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 396 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_9 = add i28 %mul_ln90_1, i28 %mul_ln90_2" [cnn_layer.cpp:90]   --->   Operation 396 'add' 'add_ln90_9' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.52>
ST_6 : Operation 397 [1/3] (0.00ns) (grouped into DSP with root node add_ln90_10)   --->   "%mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast" [cnn_layer.cpp:90]   --->   Operation 397 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 398 [2/3] (0.98ns) (grouped into DSP with root node add_ln90)   --->   "%mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast" [cnn_layer.cpp:90]   --->   Operation 398 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 399 [1/3] (0.00ns) (grouped into DSP with root node add_ln90_6)   --->   "%mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast" [cnn_layer.cpp:90]   --->   Operation 399 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 400 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_5 = add i28 %mul_ln90_5, i28 %mul_ln90_6" [cnn_layer.cpp:90]   --->   Operation 400 'add' 'add_ln90_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 401 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_6 = add i28 %add_ln90_5, i28 %mul_ln90_4" [cnn_layer.cpp:90]   --->   Operation 401 'add' 'add_ln90_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 402 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_8 = add i28 %mul_ln90_7, i28 %mul_ln90_8" [cnn_layer.cpp:90]   --->   Operation 402 'add' 'add_ln90_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 403 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_9 = add i28 %mul_ln90_1, i28 %mul_ln90_2" [cnn_layer.cpp:90]   --->   Operation 403 'add' 'add_ln90_9' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 404 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_10 = add i28 %add_ln90_9, i28 %mul_ln90" [cnn_layer.cpp:90]   --->   Operation 404 'add' 'add_ln90_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.55>
ST_7 : Operation 405 [1/3] (0.00ns) (grouped into DSP with root node add_ln90)   --->   "%mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast" [cnn_layer.cpp:90]   --->   Operation 405 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 406 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90 = add i28 %mul_ln90_3, i28 %sum_read" [cnn_layer.cpp:90]   --->   Operation 406 'add' 'add_ln90' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 407 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_6 = add i28 %add_ln90_5, i28 %mul_ln90_4" [cnn_layer.cpp:90]   --->   Operation 407 'add' 'add_ln90_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 408 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90_10 = add i28 %add_ln90_9, i28 %mul_ln90" [cnn_layer.cpp:90]   --->   Operation 408 'add' 'add_ln90_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 409 [1/1] (1.79ns)   --->   "%add_ln90_11 = add i28 %add_ln90_10, i28 %add_ln90_8" [cnn_layer.cpp:90]   --->   Operation 409 'add' 'add_ln90_11' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.79>
ST_8 : Operation 410 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln90 = add i28 %mul_ln90_3, i28 %sum_read" [cnn_layer.cpp:90]   --->   Operation 410 'add' 'add_ln90' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_7 = add i28 %add_ln90_6, i28 %add_ln90" [cnn_layer.cpp:90]   --->   Operation 411 'add' 'add_ln90_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 412 [1/1] (3.48ns) (root node of TernaryAdder)   --->   "%sum_1 = add i28 %add_ln90_11, i28 %add_ln90_7" [cnn_layer.cpp:90]   --->   Operation 412 'add' 'sum_1' <Predicate = true> <Delay = 3.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%result = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sum_1, i32 12, i32 27" [cnn_layer.cpp:94]   --->   Operation 413 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %sum_1, i32 12, i32 26" [cnn_layer.cpp:94]   --->   Operation 414 'partselect' 'trunc_ln94_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 415 [1/1] (1.54ns)   --->   "%icmp_ln95 = icmp_sgt  i16 %result, i16 0" [cnn_layer.cpp:95]   --->   Operation 415 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 424 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 424 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 1.29>

State 9 <SV = 8> <Delay = 3.37>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:81]   --->   Operation 416 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [cnn_layer.cpp:81]   --->   Operation 417 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.60ns)   --->   "%select_ln95 = select i1 %icmp_ln95, i15 %trunc_ln94_3, i15 0" [cnn_layer.cpp:95]   --->   Operation 418 'select' 'select_ln95' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4, i5 %tmp_35, i4 %i_read, i4 %trunc_ln81" [cnn_layer.cpp:95]   --->   Operation 419 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i13 %tmp_38" [cnn_layer.cpp:95]   --->   Operation 420 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%output_buf_addr = getelementptr i15 %output_buf, i32 0, i32 %zext_ln95" [cnn_layer.cpp:95]   --->   Operation 421 'getelementptr' 'output_buf_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln95 = store i15 %select_ln95, i13 %output_buf_addr" [cnn_layer.cpp:95]   --->   Operation 422 'store' 'store_ln95' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8192> <RAM>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_4" [cnn_layer.cpp:81]   --->   Operation 423 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.594ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_urem' [58]  (1.298 ns)
	'load' operation 5 bit ('phi_urem_load', cnn_layer.cpp:81) on local variable 'phi_urem' [67]  (0.000 ns)
	'add' operation 5 bit ('add_ln81', cnn_layer.cpp:81) [68]  (1.022 ns)
	'select' operation 5 bit ('select_ln81', cnn_layer.cpp:81) [70]  (0.976 ns)
	'store' operation 0 bit ('store_ln81', cnn_layer.cpp:81) of variable 'select_ln81', cnn_layer.cpp:81 on local variable 'phi_urem' [340]  (1.298 ns)

 <State 2>: 7.189ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln89_1', cnn_layer.cpp:89) [177]  (1.022 ns)
	'mul' operation 11 bit ('mul_ln90_13', cnn_layer.cpp:90) [179]  (3.390 ns)
	'add' operation 6 bit ('add_ln90_14', cnn_layer.cpp:90) [182]  (1.022 ns)
	'getelementptr' operation 6 bit ('input_buf_0_0_addr_3', cnn_layer.cpp:90) [184]  (0.000 ns)
	'load' operation 16 bit ('input_buf_0_0_load_2', cnn_layer.cpp:90) on array 'input_buf_0_0' [215]  (1.755 ns)

 <State 3>: 5.331ns
The critical path consists of the following:
	'load' operation 16 bit ('input_buf_0_0_load_8', cnn_layer.cpp:90) on array 'input_buf_0_0' [299]  (1.755 ns)
	'sparsemux' operation 16 bit ('tmp_31', cnn_layer.cpp:90) [302]  (1.298 ns)
	'sparsemux' operation 16 bit ('tmp_34', cnn_layer.cpp:90) [311]  (1.298 ns)
	'mul' operation 28 bit of DSP[327] ('mul_ln90_2', cnn_layer.cpp:90) [315]  (0.980 ns)

 <State 4>: 0.980ns
The critical path consists of the following:
	'mul' operation 28 bit of DSP[328] ('mul_ln90', cnn_layer.cpp:90) [313]  (0.980 ns)

 <State 5>: 6.400ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln90_5', cnn_layer.cpp:90) [318]  (4.640 ns)
	'add' operation 28 bit of DSP[323] ('add_ln90_5', cnn_layer.cpp:90) [323]  (1.760 ns)

 <State 6>: 3.520ns
The critical path consists of the following:
	'add' operation 28 bit of DSP[323] ('add_ln90_5', cnn_layer.cpp:90) [323]  (1.760 ns)
	'add' operation 28 bit of DSP[324] ('add_ln90_6', cnn_layer.cpp:90) [324]  (1.760 ns)

 <State 7>: 3.558ns
The critical path consists of the following:
	'add' operation 28 bit of DSP[328] ('add_ln90_10', cnn_layer.cpp:90) [328]  (1.760 ns)
	'add' operation 28 bit ('add_ln90_11', cnn_layer.cpp:90) [329]  (1.798 ns)

 <State 8>: 6.791ns
The critical path consists of the following:
	'add' operation 28 bit of DSP[322] ('add_ln90', cnn_layer.cpp:90) [322]  (1.760 ns)
	'add' operation 28 bit ('add_ln90_7', cnn_layer.cpp:90) [325]  (0.000 ns)
	'add' operation 28 bit ('sum', cnn_layer.cpp:90) [330]  (3.486 ns)
	'icmp' operation 1 bit ('icmp_ln95', cnn_layer.cpp:95) [333]  (1.545 ns)

 <State 9>: 3.378ns
The critical path consists of the following:
	'select' operation 15 bit ('select_ln95', cnn_layer.cpp:95) [334]  (0.607 ns)
	'store' operation 0 bit ('store_ln95', cnn_layer.cpp:95) of variable 'select_ln95', cnn_layer.cpp:95 on array 'output_buf' [338]  (2.771 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
