$date
	Sun Sep 01 20:13:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BCD_tb $end
$scope module BCD_tb $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # Q_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
0"
0!
$end
#10000
b1 #
1!
#20000
0!
#30000
b10 #
1!
#40000
b0 #
0!
1"
#45000
0"
#50000
b1 #
1!
#60000
0!
#70000
b10 #
1!
#80000
0!
#90000
b11 #
1!
#100000
0!
#110000
b100 #
1!
#120000
0!
#130000
b101 #
1!
#140000
0!
#150000
b110 #
1!
#160000
0!
#170000
b111 #
1!
#180000
0!
#190000
b1000 #
1!
#200000
0!
#210000
b1001 #
1!
#220000
0!
#230000
b0 #
1!
#240000
0!
#250000
b1 #
1!
#260000
0!
#270000
b10 #
1!
#280000
0!
#290000
b11 #
1!
#295000
