POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2024.2.0.3.0
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -w -o test_sum_f5fc01676a70da9916460c0885874225.udb -gui -msgset C:/Users/sojayaweera/E155/lab2/dual_sevenseg/promote.xml C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm' ...
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(43): syntax error near 'case'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(43): Verilog 2000 keyword case used in incorrect context
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(51): syntax error near '$display'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(52): syntax error near 'end'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(52): Verilog 2000 keyword end used in incorrect context
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(60): syntax error near '$display'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(62): syntax error near '8'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(69): syntax error near '$display'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(71): syntax error near '8'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(78): syntax error near '$display'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(80): syntax error near '8'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(87): syntax error near '$display'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(89): syntax error near '8'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(96): syntax error near '$display'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(100): syntax error near '$display'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(100): syntax error near '$display'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(101): syntax error near '$stop'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(102): syntax error near 'endcase'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(102): Verilog 2000 keyword endcase used in incorrect context
ERROR <1025005> - Failed to parse file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm'.
POSTSYN finished unsuccessfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 22 MB
