
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401760 <.init>:
  401760:	stp	x29, x30, [sp, #-16]!
  401764:	mov	x29, sp
  401768:	bl	401fa8 <setlocale@plt+0x388>
  40176c:	ldp	x29, x30, [sp], #16
  401770:	ret

Disassembly of section .plt:

0000000000401780 <memcpy@plt-0x20>:
  401780:	stp	x16, x30, [sp, #-16]!
  401784:	adrp	x16, 42d000 <winch@@Base+0x1a46c>
  401788:	ldr	x17, [x16, #4088]
  40178c:	add	x16, x16, #0xff8
  401790:	br	x17
  401794:	nop
  401798:	nop
  40179c:	nop

00000000004017a0 <memcpy@plt>:
  4017a0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16]
  4017a8:	add	x16, x16, #0x0
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #8]
  4017b8:	add	x16, x16, #0x8
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #16]
  4017c8:	add	x16, x16, #0x10
  4017cc:	br	x17

00000000004017d0 <_setjmp@plt>:
  4017d0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #24]
  4017d8:	add	x16, x16, #0x18
  4017dc:	br	x17

00000000004017e0 <dup@plt>:
  4017e0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #32]
  4017e8:	add	x16, x16, #0x20
  4017ec:	br	x17

00000000004017f0 <sigprocmask@plt>:
  4017f0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #40]
  4017f8:	add	x16, x16, #0x28
  4017fc:	br	x17

0000000000401800 <cfgetospeed@plt>:
  401800:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #48]
  401808:	add	x16, x16, #0x30
  40180c:	br	x17

0000000000401810 <tputs@plt>:
  401810:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #56]
  401818:	add	x16, x16, #0x38
  40181c:	br	x17

0000000000401820 <sprintf@plt>:
  401820:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #64]
  401828:	add	x16, x16, #0x40
  40182c:	br	x17

0000000000401830 <putc@plt>:
  401830:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #72]
  401838:	add	x16, x16, #0x48
  40183c:	br	x17

0000000000401840 <kill@plt>:
  401840:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #80]
  401848:	add	x16, x16, #0x50
  40184c:	br	x17

0000000000401850 <lseek@plt>:
  401850:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #88]
  401858:	add	x16, x16, #0x58
  40185c:	br	x17

0000000000401860 <tgoto@plt>:
  401860:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #96]
  401868:	add	x16, x16, #0x60
  40186c:	br	x17

0000000000401870 <snprintf@plt>:
  401870:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #104]
  401878:	add	x16, x16, #0x68
  40187c:	br	x17

0000000000401880 <tcgetattr@plt>:
  401880:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #112]
  401888:	add	x16, x16, #0x70
  40188c:	br	x17

0000000000401890 <fileno@plt>:
  401890:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #120]
  401898:	add	x16, x16, #0x78
  40189c:	br	x17

00000000004018a0 <_longjmp@plt>:
  4018a0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #128]
  4018a8:	add	x16, x16, #0x80
  4018ac:	br	x17

00000000004018b0 <signal@plt>:
  4018b0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #136]
  4018b8:	add	x16, x16, #0x88
  4018bc:	br	x17

00000000004018c0 <fclose@plt>:
  4018c0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #144]
  4018c8:	add	x16, x16, #0x90
  4018cc:	br	x17

00000000004018d0 <fsync@plt>:
  4018d0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #152]
  4018d8:	add	x16, x16, #0x98
  4018dc:	br	x17

00000000004018e0 <atoi@plt>:
  4018e0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #160]
  4018e8:	add	x16, x16, #0xa0
  4018ec:	br	x17

00000000004018f0 <getpid@plt>:
  4018f0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #168]
  4018f8:	add	x16, x16, #0xa8
  4018fc:	br	x17

0000000000401900 <nl_langinfo@plt>:
  401900:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #176]
  401908:	add	x16, x16, #0xb0
  40190c:	br	x17

0000000000401910 <fopen@plt>:
  401910:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #184]
  401918:	add	x16, x16, #0xb8
  40191c:	br	x17

0000000000401920 <time@plt>:
  401920:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #192]
  401928:	add	x16, x16, #0xc0
  40192c:	br	x17

0000000000401930 <open@plt>:
  401930:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #200]
  401938:	add	x16, x16, #0xc8
  40193c:	br	x17

0000000000401940 <popen@plt>:
  401940:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #208]
  401948:	add	x16, x16, #0xd0
  40194c:	br	x17

0000000000401950 <sigemptyset@plt>:
  401950:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #216]
  401958:	add	x16, x16, #0xd8
  40195c:	br	x17

0000000000401960 <strncmp@plt>:
  401960:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #224]
  401968:	add	x16, x16, #0xe0
  40196c:	br	x17

0000000000401970 <__libc_start_main@plt>:
  401970:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #232]
  401978:	add	x16, x16, #0xe8
  40197c:	br	x17

0000000000401980 <strcat@plt>:
  401980:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #240]
  401988:	add	x16, x16, #0xf0
  40198c:	br	x17

0000000000401990 <fgetc@plt>:
  401990:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #248]
  401998:	add	x16, x16, #0xf8
  40199c:	br	x17

00000000004019a0 <tgetflag@plt>:
  4019a0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #256]
  4019a8:	add	x16, x16, #0x100
  4019ac:	br	x17

00000000004019b0 <sleep@plt>:
  4019b0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #264]
  4019b8:	add	x16, x16, #0x108
  4019bc:	br	x17

00000000004019c0 <fchmod@plt>:
  4019c0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #272]
  4019c8:	add	x16, x16, #0x110
  4019cc:	br	x17

00000000004019d0 <tgetent@plt>:
  4019d0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #280]
  4019d8:	add	x16, x16, #0x118
  4019dc:	br	x17

00000000004019e0 <calloc@plt>:
  4019e0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #288]
  4019e8:	add	x16, x16, #0x120
  4019ec:	br	x17

00000000004019f0 <tgetnum@plt>:
  4019f0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #296]
  4019f8:	add	x16, x16, #0x128
  4019fc:	br	x17

0000000000401a00 <getc@plt>:
  401a00:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #304]
  401a08:	add	x16, x16, #0x130
  401a0c:	br	x17

0000000000401a10 <system@plt>:
  401a10:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #312]
  401a18:	add	x16, x16, #0x138
  401a1c:	br	x17

0000000000401a20 <strerror@plt>:
  401a20:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #320]
  401a28:	add	x16, x16, #0x140
  401a2c:	br	x17

0000000000401a30 <close@plt>:
  401a30:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #328]
  401a38:	add	x16, x16, #0x148
  401a3c:	br	x17

0000000000401a40 <__gmon_start__@plt>:
  401a40:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #336]
  401a48:	add	x16, x16, #0x150
  401a4c:	br	x17

0000000000401a50 <write@plt>:
  401a50:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #344]
  401a58:	add	x16, x16, #0x158
  401a5c:	br	x17

0000000000401a60 <abort@plt>:
  401a60:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #352]
  401a68:	add	x16, x16, #0x160
  401a6c:	br	x17

0000000000401a70 <strcmp@plt>:
  401a70:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #360]
  401a78:	add	x16, x16, #0x168
  401a7c:	br	x17

0000000000401a80 <__ctype_b_loc@plt>:
  401a80:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #368]
  401a88:	add	x16, x16, #0x170
  401a8c:	br	x17

0000000000401a90 <free@plt>:
  401a90:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #376]
  401a98:	add	x16, x16, #0x178
  401a9c:	br	x17

0000000000401aa0 <strchr@plt>:
  401aa0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #384]
  401aa8:	add	x16, x16, #0x180
  401aac:	br	x17

0000000000401ab0 <rename@plt>:
  401ab0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #392]
  401ab8:	add	x16, x16, #0x188
  401abc:	br	x17

0000000000401ac0 <strcpy@plt>:
  401ac0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #400]
  401ac8:	add	x16, x16, #0x190
  401acc:	br	x17

0000000000401ad0 <read@plt>:
  401ad0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #408]
  401ad8:	add	x16, x16, #0x198
  401adc:	br	x17

0000000000401ae0 <tcsetattr@plt>:
  401ae0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #416]
  401ae8:	add	x16, x16, #0x1a0
  401aec:	br	x17

0000000000401af0 <isatty@plt>:
  401af0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #424]
  401af8:	add	x16, x16, #0x1a8
  401afc:	br	x17

0000000000401b00 <iswupper@plt>:
  401b00:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #432]
  401b08:	add	x16, x16, #0x1b0
  401b0c:	br	x17

0000000000401b10 <tgetstr@plt>:
  401b10:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #440]
  401b18:	add	x16, x16, #0x1b8
  401b1c:	br	x17

0000000000401b20 <__fxstat@plt>:
  401b20:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #448]
  401b28:	add	x16, x16, #0x1c0
  401b2c:	br	x17

0000000000401b30 <strstr@plt>:
  401b30:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #456]
  401b38:	add	x16, x16, #0x1c8
  401b3c:	br	x17

0000000000401b40 <realpath@plt>:
  401b40:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #464]
  401b48:	add	x16, x16, #0x1d0
  401b4c:	br	x17

0000000000401b50 <regexec@plt>:
  401b50:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #472]
  401b58:	add	x16, x16, #0x1d8
  401b5c:	br	x17

0000000000401b60 <regfree@plt>:
  401b60:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #480]
  401b68:	add	x16, x16, #0x1e0
  401b6c:	br	x17

0000000000401b70 <regcomp@plt>:
  401b70:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #488]
  401b78:	add	x16, x16, #0x1e8
  401b7c:	br	x17

0000000000401b80 <strncpy@plt>:
  401b80:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #496]
  401b88:	add	x16, x16, #0x1f0
  401b8c:	br	x17

0000000000401b90 <pclose@plt>:
  401b90:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #504]
  401b98:	add	x16, x16, #0x1f8
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #512]
  401ba8:	add	x16, x16, #0x200
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #520]
  401bb8:	add	x16, x16, #0x208
  401bbc:	br	x17

0000000000401bc0 <__xstat@plt>:
  401bc0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #528]
  401bc8:	add	x16, x16, #0x210
  401bcc:	br	x17

0000000000401bd0 <towlower@plt>:
  401bd0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #536]
  401bd8:	add	x16, x16, #0x218
  401bdc:	br	x17

0000000000401be0 <fprintf@plt>:
  401be0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #544]
  401be8:	add	x16, x16, #0x220
  401bec:	br	x17

0000000000401bf0 <fgets@plt>:
  401bf0:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #552]
  401bf8:	add	x16, x16, #0x228
  401bfc:	br	x17

0000000000401c00 <creat@plt>:
  401c00:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #560]
  401c08:	add	x16, x16, #0x230
  401c0c:	br	x17

0000000000401c10 <ioctl@plt>:
  401c10:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #568]
  401c18:	add	x16, x16, #0x238
  401c1c:	br	x17

0000000000401c20 <setlocale@plt>:
  401c20:	adrp	x16, 42e000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #576]
  401c28:	add	x16, x16, #0x240
  401c2c:	br	x17

Disassembly of section .text:

0000000000401c30 <clear@@Base-0x1550>:
  401c30:	stp	x29, x30, [sp, #-64]!
  401c34:	mov	x29, sp
  401c38:	stp	x19, x20, [sp, #16]
  401c3c:	mov	x19, x1
  401c40:	sub	w20, w0, #0x1
  401c44:	stp	x21, x22, [sp, #32]
  401c48:	adrp	x21, 436000 <PC+0x47d0>
  401c4c:	adrp	x22, 436000 <PC+0x47d0>
  401c50:	ldr	x1, [x19], #8
  401c54:	str	x1, [x21, #272]
  401c58:	adrp	x0, 413000 <winch@@Base+0x46c>
  401c5c:	str	wzr, [x22, #316]
  401c60:	add	x0, x0, #0xabc
  401c64:	stp	x23, x24, [sp, #48]
  401c68:	bl	40874c <clear@@Base+0x55cc>
  401c6c:	bl	4087c4 <clear@@Base+0x5644>
  401c70:	cbnz	w0, 401c7c <setlocale@plt+0x5c>
  401c74:	mov	w0, #0x1                   	// #1
  401c78:	str	w0, [x22, #316]
  401c7c:	adrp	x22, 436000 <PC+0x47d0>
  401c80:	mov	w0, #0x1                   	// #1
  401c84:	bl	401af0 <isatty@plt>
  401c88:	str	w0, [x22, #300]
  401c8c:	bl	40e0c0 <clear@@Base+0xaf40>
  401c90:	bl	408a88 <clear@@Base+0x5908>
  401c94:	bl	402920 <setlocale@plt+0xd00>
  401c98:	bl	40865c <clear@@Base+0x54dc>
  401c9c:	bl	404524 <clear@@Base+0x13a4>
  401ca0:	bl	40bf40 <clear@@Base+0x8dc0>
  401ca4:	bl	406488 <clear@@Base+0x3308>
  401ca8:	bl	40fc80 <clear@@Base+0xcb00>
  401cac:	bl	411b84 <error@@Base+0x16b8>
  401cb0:	ldr	x0, [x21, #272]
  401cb4:	adrp	x21, 435000 <PC+0x37d0>
  401cb8:	bl	40a694 <clear@@Base+0x7514>
  401cbc:	adrp	x1, 413000 <winch@@Base+0x46c>
  401cc0:	add	x1, x1, #0xac7
  401cc4:	bl	401a70 <strcmp@plt>
  401cc8:	cbnz	w0, 401cd4 <setlocale@plt+0xb4>
  401ccc:	mov	w0, #0x1                   	// #1
  401cd0:	str	w0, [x21, #788]
  401cd4:	bl	410f0c <error@@Base+0xa40>
  401cd8:	ldr	w2, [x21, #788]
  401cdc:	adrp	x1, 413000 <winch@@Base+0x46c>
  401ce0:	add	x1, x1, #0xab7
  401ce4:	adrp	x0, 417000 <winch@@Base+0x446c>
  401ce8:	cmp	w2, #0x0
  401cec:	add	x0, x0, #0xff8
  401cf0:	csel	x0, x0, x1, ne  // ne = any
  401cf4:	bl	40874c <clear@@Base+0x55cc>
  401cf8:	cbz	x0, 401d04 <setlocale@plt+0xe4>
  401cfc:	bl	4021b8 <setlocale@plt+0x598>
  401d00:	bl	40f4e0 <clear@@Base+0xc360>
  401d04:	adrp	x21, 413000 <winch@@Base+0x46c>
  401d08:	add	x21, x21, #0xacc
  401d0c:	mov	w24, #0x2b                  	// #43
  401d10:	cmp	w20, #0x0
  401d14:	b.le	401d3c <setlocale@plt+0x11c>
  401d18:	ldr	x0, [x19]
  401d1c:	ldrb	w1, [x0]
  401d20:	cmp	w1, #0x2d
  401d24:	ccmp	w1, w24, #0x4, ne  // ne = any
  401d28:	b.ne	401d34 <setlocale@plt+0x114>  // b.any
  401d2c:	ldrb	w0, [x0, #1]
  401d30:	cbnz	w0, 401d50 <setlocale@plt+0x130>
  401d34:	bl	40f3c4 <clear@@Base+0xc244>
  401d38:	cbnz	w0, 401d50 <setlocale@plt+0x130>
  401d3c:	bl	40f3c4 <clear@@Base+0xc244>
  401d40:	cbz	w0, 401d74 <setlocale@plt+0x154>
  401d44:	bl	40f3d8 <clear@@Base+0xc258>
  401d48:	mov	w0, #0x0                   	// #0
  401d4c:	b	401ed0 <setlocale@plt+0x2b0>
  401d50:	ldr	x23, [x19], #8
  401d54:	sub	w20, w20, #0x1
  401d58:	mov	x1, x21
  401d5c:	mov	x0, x23
  401d60:	bl	401a70 <strcmp@plt>
  401d64:	cbz	w0, 401d3c <setlocale@plt+0x11c>
  401d68:	mov	x0, x23
  401d6c:	bl	40f4e0 <clear@@Base+0xc360>
  401d70:	b	401d10 <setlocale@plt+0xf0>
  401d74:	adrp	x21, 436000 <PC+0x47d0>
  401d78:	adrp	x0, 413000 <winch@@Base+0x46c>
  401d7c:	add	x0, x0, #0xacf
  401d80:	bl	40874c <clear@@Base+0x55cc>
  401d84:	str	x0, [x21, #328]
  401d88:	cbz	x0, 401d94 <setlocale@plt+0x174>
  401d8c:	ldrb	w0, [x0]
  401d90:	cbnz	w0, 401db8 <setlocale@plt+0x198>
  401d94:	adrp	x0, 413000 <winch@@Base+0x46c>
  401d98:	add	x0, x0, #0xad6
  401d9c:	bl	40874c <clear@@Base+0x55cc>
  401da0:	str	x0, [x21, #328]
  401da4:	bl	4087c4 <clear@@Base+0x5644>
  401da8:	cbz	w0, 401db8 <setlocale@plt+0x198>
  401dac:	adrp	x0, 413000 <winch@@Base+0x46c>
  401db0:	add	x0, x0, #0xadd
  401db4:	str	x0, [x21, #328]
  401db8:	adrp	x21, 436000 <PC+0x47d0>
  401dbc:	adrp	x0, 413000 <winch@@Base+0x46c>
  401dc0:	add	x0, x0, #0xae0
  401dc4:	bl	40874c <clear@@Base+0x55cc>
  401dc8:	str	x0, [x21, #304]
  401dcc:	bl	4087c4 <clear@@Base+0x5644>
  401dd0:	cbz	w0, 401de0 <setlocale@plt+0x1c0>
  401dd4:	adrp	x0, 413000 <winch@@Base+0x46c>
  401dd8:	add	x0, x0, #0xae9
  401ddc:	str	x0, [x21, #304]
  401de0:	adrp	x0, 436000 <PC+0x47d0>
  401de4:	mov	x1, #0x0                   	// #0
  401de8:	ldr	w0, [x0, #296]
  401dec:	cbz	w0, 401e00 <setlocale@plt+0x1e0>
  401df0:	adrp	x0, 413000 <winch@@Base+0x46c>
  401df4:	add	x0, x0, #0xaf8
  401df8:	bl	40aecc <clear@@Base+0x7d4c>
  401dfc:	mov	x1, x0
  401e00:	mov	x21, #0x0                   	// #0
  401e04:	sub	w0, w20, w21
  401e08:	cmp	w0, #0x0
  401e0c:	b.gt	401e30 <setlocale@plt+0x210>
  401e10:	ldr	w0, [x22, #300]
  401e14:	cbnz	w0, 401e4c <setlocale@plt+0x22c>
  401e18:	bl	4095a8 <clear@@Base+0x6428>
  401e1c:	cbnz	w0, 401d48 <setlocale@plt+0x128>
  401e20:	bl	408ef4 <clear@@Base+0x5d74>
  401e24:	mov	w0, #0x1                   	// #1
  401e28:	bl	409594 <clear@@Base+0x6414>
  401e2c:	b	401e1c <setlocale@plt+0x1fc>
  401e30:	ldr	x0, [x19, x21, lsl #3]
  401e34:	add	x21, x21, #0x1
  401e38:	bl	40aecc <clear@@Base+0x7d4c>
  401e3c:	mov	x0, #0x0                   	// #0
  401e40:	bl	40ade8 <clear@@Base+0x7c68>
  401e44:	mov	x1, x0
  401e48:	b	401e04 <setlocale@plt+0x1e4>
  401e4c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  401e50:	ldr	w0, [x0, #2192]
  401e54:	cbz	w0, 401e74 <setlocale@plt+0x254>
  401e58:	adrp	x0, 436000 <PC+0x47d0>
  401e5c:	ldr	w0, [x0, #496]
  401e60:	cbnz	w0, 401e74 <setlocale@plt+0x254>
  401e64:	adrp	x0, 413000 <winch@@Base+0x46c>
  401e68:	mov	x1, #0x0                   	// #0
  401e6c:	add	x0, x0, #0xb0f
  401e70:	bl	4104cc <error@@Base>
  401e74:	bl	413928 <winch@@Base+0xd94>
  401e78:	mov	w0, #0x1                   	// #1
  401e7c:	bl	402538 <setlocale@plt+0x918>
  401e80:	mov	w0, #0x1                   	// #1
  401e84:	bl	412c6c <winch@@Base+0xd8>
  401e88:	adrp	x0, 435000 <PC+0x37d0>
  401e8c:	mov	x19, x0
  401e90:	ldr	x1, [x0, #712]
  401e94:	cbnz	x1, 401eb0 <setlocale@plt+0x290>
  401e98:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  401e9c:	adrp	x1, 413000 <winch@@Base+0x46c>
  401ea0:	add	x1, x1, #0xacd
  401ea4:	ldr	x0, [x0, #2056]
  401ea8:	bl	401a70 <strcmp@plt>
  401eac:	cbnz	w0, 401f14 <setlocale@plt+0x2f4>
  401eb0:	bl	40aec0 <clear@@Base+0x7d40>
  401eb4:	cmp	w0, #0x0
  401eb8:	b.le	401ed4 <setlocale@plt+0x2b4>
  401ebc:	adrp	x0, 413000 <winch@@Base+0x46c>
  401ec0:	mov	x1, #0x0                   	// #0
  401ec4:	add	x0, x0, #0xb39
  401ec8:	bl	4104cc <error@@Base>
  401ecc:	mov	w0, #0x1                   	// #1
  401ed0:	bl	40210c <setlocale@plt+0x4ec>
  401ed4:	ldr	x0, [x19, #712]
  401ed8:	bl	413630 <winch@@Base+0xa9c>
  401edc:	bl	41390c <winch@@Base+0xd78>
  401ee0:	cbnz	w0, 401ecc <setlocale@plt+0x2ac>
  401ee4:	bl	4136bc <winch@@Base+0xb28>
  401ee8:	cmn	x0, #0x1
  401eec:	adrp	x1, 436000 <PC+0x47d0>
  401ef0:	add	x2, x1, #0x118
  401ef4:	str	x0, [x1, #280]
  401ef8:	b.eq	401ecc <setlocale@plt+0x2ac>  // b.none
  401efc:	adrp	x0, 436000 <PC+0x47d0>
  401f00:	ldr	w0, [x0, #540]
  401f04:	str	w0, [x2, #8]
  401f08:	bl	40303c <setlocale@plt+0x141c>
  401f0c:	bl	406efc <clear@@Base+0x3d7c>
  401f10:	b	401d48 <setlocale@plt+0x128>
  401f14:	bl	4095a8 <clear@@Base+0x6428>
  401f18:	cbnz	w0, 401ecc <setlocale@plt+0x2ac>
  401f1c:	adrp	x19, 436000 <PC+0x47d0>
  401f20:	ldr	w0, [x19, #508]
  401f24:	cbz	w0, 401f08 <setlocale@plt+0x2e8>
  401f28:	bl	40aec0 <clear@@Base+0x7d40>
  401f2c:	cmp	w0, #0x1
  401f30:	b.le	401f3c <setlocale@plt+0x31c>
  401f34:	str	wzr, [x19, #508]
  401f38:	b	401f08 <setlocale@plt+0x2e8>
  401f3c:	adrp	x0, 436000 <PC+0x47d0>
  401f40:	ldr	w0, [x0, #564]
  401f44:	cbnz	w0, 401f08 <setlocale@plt+0x2e8>
  401f48:	bl	40ad68 <clear@@Base+0x7be8>
  401f4c:	adrp	x1, 436000 <PC+0x47d0>
  401f50:	str	w0, [x1, #324]
  401f54:	b	401f08 <setlocale@plt+0x2e8>
  401f58:	mov	x29, #0x0                   	// #0
  401f5c:	mov	x30, #0x0                   	// #0
  401f60:	mov	x5, x0
  401f64:	ldr	x1, [sp]
  401f68:	add	x2, sp, #0x8
  401f6c:	mov	x6, sp
  401f70:	movz	x0, #0x0, lsl #48
  401f74:	movk	x0, #0x0, lsl #32
  401f78:	movk	x0, #0x40, lsl #16
  401f7c:	movk	x0, #0x1c30
  401f80:	movz	x3, #0x0, lsl #48
  401f84:	movk	x3, #0x0, lsl #32
  401f88:	movk	x3, #0x41, lsl #16
  401f8c:	movk	x3, #0x39d0
  401f90:	movz	x4, #0x0, lsl #48
  401f94:	movk	x4, #0x0, lsl #32
  401f98:	movk	x4, #0x41, lsl #16
  401f9c:	movk	x4, #0x3a50
  401fa0:	bl	401970 <__libc_start_main@plt>
  401fa4:	bl	401a60 <abort@plt>
  401fa8:	adrp	x0, 42d000 <winch@@Base+0x1a46c>
  401fac:	ldr	x0, [x0, #4064]
  401fb0:	cbz	x0, 401fb8 <setlocale@plt+0x398>
  401fb4:	b	401a40 <__gmon_start__@plt>
  401fb8:	ret
  401fbc:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  401fc0:	add	x1, x0, #0x820
  401fc4:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  401fc8:	add	x0, x0, #0x820
  401fcc:	cmp	x1, x0
  401fd0:	b.eq	401ffc <setlocale@plt+0x3dc>  // b.none
  401fd4:	sub	sp, sp, #0x10
  401fd8:	adrp	x1, 413000 <winch@@Base+0x46c>
  401fdc:	ldr	x1, [x1, #2704]
  401fe0:	str	x1, [sp, #8]
  401fe4:	cbz	x1, 401ff4 <setlocale@plt+0x3d4>
  401fe8:	mov	x16, x1
  401fec:	add	sp, sp, #0x10
  401ff0:	br	x16
  401ff4:	add	sp, sp, #0x10
  401ff8:	ret
  401ffc:	ret
  402000:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402004:	add	x1, x0, #0x820
  402008:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40200c:	add	x0, x0, #0x820
  402010:	sub	x1, x1, x0
  402014:	mov	x2, #0x2                   	// #2
  402018:	asr	x1, x1, #3
  40201c:	sdiv	x1, x1, x2
  402020:	cbz	x1, 40204c <setlocale@plt+0x42c>
  402024:	sub	sp, sp, #0x10
  402028:	adrp	x2, 413000 <winch@@Base+0x46c>
  40202c:	ldr	x2, [x2, #2712]
  402030:	str	x2, [sp, #8]
  402034:	cbz	x2, 402044 <setlocale@plt+0x424>
  402038:	mov	x16, x2
  40203c:	add	sp, sp, #0x10
  402040:	br	x16
  402044:	add	sp, sp, #0x10
  402048:	ret
  40204c:	ret
  402050:	stp	x29, x30, [sp, #-32]!
  402054:	mov	x29, sp
  402058:	str	x19, [sp, #16]
  40205c:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  402060:	ldrb	w0, [x19, #2097]
  402064:	cbnz	w0, 402074 <setlocale@plt+0x454>
  402068:	bl	401fbc <setlocale@plt+0x39c>
  40206c:	mov	w0, #0x1                   	// #1
  402070:	strb	w0, [x19, #2097]
  402074:	ldr	x19, [sp, #16]
  402078:	ldp	x29, x30, [sp], #32
  40207c:	ret
  402080:	b	402000 <setlocale@plt+0x3e0>
  402084:	ldrb	w1, [x0]
  402088:	cmp	w1, #0x20
  40208c:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  402090:	b.eq	402098 <setlocale@plt+0x478>  // b.none
  402094:	ret
  402098:	add	x0, x0, #0x1
  40209c:	b	402084 <setlocale@plt+0x464>
  4020a0:	mov	x6, x0
  4020a4:	mov	x4, #0x0                   	// #0
  4020a8:	ldrb	w3, [x1, x4]
  4020ac:	mov	w0, w4
  4020b0:	cbz	w3, 402100 <setlocale@plt+0x4e0>
  4020b4:	ldrb	w5, [x6, x4]
  4020b8:	mov	w7, w5
  4020bc:	cbz	w2, 4020e0 <setlocale@plt+0x4c0>
  4020c0:	cbnz	x4, 4020d0 <setlocale@plt+0x4b0>
  4020c4:	sub	w8, w5, #0x61
  4020c8:	cmp	w8, #0x19
  4020cc:	b.ls	402104 <setlocale@plt+0x4e4>  // b.plast
  4020d0:	sub	w8, w5, #0x41
  4020d4:	cmp	w8, #0x19
  4020d8:	b.hi	4020e0 <setlocale@plt+0x4c0>  // b.pmore
  4020dc:	add	w7, w5, #0x20
  4020e0:	cbz	x4, 4020f4 <setlocale@plt+0x4d4>
  4020e4:	sub	w5, w3, #0x41
  4020e8:	cmp	w5, #0x19
  4020ec:	b.hi	4020f4 <setlocale@plt+0x4d4>  // b.pmore
  4020f0:	add	w3, w3, #0x20
  4020f4:	add	x4, x4, #0x1
  4020f8:	cmp	w7, w3
  4020fc:	b.eq	4020a8 <setlocale@plt+0x488>  // b.none
  402100:	ret
  402104:	mov	w0, #0xffffffff            	// #-1
  402108:	b	402100 <setlocale@plt+0x4e0>
  40210c:	stp	x29, x30, [sp, #-32]!
  402110:	mov	x29, sp
  402114:	stp	x19, x20, [sp, #16]
  402118:	adrp	x20, 431000 <winch@@Base+0x1e46c>
  40211c:	tbz	w0, #31, 402174 <setlocale@plt+0x554>
  402120:	ldr	w19, [x20, #2104]
  402124:	mov	w1, #0x1                   	// #1
  402128:	adrp	x0, 436000 <PC+0x47d0>
  40212c:	add	x20, x20, #0x838
  402130:	str	w1, [x0, #312]
  402134:	mov	x0, #0x0                   	// #0
  402138:	bl	4094a4 <clear@@Base+0x6324>
  40213c:	bl	4064a0 <clear@@Base+0x3320>
  402140:	ldr	w0, [x20, #4]
  402144:	cbz	w0, 402158 <setlocale@plt+0x538>
  402148:	adrp	x0, 436000 <PC+0x47d0>
  40214c:	ldr	w0, [x0, #300]
  402150:	cbz	w0, 402158 <setlocale@plt+0x538>
  402154:	bl	4032f4 <clear@@Base+0x174>
  402158:	bl	402f38 <setlocale@plt+0x1318>
  40215c:	bl	4100c4 <clear@@Base+0xcf44>
  402160:	mov	w0, #0x0                   	// #0
  402164:	bl	402538 <setlocale@plt+0x918>
  402168:	bl	41395c <winch@@Base+0xdc8>
  40216c:	mov	w0, w19
  402170:	bl	4017c0 <exit@plt>
  402174:	mov	w19, w0
  402178:	str	w0, [x20, #2104]
  40217c:	b	402124 <setlocale@plt+0x504>
  402180:	stp	x29, x30, [sp, #-16]!
  402184:	mov	w1, w1
  402188:	sxtw	x0, w0
  40218c:	mov	x29, sp
  402190:	bl	4019e0 <calloc@plt>
  402194:	cbnz	x0, 4021b0 <setlocale@plt+0x590>
  402198:	mov	x1, #0x0                   	// #0
  40219c:	adrp	x0, 413000 <winch@@Base+0x46c>
  4021a0:	add	x0, x0, #0xaa0
  4021a4:	bl	4104cc <error@@Base>
  4021a8:	mov	w0, #0x1                   	// #1
  4021ac:	bl	40210c <setlocale@plt+0x4ec>
  4021b0:	ldp	x29, x30, [sp], #16
  4021b4:	ret
  4021b8:	stp	x29, x30, [sp, #-32]!
  4021bc:	mov	x29, sp
  4021c0:	stp	x19, x20, [sp, #16]
  4021c4:	mov	x20, x0
  4021c8:	bl	4017b0 <strlen@plt>
  4021cc:	mov	w1, #0x1                   	// #1
  4021d0:	add	w0, w0, w1
  4021d4:	bl	402180 <setlocale@plt+0x560>
  4021d8:	mov	x19, x0
  4021dc:	mov	x1, x20
  4021e0:	bl	401ac0 <strcpy@plt>
  4021e4:	mov	x0, x19
  4021e8:	ldp	x19, x20, [sp, #16]
  4021ec:	ldp	x29, x30, [sp], #32
  4021f0:	ret
  4021f4:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  4021f8:	ldr	w1, [x2, #2152]
  4021fc:	add	w1, w1, #0x1
  402200:	str	w1, [x2, #2152]
  402204:	ret
  402208:	stp	x29, x30, [sp, #-112]!
  40220c:	mov	x29, sp
  402210:	stp	x19, x20, [sp, #16]
  402214:	mov	x19, x0
  402218:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  40221c:	str	x21, [sp, #32]
  402220:	ldr	w0, [x0, #624]
  402224:	cbz	w0, 4022b8 <setlocale@plt+0x698>
  402228:	adrp	x21, 431000 <winch@@Base+0x1e46c>
  40222c:	add	x21, x21, #0x868
  402230:	ldr	x20, [x21, #8]
  402234:	cbnz	x20, 40228c <setlocale@plt+0x66c>
  402238:	mov	w1, #0x18                  	// #24
  40223c:	mov	w0, #0x1                   	// #1
  402240:	bl	402180 <setlocale@plt+0x560>
  402244:	mov	x20, x0
  402248:	mov	x0, x19
  40224c:	bl	4021b8 <setlocale@plt+0x598>
  402250:	str	x0, [x20, #8]
  402254:	mov	x0, x19
  402258:	bl	4017b0 <strlen@plt>
  40225c:	add	w0, w0, #0x3
  402260:	mov	w1, #0x1                   	// #1
  402264:	bl	402180 <setlocale@plt+0x560>
  402268:	str	x0, [x20, #16]
  40226c:	mov	x2, x19
  402270:	adrp	x1, 413000 <winch@@Base+0x46c>
  402274:	add	x1, x1, #0xb5d
  402278:	bl	401820 <sprintf@plt>
  40227c:	ldr	x0, [x21, #8]
  402280:	str	x0, [x20]
  402284:	str	x20, [x21, #8]
  402288:	b	40229c <setlocale@plt+0x67c>
  40228c:	ldr	x0, [x20, #8]
  402290:	mov	x1, x19
  402294:	bl	401a70 <strcmp@plt>
  402298:	cbnz	w0, 4022b0 <setlocale@plt+0x690>
  40229c:	ldr	x0, [x20, #16]
  4022a0:	ldp	x19, x20, [sp, #16]
  4022a4:	ldr	x21, [sp, #32]
  4022a8:	ldp	x29, x30, [sp], #112
  4022ac:	ret
  4022b0:	ldr	x20, [x20]
  4022b4:	b	402234 <setlocale@plt+0x614>
  4022b8:	mov	x3, x19
  4022bc:	adrp	x2, 413000 <winch@@Base+0x46c>
  4022c0:	add	x2, x2, #0xb62
  4022c4:	mov	x1, #0x40                  	// #64
  4022c8:	add	x0, sp, #0x30
  4022cc:	bl	401870 <snprintf@plt>
  4022d0:	add	x0, sp, #0x30
  4022d4:	bl	40874c <clear@@Base+0x55cc>
  4022d8:	b	4022a0 <setlocale@plt+0x680>
  4022dc:	stp	x29, x30, [sp, #-32]!
  4022e0:	mov	x29, sp
  4022e4:	str	x19, [sp, #16]
  4022e8:	mov	x19, x0
  4022ec:	bl	402208 <setlocale@plt+0x5e8>
  4022f0:	cbz	x0, 402300 <setlocale@plt+0x6e0>
  4022f4:	ldr	x19, [sp, #16]
  4022f8:	ldp	x29, x30, [sp], #32
  4022fc:	b	4018e0 <atoi@plt>
  402300:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402304:	ldr	w0, [x0, #2168]
  402308:	cbnz	w0, 40231c <setlocale@plt+0x6fc>
  40230c:	mov	x0, x19
  402310:	ldr	x19, [sp, #16]
  402314:	ldp	x29, x30, [sp], #32
  402318:	b	4019f0 <tgetnum@plt>
  40231c:	mov	w0, #0xffffffff            	// #-1
  402320:	ldr	x19, [sp, #16]
  402324:	ldp	x29, x30, [sp], #32
  402328:	ret
  40232c:	stp	x29, x30, [sp, #-32]!
  402330:	mov	x29, sp
  402334:	stp	x19, x20, [sp, #16]
  402338:	mov	x19, x0
  40233c:	mov	x20, x1
  402340:	bl	402208 <setlocale@plt+0x5e8>
  402344:	cbnz	x0, 402368 <setlocale@plt+0x748>
  402348:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40234c:	ldr	w1, [x1, #2168]
  402350:	cbnz	w1, 402368 <setlocale@plt+0x748>
  402354:	mov	x1, x20
  402358:	mov	x0, x19
  40235c:	ldp	x19, x20, [sp, #16]
  402360:	ldp	x29, x30, [sp], #32
  402364:	b	401b10 <tgetstr@plt>
  402368:	ldp	x19, x20, [sp, #16]
  40236c:	ldp	x29, x30, [sp], #32
  402370:	ret
  402374:	stp	x29, x30, [sp, #-64]!
  402378:	mov	x29, sp
  40237c:	stp	x21, x22, [sp, #32]
  402380:	mov	x21, x2
  402384:	mov	x22, x1
  402388:	mov	x1, x6
  40238c:	stp	x19, x20, [sp, #16]
  402390:	mov	x19, x3
  402394:	mov	x20, x6
  402398:	stp	x23, x24, [sp, #48]
  40239c:	mov	x24, x4
  4023a0:	mov	x23, x5
  4023a4:	bl	40232c <setlocale@plt+0x70c>
  4023a8:	str	x0, [x21]
  4023ac:	cbnz	x0, 4023cc <setlocale@plt+0x7ac>
  4023b0:	str	x24, [x21]
  4023b4:	str	x23, [x19]
  4023b8:	ldp	x19, x20, [sp, #16]
  4023bc:	ldp	x21, x22, [sp, #32]
  4023c0:	ldp	x23, x24, [sp, #48]
  4023c4:	ldp	x29, x30, [sp], #64
  4023c8:	ret
  4023cc:	mov	x1, x20
  4023d0:	mov	x0, x22
  4023d4:	bl	40232c <setlocale@plt+0x70c>
  4023d8:	str	x0, [x19]
  4023dc:	cbnz	x0, 4023b8 <setlocale@plt+0x798>
  4023e0:	mov	x1, x20
  4023e4:	adrp	x0, 418000 <winch@@Base+0x546c>
  4023e8:	add	x0, x0, #0x8c5
  4023ec:	bl	40232c <setlocale@plt+0x70c>
  4023f0:	adrp	x1, 413000 <winch@@Base+0x46c>
  4023f4:	cmp	x0, #0x0
  4023f8:	add	x1, x1, #0xc2d
  4023fc:	csel	x0, x1, x0, eq  // eq = none
  402400:	str	x0, [x19]
  402404:	b	4023b8 <setlocale@plt+0x798>
  402408:	stp	x29, x30, [sp, #-32]!
  40240c:	mov	x29, sp
  402410:	str	x19, [sp, #16]
  402414:	mov	x19, x0
  402418:	bl	402208 <setlocale@plt+0x5e8>
  40241c:	cbz	x0, 40243c <setlocale@plt+0x81c>
  402420:	ldrb	w0, [x0]
  402424:	cmp	w0, #0x30
  402428:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40242c:	cset	w0, ne  // ne = any
  402430:	ldr	x19, [sp, #16]
  402434:	ldp	x29, x30, [sp], #32
  402438:	ret
  40243c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402440:	ldr	w0, [x0, #2168]
  402444:	cbnz	w0, 402458 <setlocale@plt+0x838>
  402448:	mov	x0, x19
  40244c:	ldr	x19, [sp, #16]
  402450:	ldp	x29, x30, [sp], #32
  402454:	b	4019a0 <tgetflag@plt>
  402458:	mov	w0, #0x0                   	// #0
  40245c:	b	402430 <setlocale@plt+0x810>
  402460:	adrp	x0, 436000 <PC+0x47d0>
  402464:	adrp	x2, 410000 <clear@@Base+0xce80>
  402468:	add	x2, x2, #0x140
  40246c:	ldr	w1, [x0, #384]
  402470:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402474:	add	x0, x0, #0x868
  402478:	cbz	w1, 402488 <setlocale@plt+0x868>
  40247c:	ldr	x0, [x0, #24]
  402480:	mov	w1, #0x1                   	// #1
  402484:	b	401810 <tputs@plt>
  402488:	mov	w1, #0x1                   	// #1
  40248c:	ldr	x0, [x0, #32]
  402490:	b	402484 <setlocale@plt+0x864>
  402494:	stp	x29, x30, [sp, #-64]!
  402498:	mov	x29, sp
  40249c:	stp	x19, x20, [sp, #16]
  4024a0:	mov	x20, x1
  4024a4:	stp	x21, x22, [sp, #32]
  4024a8:	stp	x23, x24, [sp, #48]
  4024ac:	ldrb	w3, [x0]
  4024b0:	ldrb	w1, [x1]
  4024b4:	cbnz	w3, 4024e4 <setlocale@plt+0x8c4>
  4024b8:	cbnz	w1, 402530 <setlocale@plt+0x910>
  4024bc:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4024c0:	mov	x19, x2
  4024c4:	mov	w1, #0x1                   	// #1
  4024c8:	str	w1, [x0, #2192]
  4024cc:	mov	x0, x19
  4024d0:	ldp	x19, x20, [sp, #16]
  4024d4:	ldp	x21, x22, [sp, #32]
  4024d8:	ldp	x23, x24, [sp, #48]
  4024dc:	ldp	x29, x30, [sp], #64
  4024e0:	ret
  4024e4:	mov	x19, x0
  4024e8:	cbz	w1, 4024cc <setlocale@plt+0x8ac>
  4024ec:	adrp	x23, 436000 <PC+0x47d0>
  4024f0:	adrp	x21, 431000 <winch@@Base+0x1e46c>
  4024f4:	adrp	x22, 402000 <setlocale@plt+0x3e0>
  4024f8:	add	x22, x22, #0x1f4
  4024fc:	ldr	w1, [x23, #360]
  402500:	mov	x2, x22
  402504:	str	wzr, [x21, #2152]
  402508:	bl	401810 <tputs@plt>
  40250c:	ldr	w24, [x21, #2152]
  402510:	ldr	w1, [x23, #360]
  402514:	mov	x2, x22
  402518:	mov	x0, x20
  40251c:	str	wzr, [x21, #2152]
  402520:	bl	401810 <tputs@plt>
  402524:	ldr	w0, [x21, #2152]
  402528:	cmp	w0, w24
  40252c:	b.gt	4024cc <setlocale@plt+0x8ac>
  402530:	mov	x19, x20
  402534:	b	4024cc <setlocale@plt+0x8ac>
  402538:	stp	x29, x30, [sp, #-112]!
  40253c:	mov	x29, sp
  402540:	stp	x19, x20, [sp, #16]
  402544:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  402548:	add	x19, x19, #0x868
  40254c:	mov	w20, w0
  402550:	str	x21, [sp, #32]
  402554:	ldr	w0, [x19, #44]
  402558:	cmp	w0, w20
  40255c:	b.eq	402660 <setlocale@plt+0xa40>  // b.none
  402560:	adrp	x0, 436000 <PC+0x47d0>
  402564:	mov	w1, #0x8                   	// #8
  402568:	adrp	x21, 436000 <PC+0x47d0>
  40256c:	str	w1, [x0, #380]
  402570:	cbz	w20, 402710 <setlocale@plt+0xaf0>
  402574:	ldr	w0, [x21, #676]
  402578:	add	x1, sp, #0x30
  40257c:	bl	401880 <tcgetattr@plt>
  402580:	ldr	w0, [x19, #48]
  402584:	cbnz	w0, 4025a0 <setlocale@plt+0x980>
  402588:	add	x1, sp, #0x30
  40258c:	add	x0, x19, #0x34
  402590:	mov	x2, #0x3c                  	// #60
  402594:	bl	4017a0 <memcpy@plt>
  402598:	mov	w0, #0x1                   	// #1
  40259c:	str	w0, [x19, #48]
  4025a0:	add	x0, sp, #0x30
  4025a4:	bl	401800 <cfgetospeed@plt>
  4025a8:	cmp	w0, #0xf
  4025ac:	b.hi	4025d8 <setlocale@plt+0x9b8>  // b.pmore
  4025b0:	sub	w2, w0, #0x1
  4025b4:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  4025b8:	cmp	w2, #0xe
  4025bc:	b.hi	402670 <setlocale@plt+0xa50>  // b.pmore
  4025c0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4025c4:	add	x0, x0, #0xc44
  4025c8:	ldrb	w0, [x0, w2, uxtw]
  4025cc:	adr	x2, 4025d8 <setlocale@plt+0x9b8>
  4025d0:	add	x0, x2, w0, sxtb #2
  4025d4:	br	x0
  4025d8:	mov	w1, #0x1001                	// #4097
  4025dc:	cmp	w0, w1
  4025e0:	b.eq	4026f4 <setlocale@plt+0xad4>  // b.none
  4025e4:	mov	w1, #0x1002                	// #4098
  4025e8:	cmp	w0, w1
  4025ec:	b.eq	402704 <setlocale@plt+0xae4>  // b.none
  4025f0:	adrp	x0, 436000 <PC+0x47d0>
  4025f4:	ldrb	w1, [sp, #67]
  4025f8:	strb	wzr, [sp, #80]
  4025fc:	str	w1, [x0, #356]
  402600:	adrp	x0, 436000 <PC+0x47d0>
  402604:	ldrb	w1, [sp, #68]
  402608:	str	w1, [x0, #352]
  40260c:	adrp	x0, 436000 <PC+0x47d0>
  402610:	ldrb	w1, [sp, #79]
  402614:	str	w1, [x0, #416]
  402618:	ldr	w0, [sp, #60]
  40261c:	mov	w1, #0xffffff85            	// #-123
  402620:	and	w0, w0, w1
  402624:	str	w0, [sp, #60]
  402628:	ldr	w0, [sp, #52]
  40262c:	mov	w1, #0x1805                	// #6149
  402630:	and	w0, w0, #0xffffffc7
  402634:	orr	w0, w0, w1
  402638:	str	w0, [sp, #52]
  40263c:	mov	w0, #0x100                 	// #256
  402640:	strh	w0, [sp, #70]
  402644:	ldr	w0, [x21, #676]
  402648:	bl	4018d0 <fsync@plt>
  40264c:	ldr	w0, [x21, #676]
  402650:	add	x2, sp, #0x30
  402654:	mov	w1, #0x1                   	// #1
  402658:	bl	401ae0 <tcsetattr@plt>
  40265c:	str	w20, [x19, #44]
  402660:	ldp	x19, x20, [sp, #16]
  402664:	ldr	x21, [sp, #32]
  402668:	ldp	x29, x30, [sp], #112
  40266c:	ret
  402670:	strh	wzr, [x1, #2080]
  402674:	b	4025f0 <setlocale@plt+0x9d0>
  402678:	mov	w0, #0x1                   	// #1
  40267c:	strh	w0, [x1, #2080]
  402680:	b	4025f0 <setlocale@plt+0x9d0>
  402684:	mov	w0, #0x2                   	// #2
  402688:	b	40267c <setlocale@plt+0xa5c>
  40268c:	mov	w0, #0x3                   	// #3
  402690:	b	40267c <setlocale@plt+0xa5c>
  402694:	mov	w0, #0x4                   	// #4
  402698:	b	40267c <setlocale@plt+0xa5c>
  40269c:	mov	w0, #0x5                   	// #5
  4026a0:	b	40267c <setlocale@plt+0xa5c>
  4026a4:	mov	w0, #0x6                   	// #6
  4026a8:	b	40267c <setlocale@plt+0xa5c>
  4026ac:	mov	w0, #0x7                   	// #7
  4026b0:	b	40267c <setlocale@plt+0xa5c>
  4026b4:	mov	w0, #0x8                   	// #8
  4026b8:	b	40267c <setlocale@plt+0xa5c>
  4026bc:	mov	w0, #0x9                   	// #9
  4026c0:	b	40267c <setlocale@plt+0xa5c>
  4026c4:	mov	w0, #0xa                   	// #10
  4026c8:	b	40267c <setlocale@plt+0xa5c>
  4026cc:	mov	w0, #0xb                   	// #11
  4026d0:	b	40267c <setlocale@plt+0xa5c>
  4026d4:	mov	w0, #0xc                   	// #12
  4026d8:	b	40267c <setlocale@plt+0xa5c>
  4026dc:	mov	w0, #0xd                   	// #13
  4026e0:	b	40267c <setlocale@plt+0xa5c>
  4026e4:	mov	w0, #0xe                   	// #14
  4026e8:	b	40267c <setlocale@plt+0xa5c>
  4026ec:	mov	w0, #0xf                   	// #15
  4026f0:	b	40267c <setlocale@plt+0xa5c>
  4026f4:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4026f8:	mov	w1, #0x10                  	// #16
  4026fc:	strh	w1, [x0, #2080]
  402700:	b	4025f0 <setlocale@plt+0x9d0>
  402704:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402708:	mov	w1, #0x11                  	// #17
  40270c:	b	4026fc <setlocale@plt+0xadc>
  402710:	add	x1, x19, #0x34
  402714:	add	x0, sp, #0x30
  402718:	mov	x2, #0x3c                  	// #60
  40271c:	bl	4017a0 <memcpy@plt>
  402720:	b	402644 <setlocale@plt+0xa24>
  402724:	stp	x29, x30, [sp, #-48]!
  402728:	mov	x1, #0x5413                	// #21523
  40272c:	mov	w0, #0x2                   	// #2
  402730:	mov	x29, sp
  402734:	add	x2, sp, #0x28
  402738:	stp	x19, x20, [sp, #16]
  40273c:	adrp	x19, 436000 <PC+0x47d0>
  402740:	bl	401c10 <ioctl@plt>
  402744:	cbz	w0, 402764 <setlocale@plt+0xb44>
  402748:	mov	w20, #0x0                   	// #0
  40274c:	adrp	x0, 413000 <winch@@Base+0x46c>
  402750:	add	x0, x0, #0xb72
  402754:	bl	40874c <clear@@Base+0x55cc>
  402758:	cbz	x0, 402778 <setlocale@plt+0xb58>
  40275c:	bl	4018e0 <atoi@plt>
  402760:	b	402770 <setlocale@plt+0xb50>
  402764:	ldrh	w0, [sp, #40]
  402768:	ldrh	w20, [sp, #42]
  40276c:	cbz	w0, 40274c <setlocale@plt+0xb2c>
  402770:	str	w0, [x19, #360]
  402774:	b	40278c <setlocale@plt+0xb6c>
  402778:	adrp	x0, 413000 <winch@@Base+0x46c>
  40277c:	add	x0, x0, #0xb78
  402780:	bl	4022dc <setlocale@plt+0x6bc>
  402784:	cmp	w0, #0x0
  402788:	b.gt	402770 <setlocale@plt+0xb50>
  40278c:	ldr	w0, [x19, #360]
  402790:	cmp	w0, #0x0
  402794:	b.gt	4027a0 <setlocale@plt+0xb80>
  402798:	mov	w0, #0x18                  	// #24
  40279c:	str	w0, [x19, #360]
  4027a0:	adrp	x19, 436000 <PC+0x47d0>
  4027a4:	cbz	w20, 4027b8 <setlocale@plt+0xb98>
  4027a8:	str	w20, [x19, #372]
  4027ac:	ldp	x19, x20, [sp, #16]
  4027b0:	ldp	x29, x30, [sp], #48
  4027b4:	ret
  4027b8:	adrp	x0, 413000 <winch@@Base+0x46c>
  4027bc:	add	x0, x0, #0xb7b
  4027c0:	bl	40874c <clear@@Base+0x55cc>
  4027c4:	cbz	x0, 4027e4 <setlocale@plt+0xbc4>
  4027c8:	bl	4018e0 <atoi@plt>
  4027cc:	str	w0, [x19, #372]
  4027d0:	ldr	w0, [x19, #372]
  4027d4:	cmp	w0, #0x0
  4027d8:	b.gt	4027ac <setlocale@plt+0xb8c>
  4027dc:	mov	w0, #0x50                  	// #80
  4027e0:	b	4027f8 <setlocale@plt+0xbd8>
  4027e4:	adrp	x0, 413000 <winch@@Base+0x46c>
  4027e8:	add	x0, x0, #0xb83
  4027ec:	bl	4022dc <setlocale@plt+0x6bc>
  4027f0:	cmp	w0, #0x0
  4027f4:	b.le	4027d0 <setlocale@plt+0xbb0>
  4027f8:	str	w0, [x19, #372]
  4027fc:	b	4027ac <setlocale@plt+0xb8c>
  402800:	stp	x29, x30, [sp, #-48]!
  402804:	mov	w1, w0
  402808:	cmp	w0, #0x9
  40280c:	mov	x29, sp
  402810:	str	x19, [sp, #16]
  402814:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  402818:	add	x19, x19, #0x868
  40281c:	add	x0, x19, #0x70
  402820:	str	x0, [sp, #40]
  402824:	b.gt	402854 <setlocale@plt+0xc34>
  402828:	cmp	w1, #0x0
  40282c:	b.le	40285c <setlocale@plt+0xc3c>
  402830:	sub	w1, w1, #0x2
  402834:	cmp	w1, #0x7
  402838:	b.hi	402864 <setlocale@plt+0xc44>  // b.pmore
  40283c:	adrp	x0, 413000 <winch@@Base+0x46c>
  402840:	add	x0, x0, #0xc54
  402844:	ldrb	w0, [x0, w1, uxtw]
  402848:	adr	x1, 402854 <setlocale@plt+0xc34>
  40284c:	add	x0, x1, w0, sxtb #2
  402850:	br	x0
  402854:	cmp	w1, #0x28
  402858:	b.eq	402914 <setlocale@plt+0xcf4>  // b.none
  40285c:	mov	x0, #0x0                   	// #0
  402860:	b	402874 <setlocale@plt+0xc54>
  402864:	adrp	x0, 413000 <winch@@Base+0x46c>
  402868:	add	x1, sp, #0x28
  40286c:	add	x0, x0, #0xb86
  402870:	bl	40232c <setlocale@plt+0x70c>
  402874:	ldr	x19, [sp, #16]
  402878:	ldp	x29, x30, [sp], #48
  40287c:	ret
  402880:	adrp	x0, 413000 <winch@@Base+0x46c>
  402884:	add	x1, sp, #0x28
  402888:	add	x0, x0, #0xb89
  40288c:	b	402870 <setlocale@plt+0xc50>
  402890:	adrp	x0, 413000 <winch@@Base+0x46c>
  402894:	add	x1, sp, #0x28
  402898:	add	x0, x0, #0xb8c
  40289c:	b	402870 <setlocale@plt+0xc50>
  4028a0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4028a4:	add	x1, sp, #0x28
  4028a8:	add	x0, x0, #0xb8f
  4028ac:	b	402870 <setlocale@plt+0xc50>
  4028b0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4028b4:	add	x1, sp, #0x28
  4028b8:	add	x0, x0, #0xb92
  4028bc:	b	402870 <setlocale@plt+0xc50>
  4028c0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4028c4:	add	x1, sp, #0x28
  4028c8:	add	x0, x0, #0xb95
  4028cc:	b	402870 <setlocale@plt+0xc50>
  4028d0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4028d4:	add	x1, sp, #0x28
  4028d8:	add	x0, x0, #0xb98
  4028dc:	b	402870 <setlocale@plt+0xc50>
  4028e0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4028e4:	add	x1, sp, #0x28
  4028e8:	add	x0, x0, #0xb9b
  4028ec:	b	402870 <setlocale@plt+0xc50>
  4028f0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4028f4:	add	x1, sp, #0x28
  4028f8:	add	x0, x0, #0xb9e
  4028fc:	bl	40232c <setlocale@plt+0x70c>
  402900:	cbnz	x0, 402874 <setlocale@plt+0xc54>
  402904:	mov	w0, #0x7f                  	// #127
  402908:	strh	w0, [x19, #112]
  40290c:	add	x0, x19, #0x70
  402910:	b	402874 <setlocale@plt+0xc54>
  402914:	mov	w1, #0xb                   	// #11
  402918:	strh	w1, [x19, #112]
  40291c:	b	402874 <setlocale@plt+0xc54>
  402920:	sub	sp, sp, #0x850
  402924:	adrp	x0, 413000 <winch@@Base+0x46c>
  402928:	add	x0, x0, #0xba9
  40292c:	stp	x29, x30, [sp]
  402930:	mov	x29, sp
  402934:	stp	x19, x20, [sp, #16]
  402938:	stp	x21, x22, [sp, #32]
  40293c:	stp	x23, x24, [sp, #48]
  402940:	bl	40874c <clear@@Base+0x55cc>
  402944:	bl	4087c4 <clear@@Base+0x5644>
  402948:	cmp	w0, #0x0
  40294c:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  402950:	cset	w1, eq  // eq = none
  402954:	str	w1, [x0, #624]
  402958:	adrp	x0, 413000 <winch@@Base+0x46c>
  40295c:	add	x0, x0, #0xbbc
  402960:	bl	40874c <clear@@Base+0x55cc>
  402964:	cbnz	x0, 402e84 <setlocale@plt+0x1264>
  402968:	adrp	x1, 413000 <winch@@Base+0x46c>
  40296c:	add	x1, x1, #0xba1
  402970:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  402974:	add	x19, x19, #0x868
  402978:	add	x0, sp, #0x50
  40297c:	str	wzr, [x19, #16]
  402980:	bl	4019d0 <tgetent@plt>
  402984:	cmp	w0, #0x1
  402988:	b.eq	402994 <setlocale@plt+0xd74>  // b.none
  40298c:	mov	w0, #0x1                   	// #1
  402990:	str	w0, [x19, #16]
  402994:	adrp	x0, 413000 <winch@@Base+0x46c>
  402998:	add	x0, x0, #0xbc1
  40299c:	bl	402408 <setlocale@plt+0x7e8>
  4029a0:	cbz	w0, 4029ac <setlocale@plt+0xd8c>
  4029a4:	mov	w0, #0x1                   	// #1
  4029a8:	str	w0, [x19, #16]
  4029ac:	bl	402724 <setlocale@plt+0xb04>
  4029b0:	adrp	x22, 436000 <PC+0x47d0>
  4029b4:	bl	410bf8 <error@@Base+0x72c>
  4029b8:	adrp	x21, 436000 <PC+0x47d0>
  4029bc:	adrp	x0, 413000 <winch@@Base+0x46c>
  4029c0:	add	x0, x0, #0xbc4
  4029c4:	bl	402408 <setlocale@plt+0x7e8>
  4029c8:	adrp	x1, 436000 <PC+0x47d0>
  4029cc:	str	w0, [x1, #388]
  4029d0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4029d4:	add	x0, x0, #0xbc7
  4029d8:	bl	402408 <setlocale@plt+0x7e8>
  4029dc:	adrp	x1, 436000 <PC+0x47d0>
  4029e0:	str	w0, [x1, #340]
  4029e4:	adrp	x0, 413000 <winch@@Base+0x46c>
  4029e8:	add	x0, x0, #0xbca
  4029ec:	bl	402408 <setlocale@plt+0x7e8>
  4029f0:	str	w0, [x22, #344]
  4029f4:	adrp	x0, 413000 <winch@@Base+0x46c>
  4029f8:	add	x0, x0, #0xbcd
  4029fc:	bl	402408 <setlocale@plt+0x7e8>
  402a00:	str	w0, [x21, #384]
  402a04:	adrp	x0, 414000 <winch@@Base+0x146c>
  402a08:	add	x0, x0, #0x400
  402a0c:	bl	402408 <setlocale@plt+0x7e8>
  402a10:	adrp	x1, 436000 <PC+0x47d0>
  402a14:	str	w0, [x1, #404]
  402a18:	adrp	x0, 413000 <winch@@Base+0x46c>
  402a1c:	add	x0, x0, #0xbd0
  402a20:	bl	4022dc <setlocale@plt+0x6bc>
  402a24:	adrp	x1, 436000 <PC+0x47d0>
  402a28:	cmp	w0, #0x0
  402a2c:	csel	w0, w0, wzr, ge  // ge = tcont
  402a30:	str	w0, [x1, #348]
  402a34:	adrp	x1, 436000 <PC+0x47d0>
  402a38:	cmp	w0, #0x0
  402a3c:	str	w0, [x1, #376]
  402a40:	adrp	x1, 436000 <PC+0x47d0>
  402a44:	str	w0, [x1, #364]
  402a48:	adrp	x1, 436000 <PC+0x47d0>
  402a4c:	str	w0, [x1, #408]
  402a50:	adrp	x1, 436000 <PC+0x47d0>
  402a54:	str	w0, [x1, #400]
  402a58:	adrp	x1, 436000 <PC+0x47d0>
  402a5c:	str	w0, [x1, #412]
  402a60:	adrp	x1, 436000 <PC+0x47d0>
  402a64:	str	w0, [x1, #368]
  402a68:	adrp	x1, 436000 <PC+0x47d0>
  402a6c:	str	w0, [x1, #396]
  402a70:	b.le	402a7c <setlocale@plt+0xe5c>
  402a74:	adrp	x0, 436000 <PC+0x47d0>
  402a78:	str	wzr, [x0, #612]
  402a7c:	add	x0, x19, #0x98
  402a80:	add	x1, sp, #0x48
  402a84:	str	x0, [sp, #72]
  402a88:	adrp	x0, 413000 <winch@@Base+0x46c>
  402a8c:	add	x0, x0, #0xbd3
  402a90:	bl	40232c <setlocale@plt+0x70c>
  402a94:	cbz	x0, 402aa4 <setlocale@plt+0xe84>
  402a98:	ldrb	w1, [x0]
  402a9c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402aa0:	strb	w1, [x0, #2096]
  402aa4:	add	x1, sp, #0x48
  402aa8:	adrp	x0, 418000 <winch@@Base+0x546c>
  402aac:	add	x0, x0, #0xa6b
  402ab0:	bl	40232c <setlocale@plt+0x70c>
  402ab4:	cmp	x0, #0x0
  402ab8:	adrp	x20, 413000 <winch@@Base+0x46c>
  402abc:	add	x20, x20, #0xc2d
  402ac0:	add	x1, sp, #0x48
  402ac4:	csel	x0, x20, x0, eq  // eq = none
  402ac8:	str	x0, [x19, #1176]
  402acc:	adrp	x0, 418000 <winch@@Base+0x546c>
  402ad0:	add	x0, x0, #0x64c
  402ad4:	bl	40232c <setlocale@plt+0x70c>
  402ad8:	cmp	x0, #0x0
  402adc:	csel	x0, x20, x0, eq  // eq = none
  402ae0:	add	x1, sp, #0x48
  402ae4:	str	x0, [x19, #1184]
  402ae8:	adrp	x0, 413000 <winch@@Base+0x46c>
  402aec:	add	x0, x0, #0xbd6
  402af0:	bl	40232c <setlocale@plt+0x70c>
  402af4:	add	x1, sp, #0x48
  402af8:	str	x0, [x19, #1192]
  402afc:	adrp	x0, 413000 <winch@@Base+0x46c>
  402b00:	add	x0, x0, #0xbd9
  402b04:	bl	40232c <setlocale@plt+0x70c>
  402b08:	cmp	x0, #0x0
  402b0c:	adrp	x1, 413000 <winch@@Base+0x46c>
  402b10:	add	x1, x1, #0xbe5
  402b14:	csel	x0, x1, x0, eq  // eq = none
  402b18:	add	x1, sp, #0x48
  402b1c:	str	x0, [x19, #1200]
  402b20:	adrp	x0, 413000 <winch@@Base+0x46c>
  402b24:	add	x0, x0, #0xbf6
  402b28:	bl	40232c <setlocale@plt+0x70c>
  402b2c:	cmp	x0, #0x0
  402b30:	adrp	x1, 413000 <winch@@Base+0x46c>
  402b34:	add	x1, x1, #0xc00
  402b38:	csel	x0, x1, x0, eq  // eq = none
  402b3c:	add	x1, sp, #0x48
  402b40:	str	x0, [x19, #1208]
  402b44:	adrp	x0, 413000 <winch@@Base+0x46c>
  402b48:	add	x0, x0, #0xc11
  402b4c:	bl	40232c <setlocale@plt+0x70c>
  402b50:	cmp	x0, #0x0
  402b54:	add	x1, sp, #0x48
  402b58:	csel	x0, x20, x0, eq  // eq = none
  402b5c:	str	x0, [x19, #1216]
  402b60:	adrp	x0, 413000 <winch@@Base+0x46c>
  402b64:	add	x0, x0, #0xcfe
  402b68:	bl	40232c <setlocale@plt+0x70c>
  402b6c:	cmp	x0, #0x0
  402b70:	csel	x0, x20, x0, eq  // eq = none
  402b74:	add	x1, sp, #0x48
  402b78:	str	x0, [x19, #1224]
  402b7c:	adrp	x0, 418000 <winch@@Base+0x546c>
  402b80:	add	x0, x0, #0xc16
  402b84:	bl	40232c <setlocale@plt+0x70c>
  402b88:	str	x0, [x19, #32]
  402b8c:	cbz	x0, 402b98 <setlocale@plt+0xf78>
  402b90:	ldrb	w0, [x0]
  402b94:	cbnz	w0, 402ba4 <setlocale@plt+0xf84>
  402b98:	mov	w0, #0x1                   	// #1
  402b9c:	str	x20, [x19, #32]
  402ba0:	str	w0, [x19, #40]
  402ba4:	add	x1, sp, #0x48
  402ba8:	adrp	x0, 413000 <winch@@Base+0x46c>
  402bac:	add	x0, x0, #0xc14
  402bb0:	bl	40232c <setlocale@plt+0x70c>
  402bb4:	ldr	w1, [x21, #384]
  402bb8:	str	x0, [x19, #24]
  402bbc:	cbz	w1, 402bd8 <setlocale@plt+0xfb8>
  402bc0:	cbz	x0, 402bcc <setlocale@plt+0xfac>
  402bc4:	ldrb	w0, [x0]
  402bc8:	cbnz	w0, 402bd8 <setlocale@plt+0xfb8>
  402bcc:	mov	w0, #0x1                   	// #1
  402bd0:	str	x20, [x19, #24]
  402bd4:	str	w0, [x19, #40]
  402bd8:	add	x1, sp, #0x48
  402bdc:	adrp	x0, 413000 <winch@@Base+0x46c>
  402be0:	add	x0, x0, #0xc17
  402be4:	bl	40232c <setlocale@plt+0x70c>
  402be8:	str	x0, [x19, #1232]
  402bec:	cbz	x0, 402bf8 <setlocale@plt+0xfd8>
  402bf0:	ldrb	w0, [x0]
  402bf4:	cbnz	w0, 402c0c <setlocale@plt+0xfec>
  402bf8:	mov	w0, #0x1                   	// #1
  402bfc:	str	w0, [x19, #40]
  402c00:	adrp	x0, 417000 <winch@@Base+0x446c>
  402c04:	add	x0, x0, #0xd19
  402c08:	str	x0, [x19, #1232]
  402c0c:	add	x1, sp, #0x48
  402c10:	adrp	x0, 413000 <winch@@Base+0x46c>
  402c14:	add	x0, x0, #0xc1a
  402c18:	bl	40232c <setlocale@plt+0x70c>
  402c1c:	str	x0, [x19, #1240]
  402c20:	adrp	x1, 436000 <PC+0x47d0>
  402c24:	cbz	x0, 402c30 <setlocale@plt+0x1010>
  402c28:	ldrb	w0, [x0]
  402c2c:	cbnz	w0, 402e8c <setlocale@plt+0x126c>
  402c30:	str	wzr, [x1, #392]
  402c34:	str	x20, [x19, #1240]
  402c38:	add	x6, sp, #0x48
  402c3c:	mov	x5, x20
  402c40:	mov	x4, x20
  402c44:	add	x3, x19, #0x4e0
  402c48:	add	x2, x19, #0x4e8
  402c4c:	adrp	x1, 418000 <winch@@Base+0x546c>
  402c50:	adrp	x0, 413000 <winch@@Base+0x46c>
  402c54:	add	x1, x1, #0xbdf
  402c58:	add	x0, x0, #0xc1d
  402c5c:	bl	402374 <setlocale@plt+0x754>
  402c60:	ldr	x5, [x19, #1248]
  402c64:	add	x6, sp, #0x48
  402c68:	ldr	x4, [x19, #1256]
  402c6c:	add	x3, x19, #0x4f0
  402c70:	add	x2, x19, #0x4f8
  402c74:	adrp	x1, 413000 <winch@@Base+0x46c>
  402c78:	adrp	x0, 413000 <winch@@Base+0x46c>
  402c7c:	add	x1, x1, #0xc20
  402c80:	add	x0, x0, #0xc23
  402c84:	bl	402374 <setlocale@plt+0x754>
  402c88:	ldr	x5, [x19, #1248]
  402c8c:	adrp	x21, 418000 <winch@@Base+0x546c>
  402c90:	ldr	x4, [x19, #1256]
  402c94:	add	x21, x21, #0x8c5
  402c98:	add	x6, sp, #0x48
  402c9c:	add	x3, x19, #0x500
  402ca0:	add	x2, x19, #0x508
  402ca4:	mov	x1, x21
  402ca8:	adrp	x0, 413000 <winch@@Base+0x46c>
  402cac:	add	x0, x0, #0xc26
  402cb0:	bl	402374 <setlocale@plt+0x754>
  402cb4:	ldr	x5, [x19, #1248]
  402cb8:	add	x6, sp, #0x48
  402cbc:	ldr	x4, [x19, #1256]
  402cc0:	add	x3, x19, #0x510
  402cc4:	add	x2, x19, #0x518
  402cc8:	mov	x1, x21
  402ccc:	adrp	x0, 418000 <winch@@Base+0x546c>
  402cd0:	add	x0, x0, #0xc27
  402cd4:	bl	402374 <setlocale@plt+0x754>
  402cd8:	add	x1, sp, #0x48
  402cdc:	adrp	x0, 413000 <winch@@Base+0x46c>
  402ce0:	add	x0, x0, #0xc29
  402ce4:	bl	40232c <setlocale@plt+0x70c>
  402ce8:	cmp	x0, #0x0
  402cec:	csel	x0, x20, x0, eq  // eq = none
  402cf0:	str	x0, [x19, #1312]
  402cf4:	adrp	x0, 418000 <winch@@Base+0x546c>
  402cf8:	add	x0, x0, #0xaf4
  402cfc:	bl	402408 <setlocale@plt+0x7e8>
  402d00:	cbz	w0, 402e98 <setlocale@plt+0x1278>
  402d04:	adrp	x0, 413000 <winch@@Base+0x46c>
  402d08:	add	x0, x0, #0xc2c
  402d0c:	str	x0, [x19, #1320]
  402d10:	add	x1, sp, #0x48
  402d14:	adrp	x0, 414000 <winch@@Base+0x146c>
  402d18:	add	x0, x0, #0x802
  402d1c:	bl	40232c <setlocale@plt+0x70c>
  402d20:	cmp	x0, #0x0
  402d24:	csel	x21, x0, x20, ne  // ne = any
  402d28:	ldr	x0, [x19, #1240]
  402d2c:	ldrb	w1, [x0]
  402d30:	cbz	w1, 402ebc <setlocale@plt+0x129c>
  402d34:	ldr	x23, [sp, #72]
  402d38:	mov	w2, #0x0                   	// #0
  402d3c:	mov	w1, #0x0                   	// #0
  402d40:	bl	401860 <tgoto@plt>
  402d44:	mov	x1, x0
  402d48:	mov	x0, x23
  402d4c:	bl	401ac0 <strcpy@plt>
  402d50:	ldr	x23, [sp, #72]
  402d54:	mov	x0, x23
  402d58:	bl	4017b0 <strlen@plt>
  402d5c:	add	x0, x0, #0x1
  402d60:	add	x0, x23, x0
  402d64:	str	x0, [sp, #72]
  402d68:	adrp	x2, 413000 <winch@@Base+0x46c>
  402d6c:	add	x2, x2, #0xc31
  402d70:	mov	x1, x23
  402d74:	mov	x0, x21
  402d78:	bl	402494 <setlocale@plt+0x874>
  402d7c:	str	x0, [x19, #1328]
  402d80:	add	x1, sp, #0x48
  402d84:	adrp	x0, 418000 <winch@@Base+0x546c>
  402d88:	add	x0, x0, #0x51b
  402d8c:	bl	40232c <setlocale@plt+0x70c>
  402d90:	cmp	x0, #0x0
  402d94:	csel	x23, x0, x20, ne  // ne = any
  402d98:	ldr	x0, [x19, #1240]
  402d9c:	ldrb	w1, [x0]
  402da0:	cbz	w1, 402ec4 <setlocale@plt+0x12a4>
  402da4:	adrp	x1, 436000 <PC+0x47d0>
  402da8:	ldr	x21, [sp, #72]
  402dac:	ldr	w2, [x1, #360]
  402db0:	mov	w1, #0x0                   	// #0
  402db4:	sub	w2, w2, #0x1
  402db8:	bl	401860 <tgoto@plt>
  402dbc:	mov	x1, x0
  402dc0:	mov	x0, x21
  402dc4:	bl	401ac0 <strcpy@plt>
  402dc8:	ldr	x24, [sp, #72]
  402dcc:	mov	x0, x24
  402dd0:	bl	4017b0 <strlen@plt>
  402dd4:	add	x0, x0, #0x1
  402dd8:	add	x0, x24, x0
  402ddc:	str	x0, [sp, #72]
  402de0:	adrp	x21, 413000 <winch@@Base+0x46c>
  402de4:	add	x21, x21, #0xc35
  402de8:	mov	x2, x21
  402dec:	mov	x1, x24
  402df0:	mov	x0, x23
  402df4:	bl	402494 <setlocale@plt+0x874>
  402df8:	add	x1, sp, #0x48
  402dfc:	str	x0, [x19, #1336]
  402e00:	adrp	x0, 413000 <winch@@Base+0x46c>
  402e04:	add	x0, x0, #0xc37
  402e08:	bl	40232c <setlocale@plt+0x70c>
  402e0c:	cmp	x0, #0x0
  402e10:	csel	x21, x21, x0, eq  // eq = none
  402e14:	add	x1, sp, #0x48
  402e18:	adrp	x0, 418000 <winch@@Base+0x546c>
  402e1c:	add	x0, x0, #0xb1c
  402e20:	str	x21, [x19, #1344]
  402e24:	bl	40232c <setlocale@plt+0x70c>
  402e28:	cmp	x0, #0x0
  402e2c:	add	x1, sp, #0x48
  402e30:	csel	x21, x0, x20, ne  // ne = any
  402e34:	adrp	x0, 413000 <winch@@Base+0x46c>
  402e38:	add	x0, x0, #0xc3a
  402e3c:	bl	40232c <setlocale@plt+0x70c>
  402e40:	cmp	x0, #0x0
  402e44:	csel	x1, x0, x20, ne  // ne = any
  402e48:	ldr	w0, [x22, #344]
  402e4c:	cbz	w0, 402ecc <setlocale@plt+0x12ac>
  402e50:	str	x21, [x19, #1352]
  402e54:	ldr	x0, [x19, #1352]
  402e58:	ldrb	w0, [x0]
  402e5c:	cbnz	w0, 402e6c <setlocale@plt+0x124c>
  402e60:	adrp	x0, 432000 <PC+0x7d0>
  402e64:	mov	w1, #0x1                   	// #1
  402e68:	str	w1, [x0, #2080]
  402e6c:	ldp	x29, x30, [sp]
  402e70:	ldp	x19, x20, [sp, #16]
  402e74:	ldp	x21, x22, [sp, #32]
  402e78:	ldp	x23, x24, [sp, #48]
  402e7c:	add	sp, sp, #0x850
  402e80:	ret
  402e84:	mov	x1, x0
  402e88:	b	402970 <setlocale@plt+0xd50>
  402e8c:	mov	w0, #0x1                   	// #1
  402e90:	str	w0, [x1, #392]
  402e94:	b	402c38 <setlocale@plt+0x1018>
  402e98:	add	x1, sp, #0x48
  402e9c:	adrp	x0, 413000 <winch@@Base+0x46c>
  402ea0:	add	x0, x0, #0xc2e
  402ea4:	bl	40232c <setlocale@plt+0x70c>
  402ea8:	str	x0, [x19, #1320]
  402eac:	cbz	x0, 402d04 <setlocale@plt+0x10e4>
  402eb0:	ldrb	w0, [x0]
  402eb4:	cbz	w0, 402d04 <setlocale@plt+0x10e4>
  402eb8:	b	402d10 <setlocale@plt+0x10f0>
  402ebc:	mov	x23, x20
  402ec0:	b	402d68 <setlocale@plt+0x1148>
  402ec4:	mov	x24, x20
  402ec8:	b	402de0 <setlocale@plt+0x11c0>
  402ecc:	mov	x2, x20
  402ed0:	mov	x0, x21
  402ed4:	bl	402494 <setlocale@plt+0x874>
  402ed8:	str	x0, [x19, #1352]
  402edc:	b	402e54 <setlocale@plt+0x1234>
  402ee0:	adrp	x0, 436000 <PC+0x47d0>
  402ee4:	ldr	w0, [x0, #488]
  402ee8:	cbz	w0, 402f08 <setlocale@plt+0x12e8>
  402eec:	adrp	x0, 436000 <PC+0x47d0>
  402ef0:	adrp	x2, 410000 <clear@@Base+0xce80>
  402ef4:	add	x2, x2, #0x140
  402ef8:	ldr	w1, [x0, #360]
  402efc:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402f00:	ldr	x0, [x0, #3352]
  402f04:	b	401810 <tputs@plt>
  402f08:	ret
  402f0c:	adrp	x0, 436000 <PC+0x47d0>
  402f10:	ldr	w0, [x0, #488]
  402f14:	cbz	w0, 402f34 <setlocale@plt+0x1314>
  402f18:	adrp	x0, 436000 <PC+0x47d0>
  402f1c:	adrp	x2, 410000 <clear@@Base+0xce80>
  402f20:	add	x2, x2, #0x140
  402f24:	ldr	w1, [x0, #360]
  402f28:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402f2c:	ldr	x0, [x0, #3360]
  402f30:	b	401810 <tputs@plt>
  402f34:	ret
  402f38:	stp	x29, x30, [sp, #-32]!
  402f3c:	mov	x29, sp
  402f40:	str	x19, [sp, #16]
  402f44:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  402f48:	add	x19, x19, #0x868
  402f4c:	ldr	w0, [x19, #1360]
  402f50:	cbz	w0, 402fbc <setlocale@plt+0x139c>
  402f54:	adrp	x0, 436000 <PC+0x47d0>
  402f58:	ldr	w0, [x0, #508]
  402f5c:	cbz	w0, 402f6c <setlocale@plt+0x134c>
  402f60:	adrp	x0, 436000 <PC+0x47d0>
  402f64:	ldr	w0, [x0, #324]
  402f68:	cbnz	w0, 402fb8 <setlocale@plt+0x1398>
  402f6c:	bl	402f0c <setlocale@plt+0x12ec>
  402f70:	adrp	x0, 436000 <PC+0x47d0>
  402f74:	ldr	w0, [x0, #512]
  402f78:	cbnz	w0, 402f94 <setlocale@plt+0x1374>
  402f7c:	adrp	x0, 436000 <PC+0x47d0>
  402f80:	adrp	x2, 410000 <clear@@Base+0xce80>
  402f84:	add	x2, x2, #0x140
  402f88:	ldr	w1, [x0, #360]
  402f8c:	ldr	x0, [x19, #1184]
  402f90:	bl	401810 <tputs@plt>
  402f94:	adrp	x0, 436000 <PC+0x47d0>
  402f98:	ldr	w0, [x0, #564]
  402f9c:	cbnz	w0, 402fb8 <setlocale@plt+0x1398>
  402fa0:	adrp	x0, 436000 <PC+0x47d0>
  402fa4:	adrp	x2, 410000 <clear@@Base+0xce80>
  402fa8:	add	x2, x2, #0x140
  402fac:	ldr	w1, [x0, #360]
  402fb0:	ldr	x0, [x19, #1224]
  402fb4:	bl	401810 <tputs@plt>
  402fb8:	str	wzr, [x19, #1360]
  402fbc:	ldr	x19, [sp, #16]
  402fc0:	ldp	x29, x30, [sp], #32
  402fc4:	ret
  402fc8:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402fcc:	adrp	x2, 410000 <clear@@Base+0xce80>
  402fd0:	mov	w1, #0x1                   	// #1
  402fd4:	add	x2, x2, #0x140
  402fd8:	ldr	x0, [x0, #3480]
  402fdc:	b	401810 <tputs@plt>
  402fe0:	adrp	x0, 436000 <PC+0x47d0>
  402fe4:	adrp	x2, 410000 <clear@@Base+0xce80>
  402fe8:	add	x2, x2, #0x140
  402fec:	ldr	w1, [x0, #360]
  402ff0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  402ff4:	ldr	x0, [x0, #3504]
  402ff8:	b	401810 <tputs@plt>
  402ffc:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403000:	add	x0, x0, #0x868
  403004:	ldr	w1, [x0, #1360]
  403008:	cbz	w1, 403020 <setlocale@plt+0x1400>
  40300c:	ldr	x0, [x0, #1336]
  403010:	adrp	x2, 410000 <clear@@Base+0xce80>
  403014:	mov	w1, #0x1                   	// #1
  403018:	add	x2, x2, #0x140
  40301c:	b	401810 <tputs@plt>
  403020:	ret
  403024:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403028:	adrp	x2, 410000 <clear@@Base+0xce80>
  40302c:	mov	w1, #0x1                   	// #1
  403030:	add	x2, x2, #0x140
  403034:	ldr	x0, [x0, #3496]
  403038:	b	401810 <tputs@plt>
  40303c:	stp	x29, x30, [sp, #-32]!
  403040:	adrp	x0, 436000 <PC+0x47d0>
  403044:	mov	x29, sp
  403048:	ldr	w0, [x0, #508]
  40304c:	stp	x19, x20, [sp, #16]
  403050:	cbz	w0, 403060 <setlocale@plt+0x1440>
  403054:	adrp	x0, 436000 <PC+0x47d0>
  403058:	ldr	w0, [x0, #324]
  40305c:	cbnz	w0, 4030b4 <setlocale@plt+0x1494>
  403060:	adrp	x0, 436000 <PC+0x47d0>
  403064:	ldr	w0, [x0, #564]
  403068:	cbnz	w0, 403088 <setlocale@plt+0x1468>
  40306c:	adrp	x0, 436000 <PC+0x47d0>
  403070:	adrp	x2, 410000 <clear@@Base+0xce80>
  403074:	add	x2, x2, #0x140
  403078:	ldr	w1, [x0, #360]
  40307c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403080:	ldr	x0, [x0, #3368]
  403084:	bl	401810 <tputs@plt>
  403088:	adrp	x0, 436000 <PC+0x47d0>
  40308c:	ldr	w0, [x0, #512]
  403090:	cbnz	w0, 4030b0 <setlocale@plt+0x1490>
  403094:	adrp	x0, 436000 <PC+0x47d0>
  403098:	adrp	x2, 410000 <clear@@Base+0xce80>
  40309c:	add	x2, x2, #0x140
  4030a0:	ldr	w1, [x0, #360]
  4030a4:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4030a8:	ldr	x0, [x0, #3328]
  4030ac:	bl	401810 <tputs@plt>
  4030b0:	bl	402ee0 <setlocale@plt+0x12c0>
  4030b4:	adrp	x0, 436000 <PC+0x47d0>
  4030b8:	ldr	w0, [x0, #500]
  4030bc:	cbnz	w0, 4030f8 <setlocale@plt+0x14d8>
  4030c0:	bl	403024 <setlocale@plt+0x1404>
  4030c4:	b	4030e0 <setlocale@plt+0x14c0>
  4030c8:	add	w19, w19, #0x1
  4030cc:	mov	w0, #0xa                   	// #10
  4030d0:	bl	410140 <clear@@Base+0xcfc0>
  4030d4:	ldr	w0, [x20]
  4030d8:	cmp	w0, w19
  4030dc:	b.gt	4030c8 <setlocale@plt+0x14a8>
  4030e0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4030e4:	mov	w1, #0x1                   	// #1
  4030e8:	ldp	x19, x20, [sp, #16]
  4030ec:	str	w1, [x0, #3512]
  4030f0:	ldp	x29, x30, [sp], #32
  4030f4:	ret
  4030f8:	adrp	x20, 436000 <PC+0x47d0>
  4030fc:	mov	w19, #0x1                   	// #1
  403100:	add	x20, x20, #0x168
  403104:	b	4030d4 <setlocale@plt+0x14b4>
  403108:	ret
  40310c:	stp	x29, x30, [sp, #-16]!
  403110:	mov	w2, w0
  403114:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403118:	mov	x29, sp
  40311c:	ldr	x0, [x0, #3392]
  403120:	mov	w1, #0x0                   	// #0
  403124:	bl	401860 <tgoto@plt>
  403128:	ldp	x29, x30, [sp], #16
  40312c:	adrp	x2, 410000 <clear@@Base+0xce80>
  403130:	mov	w1, #0x1                   	// #1
  403134:	add	x2, x2, #0x140
  403138:	b	401810 <tputs@plt>
  40313c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403140:	ldr	x0, [x0, #3464]
  403144:	ldrb	w1, [x0]
  403148:	cbz	w1, 403160 <setlocale@plt+0x1540>
  40314c:	adrp	x1, 436000 <PC+0x47d0>
  403150:	adrp	x2, 410000 <clear@@Base+0xce80>
  403154:	add	x2, x2, #0x140
  403158:	ldr	w1, [x1, #360]
  40315c:	b	401810 <tputs@plt>
  403160:	ret
  403164:	adrp	x0, 436000 <PC+0x47d0>
  403168:	ldr	w0, [x0, #532]
  40316c:	cmp	w0, #0x2
  403170:	b.ne	403178 <setlocale@plt+0x1558>  // b.any
  403174:	b	40313c <setlocale@plt+0x151c>
  403178:	mov	w0, #0x7                   	// #7
  40317c:	b	410140 <clear@@Base+0xcfc0>

0000000000403180 <clear@@Base>:
  403180:	adrp	x0, 436000 <PC+0x47d0>
  403184:	adrp	x2, 410000 <clear@@Base+0xce80>
  403188:	add	x2, x2, #0x140
  40318c:	ldr	w1, [x0, #360]
  403190:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403194:	ldr	x0, [x0, #3384]
  403198:	b	401810 <tputs@plt>
  40319c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4031a0:	adrp	x2, 410000 <clear@@Base+0xce80>
  4031a4:	mov	w1, #0x1                   	// #1
  4031a8:	add	x2, x2, #0x140
  4031ac:	ldr	x0, [x0, #2184]
  4031b0:	b	401810 <tputs@plt>
  4031b4:	stp	x29, x30, [sp, #-32]!
  4031b8:	mov	x29, sp
  4031bc:	str	x19, [sp, #16]
  4031c0:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  4031c4:	add	x19, x19, #0x868
  4031c8:	ldr	w0, [x19, #1364]
  4031cc:	tbz	w0, #3, 4031e4 <clear@@Base+0x64>
  4031d0:	ldr	x0, [x19, #1248]
  4031d4:	adrp	x2, 410000 <clear@@Base+0xce80>
  4031d8:	mov	w1, #0x1                   	// #1
  4031dc:	add	x2, x2, #0x140
  4031e0:	bl	401810 <tputs@plt>
  4031e4:	ldr	w0, [x19, #1364]
  4031e8:	tbz	w0, #2, 403200 <clear@@Base+0x80>
  4031ec:	ldr	x0, [x19, #1296]
  4031f0:	adrp	x2, 410000 <clear@@Base+0xce80>
  4031f4:	mov	w1, #0x1                   	// #1
  4031f8:	add	x2, x2, #0x140
  4031fc:	bl	401810 <tputs@plt>
  403200:	ldr	w0, [x19, #1364]
  403204:	tbz	w0, #1, 40321c <clear@@Base+0x9c>
  403208:	ldr	x0, [x19, #1280]
  40320c:	adrp	x2, 410000 <clear@@Base+0xce80>
  403210:	mov	w1, #0x1                   	// #1
  403214:	add	x2, x2, #0x140
  403218:	bl	401810 <tputs@plt>
  40321c:	ldr	w0, [x19, #1364]
  403220:	tbz	w0, #0, 403238 <clear@@Base+0xb8>
  403224:	ldr	x0, [x19, #1264]
  403228:	adrp	x2, 410000 <clear@@Base+0xce80>
  40322c:	mov	w1, #0x1                   	// #1
  403230:	add	x2, x2, #0x140
  403234:	bl	401810 <tputs@plt>
  403238:	str	wzr, [x19, #1364]
  40323c:	ldr	x19, [sp, #16]
  403240:	ldp	x29, x30, [sp], #32
  403244:	ret
  403248:	tbz	w0, #5, 403258 <clear@@Base+0xd8>
  40324c:	adrp	x1, 42e000 <winch@@Base+0x1b46c>
  403250:	ldr	w1, [x1, #1832]
  403254:	orr	w0, w0, w1
  403258:	tbz	w0, #6, 403260 <clear@@Base+0xe0>
  40325c:	orr	w0, w0, #0x8
  403260:	and	w0, w0, #0xffffff9f
  403264:	ret
  403268:	stp	x29, x30, [sp, #-32]!
  40326c:	mov	x29, sp
  403270:	stp	x19, x20, [sp, #16]
  403274:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  403278:	bl	403248 <clear@@Base+0xc8>
  40327c:	add	x19, x19, #0x868
  403280:	mov	w20, w0
  403284:	tbz	w20, #0, 40329c <clear@@Base+0x11c>
  403288:	ldr	x0, [x19, #1272]
  40328c:	adrp	x2, 410000 <clear@@Base+0xce80>
  403290:	mov	w1, #0x1                   	// #1
  403294:	add	x2, x2, #0x140
  403298:	bl	401810 <tputs@plt>
  40329c:	tbz	w20, #1, 4032b4 <clear@@Base+0x134>
  4032a0:	ldr	x0, [x19, #1288]
  4032a4:	adrp	x2, 410000 <clear@@Base+0xce80>
  4032a8:	mov	w1, #0x1                   	// #1
  4032ac:	add	x2, x2, #0x140
  4032b0:	bl	401810 <tputs@plt>
  4032b4:	tbz	w20, #2, 4032cc <clear@@Base+0x14c>
  4032b8:	ldr	x0, [x19, #1304]
  4032bc:	adrp	x2, 410000 <clear@@Base+0xce80>
  4032c0:	mov	w1, #0x1                   	// #1
  4032c4:	add	x2, x2, #0x140
  4032c8:	bl	401810 <tputs@plt>
  4032cc:	tbz	w20, #3, 4032e4 <clear@@Base+0x164>
  4032d0:	ldr	x0, [x19, #1256]
  4032d4:	adrp	x2, 410000 <clear@@Base+0xce80>
  4032d8:	mov	w1, #0x1                   	// #1
  4032dc:	add	x2, x2, #0x140
  4032e0:	bl	401810 <tputs@plt>
  4032e4:	str	w20, [x19, #1364]
  4032e8:	ldp	x19, x20, [sp, #16]
  4032ec:	ldp	x29, x30, [sp], #32
  4032f0:	ret
  4032f4:	stp	x29, x30, [sp, #-32]!
  4032f8:	adrp	x0, 436000 <PC+0x47d0>
  4032fc:	mov	x29, sp
  403300:	ldr	w0, [x0, #600]
  403304:	str	x19, [sp, #16]
  403308:	cbz	w0, 403328 <clear@@Base+0x1a8>
  40330c:	bl	402ffc <setlocale@plt+0x13dc>
  403310:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403314:	ldr	w19, [x0, #3516]
  403318:	cbnz	w19, 403330 <clear@@Base+0x1b0>
  40331c:	ldr	x19, [sp, #16]
  403320:	ldp	x29, x30, [sp], #32
  403324:	b	402460 <setlocale@plt+0x840>
  403328:	bl	403024 <setlocale@plt+0x1404>
  40332c:	b	403310 <clear@@Base+0x190>
  403330:	bl	4031b4 <clear@@Base+0x34>
  403334:	bl	402460 <setlocale@plt+0x840>
  403338:	mov	w0, w19
  40333c:	ldr	x19, [sp, #16]
  403340:	ldp	x29, x30, [sp], #32
  403344:	b	403268 <clear@@Base+0xe8>
  403348:	stp	x29, x30, [sp, #-32]!
  40334c:	mov	x29, sp
  403350:	str	x19, [sp, #16]
  403354:	mov	w19, w0
  403358:	bl	403248 <clear@@Base+0xc8>
  40335c:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  403360:	ldr	w1, [x1, #3516]
  403364:	eor	w0, w0, w1
  403368:	tst	w0, #0xffffffef
  40336c:	b.eq	403384 <clear@@Base+0x204>  // b.none
  403370:	bl	4031b4 <clear@@Base+0x34>
  403374:	mov	w0, w19
  403378:	ldr	x19, [sp, #16]
  40337c:	ldp	x29, x30, [sp], #32
  403380:	b	403268 <clear@@Base+0xe8>
  403384:	ldr	x19, [sp, #16]
  403388:	ldp	x29, x30, [sp], #32
  40338c:	ret
  403390:	mov	w3, w1
  403394:	stp	x29, x30, [sp, #-16]!
  403398:	mov	x29, sp
  40339c:	bl	403248 <clear@@Base+0xc8>
  4033a0:	mov	w2, w0
  4033a4:	mov	w0, w3
  4033a8:	bl	403248 <clear@@Base+0xc8>
  4033ac:	cmp	w2, w0
  4033b0:	cset	w0, eq  // eq = none
  4033b4:	ldp	x29, x30, [sp], #16
  4033b8:	ret
  4033bc:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  4033c0:	ldr	w0, [x0, #624]
  4033c4:	cbz	w0, 4033d4 <clear@@Base+0x254>
  4033c8:	adrp	x0, 413000 <winch@@Base+0x46c>
  4033cc:	add	x0, x0, #0xc3d
  4033d0:	b	410240 <clear@@Base+0xd0c0>
  4033d4:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4033d8:	adrp	x2, 410000 <clear@@Base+0xce80>
  4033dc:	mov	w1, #0x1                   	// #1
  4033e0:	add	x2, x2, #0x140
  4033e4:	ldr	x0, [x0, #3472]
  4033e8:	b	401810 <tputs@plt>
  4033ec:	stp	x29, x30, [sp, #-64]!
  4033f0:	cmp	w2, #0x0
  4033f4:	mov	x29, sp
  4033f8:	stp	x19, x20, [sp, #16]
  4033fc:	mov	w20, w2
  403400:	stp	x21, x22, [sp, #32]
  403404:	mov	w22, w0
  403408:	mov	w21, w3
  40340c:	csetm	w0, eq  // eq = none
  403410:	str	x23, [sp, #48]
  403414:	mov	w23, w1
  403418:	bl	4109c8 <error@@Base+0x4fc>
  40341c:	cmn	x0, #0x1
  403420:	b.eq	403430 <clear@@Base+0x2b0>  // b.none
  403424:	bl	403c1c <clear@@Base+0xa9c>
  403428:	mov	w19, w0
  40342c:	cbz	w0, 403460 <clear@@Base+0x2e0>
  403430:	mov	x1, #0x0                   	// #0
  403434:	cbz	w20, 403454 <clear@@Base+0x2d4>
  403438:	adrp	x0, 413000 <winch@@Base+0x46c>
  40343c:	add	x0, x0, #0xc5c
  403440:	ldp	x19, x20, [sp, #16]
  403444:	ldp	x21, x22, [sp, #32]
  403448:	ldr	x23, [sp, #48]
  40344c:	ldp	x29, x30, [sp], #64
  403450:	b	4104cc <error@@Base>
  403454:	adrp	x0, 413000 <winch@@Base+0x46c>
  403458:	add	x0, x0, #0xc70
  40345c:	b	403440 <clear@@Base+0x2c0>
  403460:	bl	403b14 <clear@@Base+0x994>
  403464:	cmp	w0, #0xa
  403468:	b.eq	403474 <clear@@Base+0x2f4>  // b.none
  40346c:	cmn	w0, #0x1
  403470:	b.ne	403494 <clear@@Base+0x314>  // b.any
  403474:	mov	x1, #0x0                   	// #0
  403478:	cbz	w20, 403488 <clear@@Base+0x308>
  40347c:	adrp	x0, 413000 <winch@@Base+0x46c>
  403480:	add	x0, x0, #0xc87
  403484:	b	403440 <clear@@Base+0x2c0>
  403488:	adrp	x0, 413000 <winch@@Base+0x46c>
  40348c:	add	x0, x0, #0xc9e
  403490:	b	403440 <clear@@Base+0x2c0>
  403494:	cmp	w0, w22
  403498:	b.ne	403460 <clear@@Base+0x2e0>  // b.any
  40349c:	sub	w21, w21, #0x1
  4034a0:	cmp	w21, #0x0
  4034a4:	b.gt	403460 <clear@@Base+0x2e0>
  4034a8:	cbnz	w20, 4034d4 <clear@@Base+0x354>
  4034ac:	adrp	x21, 403000 <setlocale@plt+0x13e0>
  4034b0:	add	x21, x21, #0xe48
  4034b4:	bl	403e48 <clear@@Base+0xcc8>
  4034b8:	blr	x21
  4034bc:	cmn	w0, #0x1
  4034c0:	b.ne	4034e0 <clear@@Base+0x360>  // b.any
  4034c4:	adrp	x0, 413000 <winch@@Base+0x46c>
  4034c8:	mov	x1, #0x0                   	// #0
  4034cc:	add	x0, x0, #0xcb8
  4034d0:	b	403440 <clear@@Base+0x2c0>
  4034d4:	adrp	x21, 403000 <setlocale@plt+0x13e0>
  4034d8:	add	x21, x21, #0xb14
  4034dc:	b	4034b8 <clear@@Base+0x338>
  4034e0:	cmp	w22, w0
  4034e4:	b.ne	4034f0 <clear@@Base+0x370>  // b.any
  4034e8:	add	w19, w19, #0x1
  4034ec:	b	4034b8 <clear@@Base+0x338>
  4034f0:	cmp	w0, w23
  4034f4:	b.ne	4034b8 <clear@@Base+0x338>  // b.any
  4034f8:	sub	w19, w19, #0x1
  4034fc:	cmn	w19, #0x1
  403500:	b.ne	4034b8 <clear@@Base+0x338>  // b.any
  403504:	bl	4036a0 <clear@@Base+0x520>
  403508:	cmp	w20, #0x0
  40350c:	csinc	w1, w19, wzr, ne  // ne = any
  403510:	ldp	x19, x20, [sp, #16]
  403514:	ldp	x21, x22, [sp, #32]
  403518:	ldr	x23, [sp, #48]
  40351c:	ldp	x29, x30, [sp], #64
  403520:	b	40baa8 <clear@@Base+0x8928>
  403524:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403528:	mov	x2, #0x8020                	// #32800
  40352c:	ldr	x1, [x0, #3520]
  403530:	add	x0, x1, #0x20
  403534:	add	x1, x1, x2
  403538:	stp	x0, x0, [x0, #16]
  40353c:	add	x0, x0, #0x20
  403540:	cmp	x0, x1
  403544:	b.ne	403538 <clear@@Base+0x3b8>  // b.any
  403548:	ret
  40354c:	stp	x29, x30, [sp, #-32]!
  403550:	cmn	w0, #0x1
  403554:	mov	x29, sp
  403558:	stp	x19, x20, [sp, #16]
  40355c:	mov	w19, w0
  403560:	adrp	x20, 42e000 <winch@@Base+0x1b46c>
  403564:	b.eq	403584 <clear@@Base+0x404>  // b.none
  403568:	ldr	w0, [x20, #628]
  40356c:	cmn	w0, #0x1
  403570:	b.eq	403584 <clear@@Base+0x404>  // b.none
  403574:	adrp	x0, 413000 <winch@@Base+0x46c>
  403578:	mov	x1, #0x0                   	// #0
  40357c:	add	x0, x0, #0xccc
  403580:	bl	4104cc <error@@Base>
  403584:	str	w19, [x20, #628]
  403588:	ldp	x19, x20, [sp, #16]
  40358c:	ldp	x29, x30, [sp], #32
  403590:	ret
  403594:	stp	x29, x30, [sp, #-64]!
  403598:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40359c:	mov	x29, sp
  4035a0:	ldr	x0, [x1, #3520]
  4035a4:	stp	x19, x20, [sp, #16]
  4035a8:	mov	x20, #0x0                   	// #0
  4035ac:	add	x0, x0, #0x8, lsl #12
  4035b0:	stp	x21, x22, [sp, #32]
  4035b4:	adrp	x21, 413000 <winch@@Base+0x46c>
  4035b8:	adrp	x22, 42e000 <winch@@Base+0x1b46c>
  4035bc:	add	x21, x21, #0xce1
  4035c0:	ldr	x19, [x0, #40]
  4035c4:	mov	x0, #0x1fff                	// #8191
  4035c8:	add	x22, x22, #0x258
  4035cc:	stp	x23, x24, [sp, #48]
  4035d0:	add	x19, x19, x0
  4035d4:	mov	x0, #0x2000                	// #8192
  4035d8:	mov	x24, x1
  4035dc:	mov	w23, #0x0                   	// #0
  4035e0:	sdiv	x19, x19, x0
  4035e4:	cmp	x20, x19
  4035e8:	b.lt	403600 <clear@@Base+0x480>  // b.tstop
  4035ec:	ldp	x19, x20, [sp, #16]
  4035f0:	ldp	x21, x22, [sp, #32]
  4035f4:	ldp	x23, x24, [sp, #48]
  4035f8:	ldp	x29, x30, [sp], #64
  4035fc:	ret
  403600:	ldr	x0, [x24, #3520]
  403604:	ldr	x1, [x0]
  403608:	cmp	x0, x1
  40360c:	b.ne	403628 <clear@@Base+0x4a8>  // b.any
  403610:	cbnz	w23, 403644 <clear@@Base+0x4c4>
  403614:	mov	x0, x21
  403618:	mov	x1, #0x0                   	// #0
  40361c:	mov	w23, #0x1                   	// #1
  403620:	bl	4104cc <error@@Base>
  403624:	b	403644 <clear@@Base+0x4c4>
  403628:	ldr	x2, [x1, #32]
  40362c:	cmp	x2, x20
  403630:	b.ne	40364c <clear@@Base+0x4cc>  // b.any
  403634:	ldr	w2, [x1, #40]
  403638:	add	x1, x1, #0x2c
  40363c:	ldr	w0, [x22]
  403640:	bl	401a50 <write@plt>
  403644:	add	x20, x20, #0x1
  403648:	b	4035e4 <clear@@Base+0x464>
  40364c:	ldr	x1, [x1]
  403650:	b	403608 <clear@@Base+0x488>
  403654:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403658:	ldr	x0, [x0, #3520]
  40365c:	cbz	x0, 403690 <clear@@Base+0x510>
  403660:	adrp	x1, 436000 <PC+0x47d0>
  403664:	ldr	w1, [x1, #420]
  403668:	cbnz	w1, 403690 <clear@@Base+0x510>
  40366c:	add	x0, x0, #0x8, lsl #12
  403670:	ldr	w1, [x0, #36]
  403674:	tbz	w1, #3, 403684 <clear@@Base+0x504>
  403678:	adrp	x0, 414000 <winch@@Base+0x146c>
  40367c:	ldrsw	x0, [x0, #2228]
  403680:	ret
  403684:	tbnz	w1, #4, 403698 <clear@@Base+0x518>
  403688:	ldr	x0, [x0, #72]
  40368c:	b	403680 <clear@@Base+0x500>
  403690:	mov	x0, #0xffffffffffffffff    	// #-1
  403694:	b	403680 <clear@@Base+0x500>
  403698:	mov	x0, #0x0                   	// #0
  40369c:	b	403680 <clear@@Base+0x500>
  4036a0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4036a4:	ldr	x1, [x0, #3520]
  4036a8:	cbz	x1, 4036c0 <clear@@Base+0x540>
  4036ac:	add	x1, x1, #0x8, lsl #12
  4036b0:	ldr	x0, [x1, #56]
  4036b4:	ldr	w1, [x1, #64]
  4036b8:	add	x0, x1, x0, lsl #13
  4036bc:	ret
  4036c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4036c4:	b	4036bc <clear@@Base+0x53c>
  4036c8:	stp	x29, x30, [sp, #-224]!
  4036cc:	mov	x29, sp
  4036d0:	stp	x21, x22, [sp, #32]
  4036d4:	adrp	x22, 431000 <winch@@Base+0x1e46c>
  4036d8:	stp	x19, x20, [sp, #16]
  4036dc:	ldr	x20, [x22, #3520]
  4036e0:	stp	x23, x24, [sp, #48]
  4036e4:	stp	x25, x26, [sp, #64]
  4036e8:	str	x27, [sp, #80]
  4036ec:	cbnz	x20, 4036f8 <clear@@Base+0x578>
  4036f0:	mov	w0, #0xffffffff            	// #-1
  4036f4:	b	403730 <clear@@Base+0x5b0>
  4036f8:	add	x19, x20, #0x8, lsl #12
  4036fc:	ldr	x1, [x20]
  403700:	ldr	x25, [x19, #56]
  403704:	cmp	x1, x20
  403708:	b.eq	40374c <clear@@Base+0x5cc>  // b.none
  40370c:	ldr	x0, [x1, #32]
  403710:	cmp	x0, x25
  403714:	b.ne	40374c <clear@@Base+0x5cc>  // b.any
  403718:	ldr	w2, [x1, #40]
  40371c:	ldr	w0, [x19, #64]
  403720:	cmp	w0, w2
  403724:	b.cs	40374c <clear@@Base+0x5cc>  // b.hs, b.nlast
  403728:	add	x0, x1, w0, uxtw
  40372c:	ldrb	w0, [x0, #44]
  403730:	ldp	x19, x20, [sp, #16]
  403734:	ldp	x21, x22, [sp, #32]
  403738:	ldp	x23, x24, [sp, #48]
  40373c:	ldp	x25, x26, [sp, #64]
  403740:	ldr	x27, [sp, #80]
  403744:	ldp	x29, x30, [sp], #224
  403748:	ret
  40374c:	ubfiz	x0, x25, #5, #10
  403750:	and	x23, x25, #0x3ff
  403754:	add	x0, x20, x0
  403758:	ldr	x21, [x0, #48]
  40375c:	add	x0, x23, #0x1
  403760:	lsl	x24, x0, #5
  403764:	add	x0, x20, x0, lsl #5
  403768:	cmp	x0, x21
  40376c:	b.ne	403870 <clear@@Base+0x6f0>  // b.any
  403770:	ldr	x27, [x20, #8]
  403774:	cmp	x20, x27
  403778:	b.eq	403788 <clear@@Base+0x608>  // b.none
  40377c:	ldr	x0, [x27, #32]
  403780:	cmn	x0, #0x1
  403784:	b.eq	4037cc <clear@@Base+0x64c>  // b.none
  403788:	adrp	x0, 436000 <PC+0x47d0>
  40378c:	mov	x26, x0
  403790:	ldr	w1, [x0, #568]
  403794:	cbz	w1, 4037a0 <clear@@Base+0x620>
  403798:	ldr	w0, [x19, #36]
  40379c:	tbz	w0, #0, 4037b8 <clear@@Base+0x638>
  4037a0:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  4037a4:	ldr	w0, [x0, #632]
  4037a8:	tbnz	w0, #31, 4037b8 <clear@@Base+0x638>
  4037ac:	ldr	w1, [x19, #48]
  4037b0:	cmp	w0, w1
  4037b4:	b.le	4037cc <clear@@Base+0x64c>
  4037b8:	mov	x1, #0x2030                	// #8240
  4037bc:	mov	x0, #0x1                   	// #1
  4037c0:	bl	4019e0 <calloc@plt>
  4037c4:	cbnz	x0, 403914 <clear@@Base+0x794>
  4037c8:	str	wzr, [x26, #568]
  4037cc:	ldr	x19, [x20, #8]
  4037d0:	add	x20, x20, x23, lsl #5
  4037d4:	mov	w26, #0x0                   	// #0
  4037d8:	ldp	x1, x0, [x19, #16]
  4037dc:	str	x0, [x1, #24]
  4037e0:	str	x1, [x0, #16]
  4037e4:	ldr	x0, [x20, #48]
  4037e8:	stp	x0, x21, [x19, #16]
  4037ec:	mov	x21, x19
  4037f0:	ldr	x0, [x20, #48]
  4037f4:	str	x25, [x19, #32]
  4037f8:	str	wzr, [x19, #40]
  4037fc:	str	x19, [x0, #24]
  403800:	str	x19, [x20, #48]
  403804:	ldr	x27, [x22, #3520]
  403808:	ldr	w0, [x21, #40]
  40380c:	add	x27, x27, #0x8, lsl #12
  403810:	ldr	x25, [x27, #56]
  403814:	add	x25, x0, x25, lsl #13
  403818:	bl	403654 <clear@@Base+0x4d4>
  40381c:	cmn	x0, #0x1
  403820:	b.eq	40382c <clear@@Base+0x6ac>  // b.none
  403824:	cmp	x25, x0
  403828:	b.ge	4036f0 <clear@@Base+0x570>  // b.tcont
  40382c:	ldr	x0, [x27, #40]
  403830:	cmp	x0, x25
  403834:	b.eq	40395c <clear@@Base+0x7dc>  // b.none
  403838:	ldr	w0, [x27, #36]
  40383c:	tbz	w0, #0, 403b0c <clear@@Base+0x98c>
  403840:	ldr	w0, [x27, #32]
  403844:	mov	x1, x25
  403848:	mov	w2, #0x0                   	// #0
  40384c:	bl	401850 <lseek@plt>
  403850:	cmn	x0, #0x1
  403854:	b.ne	403958 <clear@@Base+0x7d8>  // b.any
  403858:	adrp	x0, 413000 <winch@@Base+0x46c>
  40385c:	add	x0, x0, #0xd01
  403860:	mov	x1, #0x0                   	// #0
  403864:	bl	4104cc <error@@Base>
  403868:	bl	40319c <clear@@Base+0x1c>
  40386c:	b	4036f0 <clear@@Base+0x570>
  403870:	ldr	x1, [x21, #32]
  403874:	cmp	x1, x25
  403878:	b.ne	40390c <clear@@Base+0x78c>  // b.any
  40387c:	ldr	w1, [x19, #64]
  403880:	mov	w26, #0x0                   	// #0
  403884:	ldr	w0, [x21, #40]
  403888:	mov	x19, x21
  40388c:	cmp	w1, w0
  403890:	b.cs	403804 <clear@@Base+0x684>  // b.hs, b.nlast
  403894:	ldr	x0, [x22, #3520]
  403898:	ldr	x1, [x0]
  40389c:	cmp	x1, x19
  4038a0:	b.eq	4038ec <clear@@Base+0x76c>  // b.none
  4038a4:	ldp	x2, x1, [x19]
  4038a8:	str	x1, [x2, #8]
  4038ac:	add	x3, x0, x24
  4038b0:	str	x2, [x1]
  4038b4:	ldr	x2, [x19, #24]
  4038b8:	ldr	x1, [x0]
  4038bc:	stp	x1, x0, [x19]
  4038c0:	str	x19, [x1, #8]
  4038c4:	ldr	x1, [x19, #16]
  4038c8:	str	x19, [x0]
  4038cc:	str	x2, [x1, #24]
  4038d0:	ldr	x2, [x19, #24]
  4038d4:	str	x1, [x2, #16]
  4038d8:	add	x1, x0, x23, lsl #5
  4038dc:	ldr	x2, [x1, #48]
  4038e0:	stp	x2, x3, [x19, #16]
  4038e4:	str	x19, [x2, #24]
  4038e8:	str	x19, [x1, #48]
  4038ec:	add	x0, x0, #0x8, lsl #12
  4038f0:	ldr	w1, [x21, #40]
  4038f4:	ldr	w0, [x0, #64]
  4038f8:	cmp	w0, w1
  4038fc:	b.cs	403804 <clear@@Base+0x684>  // b.hs, b.nlast
  403900:	add	x21, x21, w0, uxtw
  403904:	ldrb	w0, [x21, #44]
  403908:	b	403730 <clear@@Base+0x5b0>
  40390c:	ldr	x21, [x21, #16]
  403910:	b	403768 <clear@@Base+0x5e8>
  403914:	ldr	w1, [x19, #48]
  403918:	add	w1, w1, #0x1
  40391c:	str	w1, [x19, #48]
  403920:	stp	x20, x27, [x0]
  403924:	mov	x1, #0xffffffffffffffff    	// #-1
  403928:	str	x1, [x0, #32]
  40392c:	ldr	x1, [x20, #8]
  403930:	str	x0, [x1]
  403934:	str	x0, [x20, #8]
  403938:	ldr	x1, [x20, #48]
  40393c:	str	x1, [x0, #16]
  403940:	add	x1, x20, #0x20
  403944:	str	x1, [x0, #24]
  403948:	ldr	x1, [x20, #48]
  40394c:	str	x0, [x1, #24]
  403950:	str	x0, [x20, #48]
  403954:	b	4037cc <clear@@Base+0x64c>
  403958:	str	x25, [x27, #40]
  40395c:	adrp	x2, 42e000 <winch@@Base+0x1b46c>
  403960:	ldr	w0, [x21, #40]
  403964:	ldr	w3, [x2, #628]
  403968:	mov	w1, w0
  40396c:	cmn	w3, #0x1
  403970:	b.eq	403a90 <clear@@Base+0x910>  // b.none
  403974:	add	x1, x21, x1
  403978:	mov	w0, #0xffffffff            	// #-1
  40397c:	str	w0, [x2, #628]
  403980:	strb	w3, [x1, #44]
  403984:	mov	w20, #0x1                   	// #1
  403988:	adrp	x0, 436000 <PC+0x47d0>
  40398c:	sxtw	x27, w20
  403990:	ldr	w0, [x0, #316]
  403994:	cbnz	w0, 4039bc <clear@@Base+0x83c>
  403998:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  40399c:	ldr	w0, [x0, #600]
  4039a0:	tbnz	w0, #31, 4039bc <clear@@Base+0x83c>
  4039a4:	cbz	w20, 4039bc <clear@@Base+0x83c>
  4039a8:	ldr	w1, [x21, #40]
  4039ac:	mov	x2, x27
  4039b0:	add	x1, x1, #0x2c
  4039b4:	add	x1, x21, x1
  4039b8:	bl	401a50 <write@plt>
  4039bc:	ldr	x0, [x22, #3520]
  4039c0:	add	x0, x0, #0x8, lsl #12
  4039c4:	ldr	x1, [x0, #40]
  4039c8:	add	x1, x1, x27
  4039cc:	str	x1, [x0, #40]
  4039d0:	ldr	w1, [x21, #40]
  4039d4:	add	w1, w1, w20
  4039d8:	str	w1, [x21, #40]
  4039dc:	cbnz	w20, 403894 <clear@@Base+0x714>
  4039e0:	str	x25, [x0, #72]
  4039e4:	adrp	x0, 436000 <PC+0x47d0>
  4039e8:	ldr	w0, [x0, #420]
  4039ec:	cbz	w0, 403afc <clear@@Base+0x97c>
  4039f0:	cbnz	w26, 403a0c <clear@@Base+0x88c>
  4039f4:	bl	411524 <error@@Base+0x1058>
  4039f8:	str	x0, [sp, #96]
  4039fc:	add	x1, sp, #0x60
  403a00:	adrp	x0, 414000 <winch@@Base+0x146c>
  403a04:	add	x0, x0, #0x830
  403a08:	bl	4105d0 <error@@Base+0x104>
  403a0c:	mov	w0, #0x1                   	// #1
  403a10:	bl	4019b0 <sleep@plt>
  403a14:	adrp	x0, 436000 <PC+0x47d0>
  403a18:	ldr	w26, [x0, #620]
  403a1c:	cmp	w26, #0x1
  403a20:	b.ne	403af8 <clear@@Base+0x978>  // b.any
  403a24:	bl	4036a0 <clear@@Base+0x520>
  403a28:	mov	x20, x0
  403a2c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403a30:	ldr	x0, [x0, #2136]
  403a34:	bl	40b010 <clear@@Base+0x7e90>
  403a38:	add	x1, sp, #0x60
  403a3c:	bl	413a58 <winch@@Base+0xec4>
  403a40:	cbnz	w0, 403afc <clear@@Base+0x97c>
  403a44:	adrp	x0, 436000 <PC+0x47d0>
  403a48:	ldr	x1, [sp, #104]
  403a4c:	ldr	x0, [x0, #424]
  403a50:	cmp	x1, x0
  403a54:	b.ne	403a80 <clear@@Base+0x900>  // b.any
  403a58:	adrp	x0, 436000 <PC+0x47d0>
  403a5c:	ldr	x1, [sp, #96]
  403a60:	ldr	x0, [x0, #432]
  403a64:	cmp	x1, x0
  403a68:	b.ne	403a80 <clear@@Base+0x900>  // b.any
  403a6c:	cmn	x20, #0x1
  403a70:	b.eq	403afc <clear@@Base+0x97c>  // b.none
  403a74:	ldr	x0, [sp, #144]
  403a78:	cmp	x0, x20
  403a7c:	b.ge	403afc <clear@@Base+0x97c>  // b.tcont
  403a80:	adrp	x0, 436000 <PC+0x47d0>
  403a84:	mov	w1, #0x2                   	// #2
  403a88:	str	w1, [x0, #444]
  403a8c:	b	4036f0 <clear@@Base+0x570>
  403a90:	ldr	w2, [x27, #36]
  403a94:	tbz	w2, #3, 403ab4 <clear@@Base+0x934>
  403a98:	ldr	x2, [x27, #40]
  403a9c:	adrp	x0, 414000 <winch@@Base+0x146c>
  403aa0:	add	x0, x0, #0x8b8
  403aa4:	add	x1, x21, x1
  403aa8:	ldrb	w0, [x0, x2]
  403aac:	strb	w0, [x1, #44]
  403ab0:	b	403984 <clear@@Base+0x804>
  403ab4:	mov	w2, #0x2000                	// #8192
  403ab8:	sub	w2, w2, w0
  403abc:	ldr	w0, [x27, #32]
  403ac0:	add	x1, x1, #0x2c
  403ac4:	add	x1, x21, x1
  403ac8:	bl	40fe94 <clear@@Base+0xcd14>
  403acc:	mov	w20, w0
  403ad0:	cmn	w0, #0x2
  403ad4:	b.eq	4036f0 <clear@@Base+0x570>  // b.none
  403ad8:	tbz	w0, #31, 403988 <clear@@Base+0x808>
  403adc:	adrp	x0, 413000 <winch@@Base+0x46c>
  403ae0:	add	x0, x0, #0xd0c
  403ae4:	mov	x1, #0x0                   	// #0
  403ae8:	mov	w20, #0x0                   	// #0
  403aec:	bl	4104cc <error@@Base>
  403af0:	bl	40319c <clear@@Base+0x1c>
  403af4:	b	403988 <clear@@Base+0x808>
  403af8:	mov	w26, #0x1                   	// #1
  403afc:	adrp	x0, 436000 <PC+0x47d0>
  403b00:	ldr	w0, [x0, #672]
  403b04:	cbz	w0, 403894 <clear@@Base+0x714>
  403b08:	b	4036f0 <clear@@Base+0x570>
  403b0c:	mov	w0, #0x3f                  	// #63
  403b10:	b	403730 <clear@@Base+0x5b0>
  403b14:	stp	x29, x30, [sp, #-32]!
  403b18:	mov	x29, sp
  403b1c:	str	x19, [sp, #16]
  403b20:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  403b24:	ldr	x0, [x19, #3520]
  403b28:	cbnz	x0, 403b3c <clear@@Base+0x9bc>
  403b2c:	mov	w0, #0xffffffff            	// #-1
  403b30:	ldr	x19, [sp, #16]
  403b34:	ldp	x29, x30, [sp], #32
  403b38:	ret
  403b3c:	bl	4036c8 <clear@@Base+0x548>
  403b40:	cmn	w0, #0x1
  403b44:	b.eq	403b2c <clear@@Base+0x9ac>  // b.none
  403b48:	ldr	x1, [x19, #3520]
  403b4c:	mov	w3, #0x1ffe                	// #8190
  403b50:	add	x1, x1, #0x8, lsl #12
  403b54:	ldr	w2, [x1, #64]
  403b58:	cmp	w2, w3
  403b5c:	b.hi	403b6c <clear@@Base+0x9ec>  // b.pmore
  403b60:	add	w2, w2, #0x1
  403b64:	str	w2, [x1, #64]
  403b68:	b	403b30 <clear@@Base+0x9b0>
  403b6c:	ldr	x2, [x1, #56]
  403b70:	str	wzr, [x1, #64]
  403b74:	add	x2, x2, #0x1
  403b78:	str	x2, [x1, #56]
  403b7c:	b	403b30 <clear@@Base+0x9b0>
  403b80:	stp	x29, x30, [sp, #-32]!
  403b84:	mov	x29, sp
  403b88:	stp	x19, x20, [sp, #16]
  403b8c:	adrp	x19, 42e000 <winch@@Base+0x1b46c>
  403b90:	ldr	w0, [x19, #600]
  403b94:	tbnz	w0, #31, 403bc0 <clear@@Base+0xa40>
  403b98:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403b9c:	add	x1, x0, #0xdc0
  403ba0:	ldr	w2, [x1, #8]
  403ba4:	cbz	w2, 403bcc <clear@@Base+0xa4c>
  403ba8:	ldr	w0, [x19, #600]
  403bac:	bl	401a30 <close@plt>
  403bb0:	mov	w0, #0xffffffff            	// #-1
  403bb4:	str	w0, [x19, #600]
  403bb8:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403bbc:	str	xzr, [x0, #2112]
  403bc0:	ldp	x19, x20, [sp, #16]
  403bc4:	ldp	x29, x30, [sp], #32
  403bc8:	ret
  403bcc:	ldr	x0, [x0, #3520]
  403bd0:	add	x0, x0, #0x8, lsl #12
  403bd4:	ldr	x0, [x0, #72]
  403bd8:	cmn	x0, #0x1
  403bdc:	b.ne	403ba8 <clear@@Base+0xa28>  // b.any
  403be0:	mov	w0, #0x1                   	// #1
  403be4:	adrp	x20, 436000 <PC+0x47d0>
  403be8:	add	x20, x20, #0x2a0
  403bec:	str	w0, [x1, #8]
  403bf0:	adrp	x0, 413000 <winch@@Base+0x46c>
  403bf4:	mov	x1, #0x0                   	// #0
  403bf8:	add	x0, x0, #0xd17
  403bfc:	bl	4105d0 <error@@Base+0x104>
  403c00:	bl	403b14 <clear@@Base+0x994>
  403c04:	cmn	w0, #0x1
  403c08:	b.eq	403ba8 <clear@@Base+0xa28>  // b.none
  403c0c:	ldr	w0, [x20]
  403c10:	tst	x0, #0x3
  403c14:	b.eq	403c00 <clear@@Base+0xa80>  // b.none
  403c18:	b	403ba8 <clear@@Base+0xa28>
  403c1c:	stp	x29, x30, [sp, #-48]!
  403c20:	mov	x29, sp
  403c24:	stp	x19, x20, [sp, #16]
  403c28:	adrp	x20, 431000 <winch@@Base+0x1e46c>
  403c2c:	ldr	x2, [x20, #3520]
  403c30:	str	x21, [sp, #32]
  403c34:	cbnz	x2, 403c40 <clear@@Base+0xac0>
  403c38:	mov	w0, #0x0                   	// #0
  403c3c:	b	403c4c <clear@@Base+0xacc>
  403c40:	mov	x19, x0
  403c44:	tbz	x0, #63, 403c5c <clear@@Base+0xadc>
  403c48:	mov	w0, #0x1                   	// #1
  403c4c:	ldp	x19, x20, [sp, #16]
  403c50:	ldr	x21, [sp, #32]
  403c54:	ldp	x29, x30, [sp], #48
  403c58:	ret
  403c5c:	bl	403654 <clear@@Base+0x4d4>
  403c60:	cmp	x0, x19
  403c64:	ccmn	x0, #0x1, #0x4, lt  // lt = tstop
  403c68:	b.ne	403c48 <clear@@Base+0xac8>  // b.any
  403c6c:	add	x0, x2, #0x8, lsl #12
  403c70:	asr	x1, x19, #13
  403c74:	ldr	w3, [x0, #36]
  403c78:	tbnz	w3, #0, 403d00 <clear@@Base+0xb80>
  403c7c:	ldr	x5, [x0, #40]
  403c80:	cmp	x5, x19
  403c84:	b.eq	403d00 <clear@@Base+0xb80>  // b.none
  403c88:	ubfiz	x3, x1, #5, #10
  403c8c:	ubfiz	x4, x1, #5, #10
  403c90:	add	x3, x2, x3
  403c94:	add	x4, x4, #0x20
  403c98:	add	x2, x2, x4
  403c9c:	ldr	x3, [x3, #48]
  403ca0:	cmp	x3, x2
  403ca4:	b.ne	403cbc <clear@@Base+0xb3c>  // b.any
  403ca8:	cmp	x5, x19
  403cac:	b.gt	403c48 <clear@@Base+0xac8>
  403cb0:	adrp	x21, 436000 <PC+0x47d0>
  403cb4:	add	x21, x21, #0x2a0
  403cb8:	b	403ce8 <clear@@Base+0xb68>
  403cbc:	ldr	x4, [x3, #32]
  403cc0:	cmp	x1, x4
  403cc4:	b.eq	403d00 <clear@@Base+0xb80>  // b.none
  403cc8:	ldr	x3, [x3, #16]
  403ccc:	b	403ca0 <clear@@Base+0xb20>
  403cd0:	bl	403b14 <clear@@Base+0x994>
  403cd4:	cmn	w0, #0x1
  403cd8:	b.eq	403c48 <clear@@Base+0xac8>  // b.none
  403cdc:	ldr	w0, [x21]
  403ce0:	tst	x0, #0x3
  403ce4:	b.ne	403c48 <clear@@Base+0xac8>  // b.any
  403ce8:	ldr	x0, [x20, #3520]
  403cec:	add	x0, x0, #0x8, lsl #12
  403cf0:	ldr	x0, [x0, #40]
  403cf4:	cmp	x19, x0
  403cf8:	b.gt	403cd0 <clear@@Base+0xb50>
  403cfc:	b	403c38 <clear@@Base+0xab8>
  403d00:	and	x19, x19, #0x1fff
  403d04:	str	x1, [x0, #56]
  403d08:	str	w19, [x0, #64]
  403d0c:	b	403c38 <clear@@Base+0xab8>
  403d10:	stp	x29, x30, [sp, #-16]!
  403d14:	mov	x0, #0x0                   	// #0
  403d18:	mov	x29, sp
  403d1c:	bl	403c1c <clear@@Base+0xa9c>
  403d20:	cbz	w0, 403d6c <clear@@Base+0xbec>
  403d24:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403d28:	ldr	x0, [x0, #3520]
  403d2c:	ldr	x1, [x0]
  403d30:	cmp	x0, x1
  403d34:	b.eq	403d74 <clear@@Base+0xbf4>  // b.none
  403d38:	mov	x2, x1
  403d3c:	ldr	x3, [x1, #32]
  403d40:	ldr	x4, [x2, #32]
  403d44:	cmp	x4, x3
  403d48:	csel	x1, x1, x2, ge  // ge = tcont
  403d4c:	ldr	x2, [x2]
  403d50:	cmp	x0, x2
  403d54:	b.ne	403d3c <clear@@Base+0xbbc>  // b.any
  403d58:	add	x0, x0, #0x8, lsl #12
  403d5c:	ldr	x1, [x1, #32]
  403d60:	str	x1, [x0, #56]
  403d64:	str	wzr, [x0, #64]
  403d68:	mov	w0, #0x0                   	// #0
  403d6c:	ldp	x29, x30, [sp], #16
  403d70:	ret
  403d74:	mov	w0, #0x1                   	// #1
  403d78:	b	403d6c <clear@@Base+0xbec>
  403d7c:	stp	x29, x30, [sp, #-32]!
  403d80:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403d84:	mov	x29, sp
  403d88:	str	x19, [sp, #16]
  403d8c:	ldr	x19, [x0, #3520]
  403d90:	cbnz	x19, 403da4 <clear@@Base+0xc24>
  403d94:	mov	w0, #0x0                   	// #0
  403d98:	ldr	x19, [sp, #16]
  403d9c:	ldp	x29, x30, [sp], #32
  403da0:	ret
  403da4:	add	x19, x19, #0x8, lsl #12
  403da8:	ldr	w0, [x19, #36]
  403dac:	tbz	w0, #0, 403dbc <clear@@Base+0xc3c>
  403db0:	ldr	w0, [x19, #32]
  403db4:	bl	40a648 <clear@@Base+0x74c8>
  403db8:	str	x0, [x19, #72]
  403dbc:	bl	403654 <clear@@Base+0x4d4>
  403dc0:	cmn	x0, #0x1
  403dc4:	b.ne	403df0 <clear@@Base+0xc70>  // b.any
  403dc8:	adrp	x19, 436000 <PC+0x47d0>
  403dcc:	add	x19, x19, #0x2a0
  403dd0:	bl	403b14 <clear@@Base+0x994>
  403dd4:	cmn	w0, #0x1
  403dd8:	b.eq	403d94 <clear@@Base+0xc14>  // b.none
  403ddc:	ldr	w0, [x19]
  403de0:	tst	x0, #0x3
  403de4:	b.eq	403dd0 <clear@@Base+0xc50>  // b.none
  403de8:	mov	w0, #0x1                   	// #1
  403dec:	b	403d98 <clear@@Base+0xc18>
  403df0:	ldr	x19, [sp, #16]
  403df4:	ldp	x29, x30, [sp], #32
  403df8:	b	403c1c <clear@@Base+0xa9c>
  403dfc:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403e00:	ldr	x2, [x0, #3520]
  403e04:	cbz	x2, 403e14 <clear@@Base+0xc94>
  403e08:	add	x0, x2, #0x8, lsl #12
  403e0c:	ldr	w0, [x0, #36]
  403e10:	tbz	w0, #0, 403e18 <clear@@Base+0xc98>
  403e14:	b	403d7c <clear@@Base+0xbfc>
  403e18:	ldr	x1, [x2]
  403e1c:	mov	x0, #0x0                   	// #0
  403e20:	cmp	x2, x1
  403e24:	b.ne	403e2c <clear@@Base+0xcac>  // b.any
  403e28:	b	403c1c <clear@@Base+0xa9c>
  403e2c:	ldr	x3, [x1, #32]
  403e30:	ldr	w4, [x1, #40]
  403e34:	ldr	x1, [x1]
  403e38:	add	x3, x4, x3, lsl #13
  403e3c:	cmp	x0, x3
  403e40:	csel	x0, x0, x3, ge  // ge = tcont
  403e44:	b	403e20 <clear@@Base+0xca0>
  403e48:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403e4c:	ldr	x2, [x0, #3520]
  403e50:	cbz	x2, 403ea4 <clear@@Base+0xd24>
  403e54:	add	x1, x2, #0x8, lsl #12
  403e58:	ldr	w0, [x1, #64]
  403e5c:	cbz	w0, 403e6c <clear@@Base+0xcec>
  403e60:	sub	w0, w0, #0x1
  403e64:	str	w0, [x1, #64]
  403e68:	b	4036c8 <clear@@Base+0x548>
  403e6c:	ldr	x0, [x1, #56]
  403e70:	cmp	x0, #0x0
  403e74:	b.le	403ea4 <clear@@Base+0xd24>
  403e78:	ldr	w3, [x1, #36]
  403e7c:	sub	x0, x0, #0x1
  403e80:	tbnz	w3, #0, 403ec0 <clear@@Base+0xd40>
  403e84:	ubfiz	x3, x0, #5, #10
  403e88:	ubfiz	x4, x0, #5, #10
  403e8c:	add	x3, x2, x3
  403e90:	add	x4, x4, #0x20
  403e94:	add	x2, x2, x4
  403e98:	ldr	x3, [x3, #48]
  403e9c:	cmp	x3, x2
  403ea0:	b.ne	403eac <clear@@Base+0xd2c>  // b.any
  403ea4:	mov	w0, #0xffffffff            	// #-1
  403ea8:	ret
  403eac:	ldr	x4, [x3, #32]
  403eb0:	cmp	x4, x0
  403eb4:	b.eq	403ec0 <clear@@Base+0xd40>  // b.none
  403eb8:	ldr	x3, [x3, #16]
  403ebc:	b	403e9c <clear@@Base+0xd1c>
  403ec0:	str	x0, [x1, #56]
  403ec4:	mov	w0, #0x1fff                	// #8191
  403ec8:	b	403e64 <clear@@Base+0xce4>
  403ecc:	adrp	x1, 42e000 <winch@@Base+0x1b46c>
  403ed0:	add	x1, x1, #0x274
  403ed4:	tbz	w0, #31, 403ee4 <clear@@Base+0xd64>
  403ed8:	mov	w0, #0xffffffff            	// #-1
  403edc:	str	w0, [x1, #4]
  403ee0:	ret
  403ee4:	lsl	w0, w0, #10
  403ee8:	mov	w2, #0x1fff                	// #8191
  403eec:	add	w0, w0, w2
  403ef0:	asr	w0, w0, #13
  403ef4:	cmp	w0, #0x0
  403ef8:	csinc	w0, w0, wzr, ne  // ne = any
  403efc:	b	403edc <clear@@Base+0xd5c>
  403f00:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403f04:	ldr	x1, [x0, #3520]
  403f08:	cbz	x1, 403fc4 <clear@@Base+0xe44>
  403f0c:	stp	x29, x30, [sp, #-32]!
  403f10:	mov	x29, sp
  403f14:	stp	x19, x20, [sp, #16]
  403f18:	add	x20, x1, #0x8, lsl #12
  403f1c:	mov	x19, x0
  403f20:	ldr	w0, [x20, #36]
  403f24:	tbnz	w0, #0, 403f3c <clear@@Base+0xdbc>
  403f28:	mov	x0, #0xffffffffffffffff    	// #-1
  403f2c:	str	x0, [x20, #72]
  403f30:	ldp	x19, x20, [sp, #16]
  403f34:	ldp	x29, x30, [sp], #32
  403f38:	ret
  403f3c:	ldr	x0, [x1]
  403f40:	mov	x2, #0xffffffffffffffff    	// #-1
  403f44:	cmp	x1, x0
  403f48:	b.ne	403fb8 <clear@@Base+0xe38>  // b.any
  403f4c:	ldr	w0, [x20, #32]
  403f50:	bl	40a648 <clear@@Base+0x74c8>
  403f54:	str	x0, [x20, #72]
  403f58:	ldr	x0, [x19, #3520]
  403f5c:	add	x0, x0, #0x8, lsl #12
  403f60:	ldr	x1, [x0, #72]
  403f64:	str	xzr, [x0, #40]
  403f68:	str	xzr, [x0, #56]
  403f6c:	str	wzr, [x0, #64]
  403f70:	cbnz	x1, 403f88 <clear@@Base+0xe08>
  403f74:	mov	x1, #0xffffffffffffffff    	// #-1
  403f78:	str	x1, [x0, #72]
  403f7c:	ldr	w1, [x0, #36]
  403f80:	and	w1, w1, #0xfffffffe
  403f84:	str	w1, [x0, #36]
  403f88:	ldr	w0, [x0, #32]
  403f8c:	mov	w2, #0x0                   	// #0
  403f90:	mov	x1, #0x0                   	// #0
  403f94:	bl	401850 <lseek@plt>
  403f98:	cmn	x0, #0x1
  403f9c:	b.ne	403f30 <clear@@Base+0xdb0>  // b.any
  403fa0:	ldp	x19, x20, [sp, #16]
  403fa4:	mov	x1, #0x0                   	// #0
  403fa8:	ldp	x29, x30, [sp], #32
  403fac:	adrp	x0, 413000 <winch@@Base+0x46c>
  403fb0:	add	x0, x0, #0xd29
  403fb4:	b	4104cc <error@@Base>
  403fb8:	str	x2, [x0, #32]
  403fbc:	ldr	x0, [x0]
  403fc0:	b	403f44 <clear@@Base+0xdc4>
  403fc4:	ret
  403fc8:	stp	x29, x30, [sp, #-16]!
  403fcc:	mov	w2, #0x0                   	// #0
  403fd0:	mov	x1, #0x1                   	// #1
  403fd4:	mov	x29, sp
  403fd8:	bl	401850 <lseek@plt>
  403fdc:	cmn	x0, #0x1
  403fe0:	cset	w0, ne  // ne = any
  403fe4:	ldp	x29, x30, [sp], #16
  403fe8:	ret
  403fec:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  403ff0:	ldr	x0, [x0, #3520]
  403ff4:	add	x0, x0, #0x8, lsl #12
  403ff8:	ldr	x1, [x0, #40]
  403ffc:	str	x1, [x0, #72]
  404000:	ret
  404004:	stp	x29, x30, [sp, #-64]!
  404008:	mov	x29, sp
  40400c:	stp	x23, x24, [sp, #48]
  404010:	adrp	x23, 431000 <winch@@Base+0x1e46c>
  404014:	mov	w24, w1
  404018:	stp	x21, x22, [sp, #32]
  40401c:	mov	w22, w0
  404020:	adrp	x21, 431000 <winch@@Base+0x1e46c>
  404024:	ldr	x0, [x23, #2136]
  404028:	stp	x19, x20, [sp, #16]
  40402c:	bl	40b068 <clear@@Base+0x7ee8>
  404030:	str	x0, [x21, #3520]
  404034:	cbnz	x0, 4040a0 <clear@@Base+0xf20>
  404038:	mov	x1, #0x8050                	// #32848
  40403c:	mov	x0, #0x1                   	// #1
  404040:	bl	4019e0 <calloc@plt>
  404044:	mov	x19, x0
  404048:	add	x20, x0, #0x8, lsl #12
  40404c:	str	x0, [x21, #3520]
  404050:	mov	w0, #0xffffffff            	// #-1
  404054:	stp	x19, x19, [x19]
  404058:	stp	w0, w24, [x20, #32]
  40405c:	mov	x0, #0xffffffffffffffff    	// #-1
  404060:	str	xzr, [x20, #40]
  404064:	str	wzr, [x20, #48]
  404068:	str	xzr, [x20, #56]
  40406c:	str	wzr, [x20, #64]
  404070:	str	x0, [x20, #72]
  404074:	bl	403524 <clear@@Base+0x3a4>
  404078:	tbz	w24, #0, 404094 <clear@@Base+0xf14>
  40407c:	mov	w0, w22
  404080:	bl	403fc8 <clear@@Base+0xe48>
  404084:	cbnz	w0, 404094 <clear@@Base+0xf14>
  404088:	ldr	w0, [x20, #36]
  40408c:	and	w0, w0, #0xfffffffe
  404090:	str	w0, [x20, #36]
  404094:	ldr	x0, [x23, #2136]
  404098:	mov	x1, x19
  40409c:	bl	40b070 <clear@@Base+0x7ef0>
  4040a0:	ldr	x1, [x21, #3520]
  4040a4:	add	x1, x1, #0x8, lsl #12
  4040a8:	ldr	w0, [x1, #32]
  4040ac:	cmn	w0, #0x1
  4040b0:	b.ne	4040b8 <clear@@Base+0xf38>  // b.any
  4040b4:	str	w22, [x1, #32]
  4040b8:	ldp	x19, x20, [sp, #16]
  4040bc:	ldp	x21, x22, [sp, #32]
  4040c0:	ldp	x23, x24, [sp, #48]
  4040c4:	ldp	x29, x30, [sp], #64
  4040c8:	b	403f00 <clear@@Base+0xd80>
  4040cc:	stp	x29, x30, [sp, #-48]!
  4040d0:	mov	x29, sp
  4040d4:	stp	x19, x20, [sp, #16]
  4040d8:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  4040dc:	stp	x21, x22, [sp, #32]
  4040e0:	ldr	x21, [x19, #3520]
  4040e4:	cbz	x21, 40415c <clear@@Base+0xfdc>
  4040e8:	add	x20, x21, #0x8, lsl #12
  4040ec:	mov	w1, #0xd                   	// #13
  4040f0:	ldr	w0, [x20, #36]
  4040f4:	tst	w0, w1
  4040f8:	b.eq	404104 <clear@@Base+0xf84>  // b.none
  4040fc:	and	w22, w0, #0x2
  404100:	tbz	w0, #1, 40411c <clear@@Base+0xf9c>
  404104:	mov	w22, #0x1                   	// #1
  404108:	b	404130 <clear@@Base+0xfb0>
  40410c:	ldp	x2, x1, [x0]
  404110:	str	x1, [x2, #8]
  404114:	str	x2, [x1]
  404118:	bl	401a90 <free@plt>
  40411c:	ldr	x0, [x21]
  404120:	cmp	x0, x21
  404124:	b.ne	40410c <clear@@Base+0xf8c>  // b.any
  404128:	str	wzr, [x20, #48]
  40412c:	bl	403524 <clear@@Base+0x3a4>
  404130:	ldr	w0, [x20, #36]
  404134:	tbnz	w0, #1, 40415c <clear@@Base+0xfdc>
  404138:	tst	w0, #0xc
  40413c:	b.ne	404148 <clear@@Base+0xfc8>  // b.any
  404140:	ldr	w0, [x20, #32]
  404144:	bl	401a30 <close@plt>
  404148:	ldr	x0, [x19, #3520]
  40414c:	cbz	w22, 40416c <clear@@Base+0xfec>
  404150:	add	x0, x0, #0x8, lsl #12
  404154:	mov	w1, #0xffffffff            	// #-1
  404158:	str	w1, [x0, #32]
  40415c:	ldp	x19, x20, [sp, #16]
  404160:	ldp	x21, x22, [sp, #32]
  404164:	ldp	x29, x30, [sp], #48
  404168:	ret
  40416c:	bl	401a90 <free@plt>
  404170:	str	xzr, [x19, #3520]
  404174:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  404178:	mov	x1, #0x0                   	// #0
  40417c:	ldp	x19, x20, [sp, #16]
  404180:	ldp	x21, x22, [sp, #32]
  404184:	ldp	x29, x30, [sp], #48
  404188:	ldr	x0, [x0, #2136]
  40418c:	b	40b070 <clear@@Base+0x7ef0>
  404190:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  404194:	ldr	x0, [x0, #3520]
  404198:	cbz	x0, 4041a8 <clear@@Base+0x1028>
  40419c:	add	x0, x0, #0x8, lsl #12
  4041a0:	ldr	w0, [x0, #36]
  4041a4:	ret
  4041a8:	mov	w0, #0x0                   	// #0
  4041ac:	b	4041a4 <clear@@Base+0x1024>
  4041b0:	ldr	x4, [x1]
  4041b4:	ldr	x2, [x4]
  4041b8:	cmp	x2, x0
  4041bc:	b.hi	4041d4 <clear@@Base+0x1054>  // b.pmore
  4041c0:	ldr	w2, [x1, #8]
  4041c4:	mov	w3, #0x0                   	// #0
  4041c8:	sub	w2, w2, #0x1
  4041cc:	cmp	w2, w3
  4041d0:	b.ge	4041dc <clear@@Base+0x105c>  // b.tcont
  4041d4:	mov	w0, #0x0                   	// #0
  4041d8:	ret
  4041dc:	add	w1, w2, w3
  4041e0:	asr	w1, w1, #1
  4041e4:	add	x6, x4, w1, sxtw #4
  4041e8:	sbfiz	x5, x1, #4, #32
  4041ec:	ldr	x6, [x6, #8]
  4041f0:	cmp	x6, x0
  4041f4:	b.cs	404200 <clear@@Base+0x1080>  // b.hs, b.nlast
  4041f8:	add	w3, w1, #0x1
  4041fc:	b	4041cc <clear@@Base+0x104c>
  404200:	ldr	x2, [x4, x5]
  404204:	cmp	x2, x0
  404208:	b.ls	404214 <clear@@Base+0x1094>  // b.plast
  40420c:	sub	w2, w1, #0x1
  404210:	b	4041cc <clear@@Base+0x104c>
  404214:	mov	w0, #0x1                   	// #1
  404218:	b	4041d8 <clear@@Base+0x1058>
  40421c:	stp	x29, x30, [sp, #-96]!
  404220:	mov	x29, sp
  404224:	stp	x19, x20, [sp, #16]
  404228:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  40422c:	add	x19, x19, #0xdd0
  404230:	stp	x21, x22, [sp, #32]
  404234:	mov	x22, x0
  404238:	mov	w21, #0x0                   	// #0
  40423c:	stp	x23, x24, [sp, #48]
  404240:	mov	x23, x19
  404244:	mov	w20, #0x0                   	// #0
  404248:	stp	x25, x26, [sp, #64]
  40424c:	adrp	x25, 413000 <winch@@Base+0x46c>
  404250:	adrp	x26, 413000 <winch@@Base+0x46c>
  404254:	add	x25, x25, #0xd49
  404258:	add	x26, x26, #0xd39
  40425c:	stp	x27, x28, [sp, #80]
  404260:	ldrb	w1, [x22]
  404264:	cbnz	w1, 404290 <clear@@Base+0x1110>
  404268:	add	x23, x23, #0x100
  40426c:	cmp	x19, x23
  404270:	b.cc	40434c <clear@@Base+0x11cc>  // b.lo, b.ul, b.last
  404274:	ldp	x19, x20, [sp, #16]
  404278:	ldp	x21, x22, [sp, #32]
  40427c:	ldp	x23, x24, [sp, #48]
  404280:	ldp	x25, x26, [sp, #64]
  404284:	ldp	x27, x28, [sp, #80]
  404288:	ldp	x29, x30, [sp], #96
  40428c:	ret
  404290:	add	x22, x22, #0x1
  404294:	cmp	w1, #0x62
  404298:	b.eq	404334 <clear@@Base+0x11b4>  // b.none
  40429c:	b.hi	4042c4 <clear@@Base+0x1144>  // b.pmore
  4042a0:	cmp	w1, #0x2e
  4042a4:	b.eq	40433c <clear@@Base+0x11bc>  // b.none
  4042a8:	sub	w1, w1, #0x30
  4042ac:	and	w0, w1, #0xff
  4042b0:	cmp	w0, #0x9
  4042b4:	b.hi	4042cc <clear@@Base+0x114c>  // b.pmore
  4042b8:	mov	w0, #0xa                   	// #10
  4042bc:	madd	w20, w20, w0, w1
  4042c0:	b	404260 <clear@@Base+0x10e0>
  4042c4:	cmp	w1, #0x63
  4042c8:	b.eq	404344 <clear@@Base+0x11c4>  // b.none
  4042cc:	mov	x1, #0x0                   	// #0
  4042d0:	mov	x0, x26
  4042d4:	bl	4104cc <error@@Base>
  4042d8:	mov	w0, #0x1                   	// #1
  4042dc:	bl	40210c <setlocale@plt+0x4ec>
  4042e0:	mov	x24, x19
  4042e4:	add	x28, x23, #0x100
  4042e8:	add	w27, w20, w19
  4042ec:	cmp	x24, x28
  4042f0:	b.cc	404308 <clear@@Base+0x1188>  // b.lo, b.ul, b.last
  4042f4:	mov	x1, #0x0                   	// #0
  4042f8:	mov	x0, x25
  4042fc:	bl	4104cc <error@@Base>
  404300:	mov	w0, #0x1                   	// #1
  404304:	bl	40210c <setlocale@plt+0x4ec>
  404308:	strb	w21, [x24], #1
  40430c:	sub	w0, w27, w24
  404310:	cmp	w0, #0x0
  404314:	b.gt	4042ec <clear@@Base+0x116c>
  404318:	sub	w0, w20, #0x1
  40431c:	cmp	w20, #0x0
  404320:	mov	x1, #0x1                   	// #1
  404324:	csinc	x0, x1, x0, le
  404328:	add	x19, x19, x0
  40432c:	mov	w20, #0x0                   	// #0
  404330:	b	404260 <clear@@Base+0x10e0>
  404334:	mov	w21, #0x3                   	// #3
  404338:	b	4042e0 <clear@@Base+0x1160>
  40433c:	mov	w21, #0x0                   	// #0
  404340:	b	4042e0 <clear@@Base+0x1160>
  404344:	mov	w21, #0x2                   	// #2
  404348:	b	4042e0 <clear@@Base+0x1160>
  40434c:	strb	w21, [x19], #1
  404350:	b	40426c <clear@@Base+0x10ec>
  404354:	stp	x29, x30, [sp, #-48]!
  404358:	mov	x29, sp
  40435c:	stp	x19, x20, [sp, #16]
  404360:	stp	x21, x22, [sp, #32]
  404364:	cbz	x0, 40440c <clear@@Base+0x128c>
  404368:	mov	x21, x0
  40436c:	ldrb	w0, [x0]
  404370:	cbz	w0, 40440c <clear@@Base+0x128c>
  404374:	adrp	x22, 42e000 <winch@@Base+0x1b46c>
  404378:	add	x22, x22, #0x280
  40437c:	mov	w19, w1
  404380:	mov	x20, x22
  404384:	ldr	x1, [x22]
  404388:	cbz	x1, 40439c <clear@@Base+0x121c>
  40438c:	mov	x0, x21
  404390:	bl	401a70 <strcmp@plt>
  404394:	cbnz	w0, 4043c4 <clear@@Base+0x1244>
  404398:	ldr	x21, [x22, #8]
  40439c:	add	x20, x20, #0x2b0
  4043a0:	ldr	x1, [x20]
  4043a4:	cbnz	x1, 4043cc <clear@@Base+0x124c>
  4043a8:	cbnz	w19, 40440c <clear@@Base+0x128c>
  4043ac:	adrp	x0, 413000 <winch@@Base+0x46c>
  4043b0:	add	x0, x0, #0xd61
  4043b4:	bl	4104cc <error@@Base>
  4043b8:	mov	w0, #0x1                   	// #1
  4043bc:	bl	40210c <setlocale@plt+0x4ec>
  4043c0:	b	4043f0 <clear@@Base+0x1270>
  4043c4:	add	x22, x22, #0x10
  4043c8:	b	404384 <clear@@Base+0x1204>
  4043cc:	mov	x0, x21
  4043d0:	bl	401a70 <strcmp@plt>
  4043d4:	cbnz	w0, 404404 <clear@@Base+0x1284>
  4043d8:	ldr	x0, [x20, #16]
  4043dc:	mov	w19, #0x1                   	// #1
  4043e0:	bl	40421c <clear@@Base+0x109c>
  4043e4:	ldr	x0, [x20, #8]
  4043e8:	cbz	x0, 4043f0 <clear@@Base+0x1270>
  4043ec:	str	w19, [x0]
  4043f0:	mov	w0, w19
  4043f4:	ldp	x19, x20, [sp, #16]
  4043f8:	ldp	x21, x22, [sp, #32]
  4043fc:	ldp	x29, x30, [sp], #48
  404400:	ret
  404404:	add	x20, x20, #0x18
  404408:	b	4043a0 <clear@@Base+0x1220>
  40440c:	mov	w19, #0x0                   	// #0
  404410:	b	4043f0 <clear@@Base+0x1270>
  404414:	stp	x29, x30, [sp, #-48]!
  404418:	mov	x29, sp
  40441c:	stp	x19, x20, [sp, #16]
  404420:	mov	x19, x3
  404424:	stp	x21, x22, [sp, #32]
  404428:	mov	x22, x1
  40442c:	mov	x21, x2
  404430:	cbz	x0, 404478 <clear@@Base+0x12f8>
  404434:	mov	x20, x0
  404438:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40443c:	ldr	w0, [x0, #3792]
  404440:	cbnz	w0, 4044d0 <clear@@Base+0x1350>
  404444:	ldrb	w0, [x20]
  404448:	cbz	w0, 404478 <clear@@Base+0x12f8>
  40444c:	cmp	w0, #0x2a
  404450:	b.ne	4044d8 <clear@@Base+0x1358>  // b.any
  404454:	ldrb	w0, [x20, #1]
  404458:	cbz	w0, 404478 <clear@@Base+0x12f8>
  40445c:	ldrb	w0, [x20, #2]
  404460:	cbz	w0, 404478 <clear@@Base+0x12f8>
  404464:	add	x0, x20, #0x2
  404468:	mov	w1, #0x6e                  	// #110
  40446c:	bl	401aa0 <strchr@plt>
  404470:	cmp	x0, #0x0
  404474:	csel	x19, x19, x20, ne  // ne = any
  404478:	ldrb	w0, [x19]
  40447c:	cmp	w0, #0x2a
  404480:	b.ne	404500 <clear@@Base+0x1380>  // b.any
  404484:	ldrb	w0, [x19, #1]
  404488:	cbz	w0, 404500 <clear@@Base+0x1380>
  40448c:	cmp	w0, #0x73
  404490:	b.eq	40451c <clear@@Base+0x139c>  // b.none
  404494:	b.hi	4044e4 <clear@@Base+0x1364>  // b.pmore
  404498:	cmp	w0, #0x64
  40449c:	b.eq	4044f4 <clear@@Base+0x1374>  // b.none
  4044a0:	cmp	w0, #0x6b
  4044a4:	b.eq	404514 <clear@@Base+0x1394>  // b.none
  4044a8:	str	wzr, [x21]
  4044ac:	b	4044fc <clear@@Base+0x137c>
  4044b0:	sub	w0, w0, #0x20
  4044b4:	and	w0, w0, #0xff
  4044b8:	cmp	w0, #0x5e
  4044bc:	b.hi	404478 <clear@@Base+0x12f8>  // b.pmore
  4044c0:	add	x1, x1, #0x1
  4044c4:	ldrb	w0, [x1]
  4044c8:	cbnz	w0, 4044b0 <clear@@Base+0x1330>
  4044cc:	b	404444 <clear@@Base+0x12c4>
  4044d0:	mov	x1, x20
  4044d4:	b	4044c4 <clear@@Base+0x1344>
  4044d8:	mov	x0, x20
  4044dc:	mov	w1, #0x6e                  	// #110
  4044e0:	b	40446c <clear@@Base+0x12ec>
  4044e4:	cmp	w0, #0x75
  4044e8:	b.ne	4044a8 <clear@@Base+0x1328>  // b.any
  4044ec:	mov	w0, #0x1                   	// #1
  4044f0:	b	4044f8 <clear@@Base+0x1378>
  4044f4:	mov	w0, #0x2                   	// #2
  4044f8:	str	w0, [x21]
  4044fc:	add	x19, x19, #0x2
  404500:	str	x19, [x22]
  404504:	ldp	x19, x20, [sp, #16]
  404508:	ldp	x21, x22, [sp, #32]
  40450c:	ldp	x29, x30, [sp], #48
  404510:	ret
  404514:	mov	w0, #0x4                   	// #4
  404518:	b	4044f8 <clear@@Base+0x1378>
  40451c:	mov	w0, #0x8                   	// #8
  404520:	b	4044f8 <clear@@Base+0x1378>
  404524:	stp	x29, x30, [sp, #-48]!
  404528:	adrp	x1, 413000 <winch@@Base+0x46c>
  40452c:	add	x1, x1, #0xc2d
  404530:	mov	x29, sp
  404534:	mov	w0, #0x6                   	// #6
  404538:	stp	x19, x20, [sp, #16]
  40453c:	adrp	x20, 431000 <winch@@Base+0x1e46c>
  404540:	str	x21, [sp, #32]
  404544:	bl	401c20 <setlocale@plt>
  404548:	adrp	x0, 413000 <winch@@Base+0x46c>
  40454c:	add	x0, x0, #0xd76
  404550:	bl	40874c <clear@@Base+0x55cc>
  404554:	add	x20, x20, #0xdd0
  404558:	mov	w1, #0x0                   	// #0
  40455c:	bl	404354 <clear@@Base+0x11d4>
  404560:	cbnz	w0, 404584 <clear@@Base+0x1404>
  404564:	adrp	x0, 413000 <winch@@Base+0x46c>
  404568:	add	x0, x0, #0xd82
  40456c:	bl	40874c <clear@@Base+0x55cc>
  404570:	mov	x19, x0
  404574:	bl	4087c4 <clear@@Base+0x5644>
  404578:	cbnz	w0, 4045dc <clear@@Base+0x145c>
  40457c:	mov	x0, x19
  404580:	bl	40421c <clear@@Base+0x109c>
  404584:	adrp	x19, 42e000 <winch@@Base+0x1b46c>
  404588:	add	x19, x19, #0x280
  40458c:	add	x19, x19, #0x4a8
  404590:	adrp	x0, 413000 <winch@@Base+0x46c>
  404594:	add	x0, x0, #0xdb9
  404598:	bl	40874c <clear@@Base+0x55cc>
  40459c:	mov	x2, x19
  4045a0:	add	x1, x20, #0x108
  4045a4:	adrp	x3, 413000 <winch@@Base+0x46c>
  4045a8:	add	x3, x3, #0xdc4
  4045ac:	bl	404414 <clear@@Base+0x1294>
  4045b0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4045b4:	add	x0, x0, #0xdcd
  4045b8:	bl	40874c <clear@@Base+0x55cc>
  4045bc:	mov	x2, x19
  4045c0:	add	x1, x20, #0x110
  4045c4:	ldp	x19, x20, [sp, #16]
  4045c8:	adrp	x3, 413000 <winch@@Base+0x46c>
  4045cc:	ldr	x21, [sp, #32]
  4045d0:	add	x3, x3, #0xddb
  4045d4:	ldp	x29, x30, [sp], #48
  4045d8:	b	404414 <clear@@Base+0x1294>
  4045dc:	mov	w0, #0xe                   	// #14
  4045e0:	bl	401900 <nl_langinfo@plt>
  4045e4:	mov	w1, #0x1                   	// #1
  4045e8:	bl	404354 <clear@@Base+0x11d4>
  4045ec:	cbnz	w0, 404584 <clear@@Base+0x1404>
  4045f0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4045f4:	add	x0, x0, #0xd8e
  4045f8:	bl	40874c <clear@@Base+0x55cc>
  4045fc:	mov	x19, x0
  404600:	cbnz	x0, 404664 <clear@@Base+0x14e4>
  404604:	adrp	x0, 413000 <winch@@Base+0x46c>
  404608:	add	x0, x0, #0xd95
  40460c:	bl	40874c <clear@@Base+0x55cc>
  404610:	mov	x19, x0
  404614:	cbnz	x0, 404664 <clear@@Base+0x14e4>
  404618:	adrp	x0, 413000 <winch@@Base+0x46c>
  40461c:	add	x0, x0, #0xd9e
  404620:	bl	40874c <clear@@Base+0x55cc>
  404624:	mov	x19, x0
  404628:	cbnz	x0, 404664 <clear@@Base+0x14e4>
  40462c:	bl	401a80 <__ctype_b_loc@plt>
  404630:	mov	x1, x20
  404634:	mov	x2, #0x0                   	// #0
  404638:	mov	w4, #0x3                   	// #3
  40463c:	mov	w5, #0x2                   	// #2
  404640:	ldr	x3, [x0]
  404644:	ldrh	w3, [x3, x2]
  404648:	tbz	w3, #14, 4046cc <clear@@Base+0x154c>
  40464c:	strb	wzr, [x1]
  404650:	add	x2, x2, #0x2
  404654:	add	x1, x1, #0x1
  404658:	cmp	x2, #0x200
  40465c:	b.ne	404640 <clear@@Base+0x14c0>  // b.any
  404660:	b	404584 <clear@@Base+0x1404>
  404664:	mov	x0, x19
  404668:	adrp	x1, 413000 <winch@@Base+0x46c>
  40466c:	adrp	x21, 413000 <winch@@Base+0x46c>
  404670:	add	x1, x1, #0xda3
  404674:	add	x21, x21, #0xda9
  404678:	bl	401b30 <strstr@plt>
  40467c:	cbnz	x0, 4046b8 <clear@@Base+0x1538>
  404680:	mov	x1, x21
  404684:	mov	x0, x19
  404688:	bl	401b30 <strstr@plt>
  40468c:	cbnz	x0, 4046b8 <clear@@Base+0x1538>
  404690:	adrp	x1, 413000 <winch@@Base+0x46c>
  404694:	mov	x0, x19
  404698:	add	x1, x1, #0xdaf
  40469c:	bl	401b30 <strstr@plt>
  4046a0:	cbnz	x0, 4046b8 <clear@@Base+0x1538>
  4046a4:	adrp	x1, 413000 <winch@@Base+0x46c>
  4046a8:	mov	x0, x19
  4046ac:	add	x1, x1, #0xdb4
  4046b0:	bl	401b30 <strstr@plt>
  4046b4:	cbz	x0, 40462c <clear@@Base+0x14ac>
  4046b8:	mov	x0, x21
  4046bc:	mov	w1, #0x1                   	// #1
  4046c0:	bl	404354 <clear@@Base+0x11d4>
  4046c4:	cbz	w0, 40462c <clear@@Base+0x14ac>
  4046c8:	b	404584 <clear@@Base+0x1404>
  4046cc:	tbz	w3, #1, 4046d8 <clear@@Base+0x1558>
  4046d0:	strb	w5, [x1]
  4046d4:	b	404650 <clear@@Base+0x14d0>
  4046d8:	strb	w4, [x1]
  4046dc:	b	404650 <clear@@Base+0x14d0>
  4046e0:	and	x0, x0, #0xff
  4046e4:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  4046e8:	add	x1, x1, #0xdd0
  4046ec:	ldrb	w0, [x1, x0]
  4046f0:	and	w0, w0, #0x2
  4046f4:	ret
  4046f8:	stp	x29, x30, [sp, #-32]!
  4046fc:	and	x3, x0, #0xff
  404700:	and	x1, x0, #0x80
  404704:	mov	x29, sp
  404708:	str	x19, [sp, #16]
  40470c:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  404710:	add	x19, x19, #0xdd0
  404714:	tbz	w0, #7, 404720 <clear@@Base+0x15a0>
  404718:	ldr	w0, [x19, #256]
  40471c:	cbnz	w0, 404788 <clear@@Base+0x1608>
  404720:	ldrb	w0, [x19, x3]
  404724:	tbnz	w0, #1, 404740 <clear@@Base+0x15c0>
  404728:	adrp	x2, 413000 <winch@@Base+0x46c>
  40472c:	add	x2, x2, #0xdea
  404730:	add	x0, x19, #0x118
  404734:	mov	x1, #0x20                  	// #32
  404738:	bl	401870 <snprintf@plt>
  40473c:	b	404758 <clear@@Base+0x15d8>
  404740:	cmp	x3, #0x1b
  404744:	b.ne	404768 <clear@@Base+0x15e8>  // b.any
  404748:	adrp	x1, 413000 <winch@@Base+0x46c>
  40474c:	add	x0, x19, #0x118
  404750:	add	x1, x1, #0xde5
  404754:	bl	401ac0 <strcpy@plt>
  404758:	add	x0, x19, #0x118
  40475c:	ldr	x19, [sp, #16]
  404760:	ldp	x29, x30, [sp], #32
  404764:	ret
  404768:	cbnz	x1, 404790 <clear@@Base+0x1610>
  40476c:	eor	x0, x3, #0x40
  404770:	ldrb	w0, [x19, x0]
  404774:	tbnz	w0, #1, 404790 <clear@@Base+0x1610>
  404778:	adrp	x2, 413000 <winch@@Base+0x46c>
  40477c:	eor	w3, w3, #0x40
  404780:	add	x2, x2, #0xde9
  404784:	b	404730 <clear@@Base+0x15b0>
  404788:	cmp	x3, #0x1b
  40478c:	b.eq	404748 <clear@@Base+0x15c8>  // b.none
  404790:	ldr	x2, [x19, #264]
  404794:	add	x0, x19, #0x118
  404798:	mov	x1, #0x20                  	// #32
  40479c:	bl	401870 <snprintf@plt>
  4047a0:	b	404758 <clear@@Base+0x15d8>
  4047a4:	and	w1, w0, #0xff
  4047a8:	tst	w0, #0x80
  4047ac:	b.eq	4047f4 <clear@@Base+0x1674>  // b.none
  4047b0:	and	w0, w1, #0xe0
  4047b4:	cmp	w0, #0xc0
  4047b8:	b.eq	4047fc <clear@@Base+0x167c>  // b.none
  4047bc:	and	w0, w1, #0xf0
  4047c0:	cmp	w0, #0xe0
  4047c4:	b.eq	404804 <clear@@Base+0x1684>  // b.none
  4047c8:	and	w0, w1, #0xf8
  4047cc:	cmp	w0, #0xf0
  4047d0:	b.eq	40480c <clear@@Base+0x168c>  // b.none
  4047d4:	and	w0, w1, #0xfc
  4047d8:	cmp	w0, #0xf8
  4047dc:	b.eq	404814 <clear@@Base+0x1694>  // b.none
  4047e0:	and	w1, w1, #0xfe
  4047e4:	mov	w0, #0x6                   	// #6
  4047e8:	cmp	w1, #0xfc
  4047ec:	csinc	w0, w0, wzr, eq  // eq = none
  4047f0:	ret
  4047f4:	mov	w0, #0x1                   	// #1
  4047f8:	b	4047f0 <clear@@Base+0x1670>
  4047fc:	mov	w0, #0x2                   	// #2
  404800:	b	4047f0 <clear@@Base+0x1670>
  404804:	mov	w0, #0x3                   	// #3
  404808:	b	4047f0 <clear@@Base+0x1670>
  40480c:	mov	w0, #0x4                   	// #4
  404810:	b	4047f0 <clear@@Base+0x1670>
  404814:	mov	w0, #0x5                   	// #5
  404818:	b	4047f0 <clear@@Base+0x1670>
  40481c:	ldrb	w2, [x0]
  404820:	mov	x3, x0
  404824:	and	w0, w2, #0xfe
  404828:	cmp	w0, #0xfe
  40482c:	b.eq	4048c4 <clear@@Base+0x1744>  // b.none
  404830:	mov	w4, w1
  404834:	stp	x29, x30, [sp, #-16]!
  404838:	mov	w0, w2
  40483c:	mov	x29, sp
  404840:	bl	4047a4 <clear@@Base+0x1624>
  404844:	cmp	w0, w4
  404848:	b.gt	4048a4 <clear@@Base+0x1724>
  40484c:	cmp	w0, #0x1
  404850:	b.eq	404874 <clear@@Base+0x16f4>  // b.none
  404854:	cmp	w0, #0x2
  404858:	b.ne	40487c <clear@@Base+0x16fc>  // b.any
  40485c:	cmp	w2, #0xc1
  404860:	b.ls	4048a4 <clear@@Base+0x1724>  // b.plast
  404864:	mov	x1, #0x1                   	// #1
  404868:	cmp	w0, w1
  40486c:	b.gt	4048ac <clear@@Base+0x172c>
  404870:	mov	w0, #0x1                   	// #1
  404874:	ldp	x29, x30, [sp], #16
  404878:	ret
  40487c:	mov	w1, #0x8                   	// #8
  404880:	sub	w4, w1, w0
  404884:	mov	w1, #0xffffffff            	// #-1
  404888:	lsl	w1, w1, w4
  40488c:	cmp	w2, w1, uxtb
  404890:	b.ne	404864 <clear@@Base+0x16e4>  // b.any
  404894:	ldrb	w1, [x3, #1]
  404898:	and	w2, w2, w1
  40489c:	cmp	w2, #0x80
  4048a0:	b.ne	404864 <clear@@Base+0x16e4>  // b.any
  4048a4:	mov	w0, #0x0                   	// #0
  4048a8:	b	404874 <clear@@Base+0x16f4>
  4048ac:	ldrb	w2, [x3, x1]
  4048b0:	add	x1, x1, #0x1
  4048b4:	and	w2, w2, #0xc0
  4048b8:	cmp	w2, #0x80
  4048bc:	b.eq	404868 <clear@@Base+0x16e8>  // b.none
  4048c0:	b	4048a4 <clear@@Base+0x1724>
  4048c4:	mov	w0, #0x0                   	// #0
  4048c8:	ret
  4048cc:	ldr	x2, [x0]
  4048d0:	add	x3, x2, #0x1
  4048d4:	str	x3, [x0]
  4048d8:	cmp	x3, x1
  4048dc:	b.cs	4048fc <clear@@Base+0x177c>  // b.hs, b.nlast
  4048e0:	ldrb	w2, [x2, #1]
  4048e4:	and	w3, w2, #0xc0
  4048e8:	cmp	w3, #0xc0
  4048ec:	b.ne	404900 <clear@@Base+0x1780>  // b.any
  4048f0:	and	w2, w2, #0xfe
  4048f4:	cmp	w2, #0xfe
  4048f8:	b.eq	4048cc <clear@@Base+0x174c>  // b.none
  4048fc:	ret
  404900:	tbnz	w2, #7, 4048cc <clear@@Base+0x174c>
  404904:	b	4048fc <clear@@Base+0x177c>
  404908:	stp	x29, x30, [sp, #-16]!
  40490c:	mov	x3, x0
  404910:	mov	x29, sp
  404914:	ldrb	w2, [x0]
  404918:	mov	w0, w2
  40491c:	bl	4047a4 <clear@@Base+0x1624>
  404920:	sub	w0, w0, #0x2
  404924:	cmp	w0, #0x4
  404928:	b.hi	404944 <clear@@Base+0x17c4>  // b.pmore
  40492c:	adrp	x1, 414000 <winch@@Base+0x146c>
  404930:	add	x1, x1, #0x280
  404934:	ldrb	w0, [x1, w0, uxtw]
  404938:	adr	x1, 404944 <clear@@Base+0x17c4>
  40493c:	add	x0, x1, w0, sxtb #2
  404940:	br	x0
  404944:	and	x0, x2, #0xff
  404948:	ldp	x29, x30, [sp], #16
  40494c:	ret
  404950:	ubfiz	w0, w2, #6, #5
  404954:	ldrb	w2, [x3, #1]
  404958:	and	w2, w2, #0x3f
  40495c:	orr	w0, w0, w2
  404960:	sxtw	x0, w0
  404964:	b	404948 <clear@@Base+0x17c8>
  404968:	ldrb	w1, [x3, #1]
  40496c:	ubfiz	w0, w2, #12, #4
  404970:	ubfiz	w1, w1, #6, #6
  404974:	orr	w1, w1, w0
  404978:	ldrb	w0, [x3, #2]
  40497c:	and	w0, w0, #0x3f
  404980:	orr	w0, w1, w0
  404984:	b	404960 <clear@@Base+0x17e0>
  404988:	ldrb	w1, [x3, #1]
  40498c:	ubfiz	w0, w2, #18, #3
  404990:	ldrb	w2, [x3, #3]
  404994:	ubfiz	w1, w1, #12, #6
  404998:	orr	w1, w1, w0
  40499c:	ldrb	w0, [x3, #2]
  4049a0:	ubfiz	w0, w0, #6, #6
  4049a4:	and	w2, w2, #0x3f
  4049a8:	orr	w0, w0, w2
  4049ac:	b	404980 <clear@@Base+0x1800>
  4049b0:	ldrb	w1, [x3, #2]
  4049b4:	ubfiz	w2, w2, #24, #2
  4049b8:	ldrb	w0, [x3, #3]
  4049bc:	ubfiz	w1, w1, #12, #6
  4049c0:	ubfiz	w0, w0, #6, #6
  4049c4:	orr	w1, w1, w0
  4049c8:	ldrb	w0, [x3, #1]
  4049cc:	ubfiz	w0, w0, #18, #6
  4049d0:	orr	w0, w0, w2
  4049d4:	orr	w1, w1, w0
  4049d8:	ldrb	w0, [x3, #4]
  4049dc:	b	40497c <clear@@Base+0x17fc>
  4049e0:	ldrb	w1, [x3, #2]
  4049e4:	ubfiz	w2, w2, #30, #1
  4049e8:	ldrb	w0, [x3, #3]
  4049ec:	ubfiz	w1, w1, #18, #6
  4049f0:	ubfiz	w0, w0, #12, #6
  4049f4:	orr	w1, w1, w0
  4049f8:	ldrb	w0, [x3, #1]
  4049fc:	ubfiz	w0, w0, #24, #6
  404a00:	orr	w0, w0, w2
  404a04:	ldrb	w2, [x3, #5]
  404a08:	orr	w1, w1, w0
  404a0c:	ldrb	w0, [x3, #4]
  404a10:	ubfiz	w0, w0, #6, #6
  404a14:	b	4049a4 <clear@@Base+0x1824>
  404a18:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  404a1c:	and	w8, w1, #0xff
  404a20:	ldr	x6, [x0]
  404a24:	ldr	w2, [x2, #3792]
  404a28:	add	x7, x6, #0x1
  404a2c:	cbz	w2, 404a38 <clear@@Base+0x18b8>
  404a30:	cmp	x1, #0x7f
  404a34:	b.hi	404a44 <clear@@Base+0x18c4>  // b.pmore
  404a38:	str	x7, [x0]
  404a3c:	strb	w8, [x6]
  404a40:	ret
  404a44:	and	w8, w8, #0x3f
  404a48:	ubfx	w2, w1, #6, #8
  404a4c:	orr	w8, w8, #0x80
  404a50:	cmp	x1, #0x7ff
  404a54:	b.hi	404a78 <clear@@Base+0x18f8>  // b.pmore
  404a58:	str	x7, [x0]
  404a5c:	orr	w2, w2, #0xffffffc0
  404a60:	strb	w2, [x6]
  404a64:	ldr	x1, [x0]
  404a68:	add	x2, x1, #0x1
  404a6c:	str	x2, [x0]
  404a70:	strb	w8, [x1]
  404a74:	b	404a40 <clear@@Base+0x18c0>
  404a78:	and	w2, w2, #0x3f
  404a7c:	mov	x4, #0xffff                	// #65535
  404a80:	ubfx	w3, w1, #12, #8
  404a84:	orr	w2, w2, #0x80
  404a88:	cmp	x1, x4
  404a8c:	b.hi	404ab0 <clear@@Base+0x1930>  // b.pmore
  404a90:	str	x7, [x0]
  404a94:	orr	w3, w3, #0xffffffe0
  404a98:	strb	w3, [x6]
  404a9c:	ldr	x1, [x0]
  404aa0:	add	x3, x1, #0x1
  404aa4:	str	x3, [x0]
  404aa8:	strb	w2, [x1]
  404aac:	b	404a64 <clear@@Base+0x18e4>
  404ab0:	and	w3, w3, #0x3f
  404ab4:	mov	x5, #0x1fffff              	// #2097151
  404ab8:	ubfx	w4, w1, #18, #8
  404abc:	orr	w3, w3, #0x80
  404ac0:	cmp	x1, x5
  404ac4:	b.hi	404ae8 <clear@@Base+0x1968>  // b.pmore
  404ac8:	str	x7, [x0]
  404acc:	orr	w4, w4, #0xfffffff0
  404ad0:	strb	w4, [x6]
  404ad4:	ldr	x1, [x0]
  404ad8:	add	x4, x1, #0x1
  404adc:	str	x4, [x0]
  404ae0:	strb	w3, [x1]
  404ae4:	b	404a9c <clear@@Base+0x191c>
  404ae8:	str	x7, [x0]
  404aec:	and	w4, w4, #0x3f
  404af0:	mov	x9, #0x3ffffff             	// #67108863
  404af4:	lsr	w5, w1, #24
  404af8:	orr	w4, w4, #0x80
  404afc:	cmp	x1, x9
  404b00:	b.hi	404b20 <clear@@Base+0x19a0>  // b.pmore
  404b04:	orr	w5, w5, #0xfffffff0
  404b08:	strb	w5, [x6]
  404b0c:	ldr	x1, [x0]
  404b10:	add	x5, x1, #0x1
  404b14:	str	x5, [x0]
  404b18:	strb	w4, [x1]
  404b1c:	b	404ad4 <clear@@Base+0x1954>
  404b20:	ubfx	w1, w1, #30, #1
  404b24:	and	w5, w5, #0x3f
  404b28:	orr	w1, w1, #0xfffffff0
  404b2c:	strb	w1, [x6]
  404b30:	orr	w5, w5, #0xffffff80
  404b34:	ldr	x1, [x0]
  404b38:	add	x6, x1, #0x1
  404b3c:	str	x6, [x0]
  404b40:	strb	w5, [x1]
  404b44:	b	404b0c <clear@@Base+0x198c>
  404b48:	mov	x5, x0
  404b4c:	ldr	x4, [x0]
  404b50:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  404b54:	ldr	w0, [x0, #3792]
  404b58:	cbnz	w0, 404b8c <clear@@Base+0x1a0c>
  404b5c:	cmp	w1, #0x0
  404b60:	b.le	404b78 <clear@@Base+0x19f8>
  404b64:	cmp	x4, x2
  404b68:	b.cs	404bec <clear@@Base+0x1a6c>  // b.hs, b.nlast
  404b6c:	ldrb	w0, [x4], #1
  404b70:	str	x4, [x5]
  404b74:	ret
  404b78:	cmp	x4, x2
  404b7c:	b.ls	404bec <clear@@Base+0x1a6c>  // b.plast
  404b80:	ldurb	w0, [x4, #-1]
  404b84:	sub	x4, x4, #0x1
  404b88:	b	404b70 <clear@@Base+0x19f0>
  404b8c:	stp	x29, x30, [sp, #-16]!
  404b90:	cmp	w1, #0x0
  404b94:	mov	x29, sp
  404b98:	b.le	404bc8 <clear@@Base+0x1a48>
  404b9c:	ldrb	w0, [x4]
  404ba0:	bl	4047a4 <clear@@Base+0x1624>
  404ba4:	add	x6, x4, w0, sxtw
  404ba8:	cmp	x6, x2
  404bac:	b.hi	404bf4 <clear@@Base+0x1a74>  // b.pmore
  404bb0:	mov	x0, x4
  404bb4:	bl	404908 <clear@@Base+0x1788>
  404bb8:	mov	x4, x6
  404bbc:	ldp	x29, x30, [sp], #16
  404bc0:	str	x4, [x5]
  404bc4:	ret
  404bc8:	cmp	x4, x2
  404bcc:	b.ls	404bf8 <clear@@Base+0x1a78>  // b.plast
  404bd0:	ldrb	w0, [x4, #-1]!
  404bd4:	and	w0, w0, #0xc0
  404bd8:	cmp	w0, #0x80
  404bdc:	b.eq	404bc8 <clear@@Base+0x1a48>  // b.none
  404be0:	mov	x0, x4
  404be4:	bl	404908 <clear@@Base+0x1788>
  404be8:	b	404bbc <clear@@Base+0x1a3c>
  404bec:	mov	x0, #0x0                   	// #0
  404bf0:	b	404b70 <clear@@Base+0x19f0>
  404bf4:	mov	x4, x2
  404bf8:	mov	x0, #0x0                   	// #0
  404bfc:	b	404bbc <clear@@Base+0x1a3c>
  404c00:	adrp	x7, 42e000 <winch@@Base+0x1b46c>
  404c04:	mov	x8, x0
  404c08:	add	x7, x7, #0x280
  404c0c:	stp	x29, x30, [sp, #-16]!
  404c10:	add	x1, x7, #0x4b0
  404c14:	mov	x29, sp
  404c18:	bl	4041b0 <clear@@Base+0x1030>
  404c1c:	cbnz	w0, 404c4c <clear@@Base+0x1acc>
  404c20:	adrp	x1, 436000 <PC+0x47d0>
  404c24:	ldr	w1, [x1, #572]
  404c28:	cmp	w1, #0x2
  404c2c:	b.eq	404c44 <clear@@Base+0x1ac4>  // b.none
  404c30:	add	x1, x7, #0x4c0
  404c34:	mov	x0, x8
  404c38:	bl	4041b0 <clear@@Base+0x1030>
  404c3c:	cmp	w0, #0x0
  404c40:	cset	w0, ne  // ne = any
  404c44:	ldp	x29, x30, [sp], #16
  404c48:	ret
  404c4c:	mov	w0, #0x1                   	// #1
  404c50:	b	404c44 <clear@@Base+0x1ac4>
  404c54:	adrp	x7, 42e000 <winch@@Base+0x1b46c>
  404c58:	mov	x8, x0
  404c5c:	add	x7, x7, #0x280
  404c60:	stp	x29, x30, [sp, #-16]!
  404c64:	add	x1, x7, #0x4d0
  404c68:	mov	x29, sp
  404c6c:	bl	4041b0 <clear@@Base+0x1030>
  404c70:	cbnz	w0, 404ca0 <clear@@Base+0x1b20>
  404c74:	adrp	x1, 436000 <PC+0x47d0>
  404c78:	ldr	w1, [x1, #572]
  404c7c:	cmp	w1, #0x2
  404c80:	b.ne	404c98 <clear@@Base+0x1b18>  // b.any
  404c84:	add	x1, x7, #0x4c0
  404c88:	mov	x0, x8
  404c8c:	bl	4041b0 <clear@@Base+0x1030>
  404c90:	cmp	w0, #0x0
  404c94:	cset	w0, ne  // ne = any
  404c98:	ldp	x29, x30, [sp], #16
  404c9c:	ret
  404ca0:	mov	w0, #0x1                   	// #1
  404ca4:	b	404c98 <clear@@Base+0x1b18>
  404ca8:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  404cac:	add	x2, x2, #0xdd0
  404cb0:	ldr	w3, [x2, #256]
  404cb4:	cbz	w3, 404cbc <clear@@Base+0x1b3c>
  404cb8:	b	404c54 <clear@@Base+0x1ad4>
  404cbc:	and	x1, x0, #0xff
  404cc0:	ldrb	w0, [x2, x1]
  404cc4:	and	w0, w0, #0x1
  404cc8:	ret
  404ccc:	stp	x29, x30, [sp, #-48]!
  404cd0:	cmp	x0, #0x1b
  404cd4:	mov	x29, sp
  404cd8:	str	x19, [sp, #16]
  404cdc:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  404ce0:	add	x19, x19, #0xdd0
  404ce4:	b.ne	404d08 <clear@@Base+0x1b88>  // b.any
  404ce8:	adrp	x1, 413000 <winch@@Base+0x46c>
  404cec:	add	x0, x19, #0x138
  404cf0:	add	x1, x1, #0xde5
  404cf4:	bl	401ac0 <strcpy@plt>
  404cf8:	add	x0, x19, #0x138
  404cfc:	ldr	x19, [sp, #16]
  404d00:	ldp	x29, x30, [sp], #48
  404d04:	ret
  404d08:	mov	x9, x0
  404d0c:	cmp	x0, #0x7f
  404d10:	b.hi	404d54 <clear@@Base+0x1bd4>  // b.pmore
  404d14:	ldrb	w0, [x19, x0]
  404d18:	tbz	w0, #1, 404d54 <clear@@Base+0x1bd4>
  404d1c:	eor	x0, x9, #0x40
  404d20:	ldrb	w1, [x19, x0]
  404d24:	add	x0, x19, #0x138
  404d28:	tbnz	w1, #1, 404d48 <clear@@Base+0x1bc8>
  404d2c:	eor	w3, w9, #0x40
  404d30:	adrp	x2, 413000 <winch@@Base+0x46c>
  404d34:	and	w3, w3, #0xff
  404d38:	add	x2, x2, #0xde9
  404d3c:	mov	x1, #0x20                  	// #32
  404d40:	bl	401870 <snprintf@plt>
  404d44:	b	404cf8 <clear@@Base+0x1b78>
  404d48:	mov	w3, w9
  404d4c:	ldr	x2, [x19, #264]
  404d50:	b	404d3c <clear@@Base+0x1bbc>
  404d54:	mov	x0, x9
  404d58:	bl	404c54 <clear@@Base+0x1ad4>
  404d5c:	cbz	w0, 404d78 <clear@@Base+0x1bf8>
  404d60:	ldr	x2, [x19, #272]
  404d64:	mov	x3, x9
  404d68:	add	x0, x19, #0x138
  404d6c:	mov	x1, #0x20                  	// #32
  404d70:	bl	401870 <snprintf@plt>
  404d74:	b	404cf8 <clear@@Base+0x1b78>
  404d78:	add	x0, x19, #0x138
  404d7c:	str	x0, [sp, #40]
  404d80:	mov	x0, #0x7fffffff            	// #2147483647
  404d84:	cmp	x9, x0
  404d88:	mov	x1, #0xfffd                	// #65533
  404d8c:	add	x0, sp, #0x28
  404d90:	csel	x1, x9, x1, ls  // ls = plast
  404d94:	bl	404a18 <clear@@Base+0x1898>
  404d98:	ldr	x0, [sp, #40]
  404d9c:	strb	wzr, [x0]
  404da0:	b	404cf8 <clear@@Base+0x1b78>
  404da4:	adrp	x1, 42e000 <winch@@Base+0x1b46c>
  404da8:	add	x1, x1, #0x280
  404dac:	add	x1, x1, #0x4e0
  404db0:	b	4041b0 <clear@@Base+0x1030>
  404db4:	cmp	x0, #0x644
  404db8:	b.ne	404dd8 <clear@@Base+0x1c58>  // b.any
  404dbc:	sub	x0, x1, #0x622
  404dc0:	cmp	x0, #0x1
  404dc4:	b.ls	404de0 <clear@@Base+0x1c60>  // b.plast
  404dc8:	and	x1, x1, #0xfffffffffffffffd
  404dcc:	cmp	x1, #0x625
  404dd0:	cset	w0, eq  // eq = none
  404dd4:	ret
  404dd8:	mov	w0, #0x0                   	// #0
  404ddc:	b	404dd4 <clear@@Base+0x1c54>
  404de0:	mov	w0, #0x1                   	// #1
  404de4:	b	404dd4 <clear@@Base+0x1c54>
  404de8:	stp	x29, x30, [sp, #-80]!
  404dec:	cmp	w2, #0x1
  404df0:	mov	x29, sp
  404df4:	stp	x19, x20, [sp, #16]
  404df8:	mov	x20, x1
  404dfc:	stp	x21, x22, [sp, #32]
  404e00:	mov	x22, x4
  404e04:	str	x23, [sp, #48]
  404e08:	mov	x23, x3
  404e0c:	str	x0, [sp, #72]
  404e10:	b.ne	404e4c <clear@@Base+0x1ccc>  // b.any
  404e14:	sxtw	x0, w1
  404e18:	bl	4046f8 <clear@@Base+0x1578>
  404e1c:	mov	x21, x0
  404e20:	bl	4017b0 <strlen@plt>
  404e24:	mov	w19, w0
  404e28:	str	w19, [x23]
  404e2c:	cbz	x22, 404e34 <clear@@Base+0x1cb4>
  404e30:	str	w19, [x22]
  404e34:	mov	x0, x21
  404e38:	ldp	x19, x20, [sp, #16]
  404e3c:	ldp	x21, x22, [sp, #32]
  404e40:	ldr	x23, [sp, #48]
  404e44:	ldp	x29, x30, [sp], #80
  404e48:	ret
  404e4c:	mov	x0, x1
  404e50:	bl	404ccc <clear@@Base+0x1b4c>
  404e54:	mov	x21, x0
  404e58:	mov	x0, x20
  404e5c:	bl	404c00 <clear@@Base+0x1a80>
  404e60:	cbnz	w0, 404eb4 <clear@@Base+0x1d34>
  404e64:	mov	x0, x20
  404e68:	bl	404c54 <clear@@Base+0x1ad4>
  404e6c:	mov	w19, w0
  404e70:	cbz	w0, 404e7c <clear@@Base+0x1cfc>
  404e74:	mov	x0, x21
  404e78:	b	404e20 <clear@@Base+0x1ca0>
  404e7c:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  404e80:	add	x2, x2, #0xf28
  404e84:	mov	w1, #0xffffffff            	// #-1
  404e88:	add	x0, sp, #0x48
  404e8c:	bl	404b48 <clear@@Base+0x19c8>
  404e90:	mov	x1, x20
  404e94:	bl	404db4 <clear@@Base+0x1c34>
  404e98:	cbnz	w0, 404e28 <clear@@Base+0x1ca8>
  404e9c:	mov	x0, x20
  404ea0:	bl	404da4 <clear@@Base+0x1c24>
  404ea4:	cmp	w0, #0x0
  404ea8:	cset	w19, ne  // ne = any
  404eac:	add	w19, w19, #0x1
  404eb0:	b	404e28 <clear@@Base+0x1ca8>
  404eb4:	mov	w19, #0x0                   	// #0
  404eb8:	b	404e28 <clear@@Base+0x1ca8>
  404ebc:	stp	x29, x30, [sp, #-48]!
  404ec0:	mov	x29, sp
  404ec4:	stp	x19, x20, [sp, #16]
  404ec8:	mov	x19, x0
  404ecc:	mov	x20, x1
  404ed0:	mov	w1, #0xffffffff            	// #-1
  404ed4:	stp	x21, x22, [sp, #32]
  404ed8:	mov	x21, x2
  404edc:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  404ee0:	add	x2, x2, #0xf28
  404ee4:	ldr	x22, [x0]
  404ee8:	bl	404b48 <clear@@Base+0x19c8>
  404eec:	mov	x1, x0
  404ef0:	mov	x4, x21
  404ef4:	ldr	x0, [x19]
  404ef8:	mov	x3, x20
  404efc:	ldp	x19, x20, [sp, #16]
  404f00:	sub	x2, x22, x0
  404f04:	ldp	x21, x22, [sp, #32]
  404f08:	ldp	x29, x30, [sp], #48
  404f0c:	b	404de8 <clear@@Base+0x1c68>
  404f10:	stp	x29, x30, [sp, #-48]!
  404f14:	mov	x29, sp
  404f18:	stp	x19, x20, [sp, #16]
  404f1c:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  404f20:	add	x19, x19, #0xf28
  404f24:	add	x20, x19, #0x800
  404f28:	ldr	w1, [x19, #2056]
  404f2c:	ldr	w0, [x19, #2060]
  404f30:	cmp	w1, w0
  404f34:	b.gt	404f50 <clear@@Base+0x1dd0>
  404f38:	ldrsw	x0, [x19, #2064]
  404f3c:	add	x0, x19, x0
  404f40:	str	x0, [x19, #2048]
  404f44:	ldp	x19, x20, [sp, #16]
  404f48:	ldp	x29, x30, [sp], #48
  404f4c:	ret
  404f50:	add	x2, sp, #0x2c
  404f54:	add	x1, sp, #0x28
  404f58:	mov	x0, x20
  404f5c:	bl	404ebc <clear@@Base+0x1d3c>
  404f60:	ldr	w0, [sp, #44]
  404f64:	sub	w1, w0, #0x1
  404f68:	str	w1, [sp, #44]
  404f6c:	cmp	w0, #0x0
  404f70:	b.gt	404f88 <clear@@Base+0x1e08>
  404f74:	ldr	w0, [x19, #2056]
  404f78:	ldr	w1, [sp, #40]
  404f7c:	sub	w0, w0, w1
  404f80:	str	w0, [x19, #2056]
  404f84:	b	404f28 <clear@@Base+0x1da8>
  404f88:	bl	4033bc <clear@@Base+0x23c>
  404f8c:	b	404f60 <clear@@Base+0x1de0>
  404f90:	cmp	w0, #0x11
  404f94:	b.eq	404fac <clear@@Base+0x1e2c>  // b.none
  404f98:	cmp	w0, #0x12
  404f9c:	b.eq	404fbc <clear@@Base+0x1e3c>  // b.none
  404fa0:	adrp	x0, 414000 <winch@@Base+0x146c>
  404fa4:	add	x0, x0, #0x285
  404fa8:	ret
  404fac:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  404fb0:	add	x0, x0, #0xf28
  404fb4:	add	x0, x0, #0x818
  404fb8:	b	408dfc <clear@@Base+0x5c7c>
  404fbc:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  404fc0:	add	x0, x0, #0xf28
  404fc4:	add	x0, x0, #0x818
  404fc8:	b	408e5c <clear@@Base+0x5cdc>
  404fcc:	stp	x29, x30, [sp, #-48]!
  404fd0:	adrp	x0, 414000 <winch@@Base+0x146c>
  404fd4:	add	x0, x0, #0x287
  404fd8:	mov	x29, sp
  404fdc:	stp	x19, x20, [sp, #16]
  404fe0:	str	x21, [sp, #32]
  404fe4:	bl	40874c <clear@@Base+0x55cc>
  404fe8:	mov	x19, x0
  404fec:	bl	4087c4 <clear@@Base+0x5644>
  404ff0:	cbnz	w0, 405048 <clear@@Base+0x1ec8>
  404ff4:	adrp	x1, 413000 <winch@@Base+0x46c>
  404ff8:	mov	x0, x19
  404ffc:	add	x1, x1, #0xacd
  405000:	bl	401a70 <strcmp@plt>
  405004:	cbnz	w0, 405020 <clear@@Base+0x1ea0>
  405008:	mov	x19, #0x0                   	// #0
  40500c:	mov	x0, x19
  405010:	ldp	x19, x20, [sp, #16]
  405014:	ldr	x21, [sp, #32]
  405018:	ldp	x29, x30, [sp], #48
  40501c:	ret
  405020:	adrp	x1, 414000 <winch@@Base+0x146c>
  405024:	mov	x0, x19
  405028:	add	x1, x1, #0x294
  40502c:	bl	401a70 <strcmp@plt>
  405030:	cbz	w0, 405008 <clear@@Base+0x1e88>
  405034:	mov	x0, x19
  405038:	ldp	x19, x20, [sp, #16]
  40503c:	ldr	x21, [sp, #32]
  405040:	ldp	x29, x30, [sp], #48
  405044:	b	4021b8 <setlocale@plt+0x598>
  405048:	adrp	x0, 414000 <winch@@Base+0x146c>
  40504c:	add	x0, x0, #0x29e
  405050:	bl	40874c <clear@@Base+0x55cc>
  405054:	mov	x21, x0
  405058:	bl	4087c4 <clear@@Base+0x5644>
  40505c:	cbnz	w0, 405008 <clear@@Base+0x1e88>
  405060:	mov	x0, x21
  405064:	bl	4017b0 <strlen@plt>
  405068:	add	w20, w0, #0xa
  40506c:	mov	w1, #0x1                   	// #1
  405070:	mov	w0, w20
  405074:	bl	402180 <setlocale@plt+0x560>
  405078:	mov	x3, x21
  40507c:	mov	x19, x0
  405080:	sxtw	x1, w20
  405084:	adrp	x4, 414000 <winch@@Base+0x146c>
  405088:	adrp	x2, 414000 <winch@@Base+0x146c>
  40508c:	add	x4, x4, #0x2a3
  405090:	add	x2, x2, #0x2ac
  405094:	bl	401870 <snprintf@plt>
  405098:	b	40500c <clear@@Base+0x1e8c>
  40509c:	sub	sp, sp, #0x860
  4050a0:	stp	x29, x30, [sp]
  4050a4:	mov	x29, sp
  4050a8:	stp	x19, x20, [sp, #16]
  4050ac:	stp	x21, x22, [sp, #32]
  4050b0:	mov	x22, x0
  4050b4:	stp	x23, x24, [sp, #48]
  4050b8:	mov	x23, x1
  4050bc:	stp	x25, x26, [sp, #64]
  4050c0:	stp	w3, w2, [sp, #88]
  4050c4:	bl	404fcc <clear@@Base+0x1e4c>
  4050c8:	cbz	x0, 405120 <clear@@Base+0x1fa0>
  4050cc:	adrp	x1, 413000 <winch@@Base+0x46c>
  4050d0:	add	x1, x1, #0xf61
  4050d4:	mov	x20, x0
  4050d8:	bl	401910 <fopen@plt>
  4050dc:	mov	x19, x0
  4050e0:	mov	x0, x20
  4050e4:	bl	401a90 <free@plt>
  4050e8:	cbz	x19, 405120 <clear@@Base+0x1fa0>
  4050ec:	mov	x2, x19
  4050f0:	add	x0, sp, #0x60
  4050f4:	mov	w1, #0x800                 	// #2048
  4050f8:	bl	401bf0 <fgets@plt>
  4050fc:	cbz	x0, 405118 <clear@@Base+0x1f98>
  405100:	adrp	x1, 414000 <winch@@Base+0x146c>
  405104:	add	x0, sp, #0x60
  405108:	add	x1, x1, #0x2b2
  40510c:	mov	x2, #0x13                  	// #19
  405110:	bl	401960 <strncmp@plt>
  405114:	cbz	w0, 40521c <clear@@Base+0x209c>
  405118:	mov	x0, x19
  40511c:	bl	4018c0 <fclose@plt>
  405120:	ldp	x29, x30, [sp]
  405124:	ldp	x19, x20, [sp, #16]
  405128:	ldp	x21, x22, [sp, #32]
  40512c:	ldp	x23, x24, [sp, #48]
  405130:	ldp	x25, x26, [sp, #64]
  405134:	add	sp, sp, #0x860
  405138:	ret
  40513c:	add	x0, x0, #0x1
  405140:	ldrb	w1, [x0]
  405144:	cbz	w1, 405158 <clear@@Base+0x1fd8>
  405148:	cmp	w1, #0xa
  40514c:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  405150:	b.ne	40513c <clear@@Base+0x1fbc>  // b.any
  405154:	strb	wzr, [x0]
  405158:	mov	x1, x25
  40515c:	add	x0, sp, #0x60
  405160:	bl	401a70 <strcmp@plt>
  405164:	cbz	w0, 4051fc <clear@@Base+0x207c>
  405168:	adrp	x1, 414000 <winch@@Base+0x146c>
  40516c:	add	x0, sp, #0x60
  405170:	add	x1, x1, #0x2ce
  405174:	bl	401a70 <strcmp@plt>
  405178:	cbz	w0, 405208 <clear@@Base+0x2088>
  40517c:	adrp	x1, 414000 <winch@@Base+0x146c>
  405180:	add	x0, sp, #0x60
  405184:	add	x1, x1, #0x2d5
  405188:	bl	401a70 <strcmp@plt>
  40518c:	cbz	w0, 405214 <clear@@Base+0x2094>
  405190:	ldrb	w0, [sp, #96]
  405194:	cmp	w0, #0x22
  405198:	b.ne	4051e8 <clear@@Base+0x2068>  // b.any
  40519c:	cbz	x20, 4051b8 <clear@@Base+0x2038>
  4051a0:	cbz	x21, 4051d4 <clear@@Base+0x2054>
  4051a4:	ldr	w0, [x21]
  4051a8:	cmp	w0, #0x0
  4051ac:	b.le	4051d4 <clear@@Base+0x2054>
  4051b0:	sub	w0, w0, #0x1
  4051b4:	str	w0, [x21]
  4051b8:	mov	x2, x19
  4051bc:	add	x0, sp, #0x60
  4051c0:	mov	w1, #0x800                 	// #2048
  4051c4:	bl	401bf0 <fgets@plt>
  4051c8:	cbz	x0, 405118 <clear@@Base+0x1f98>
  4051cc:	add	x0, sp, #0x60
  4051d0:	b	405140 <clear@@Base+0x1fc0>
  4051d4:	add	x2, sp, #0x61
  4051d8:	mov	x1, x20
  4051dc:	mov	x0, x23
  4051e0:	blr	x22
  4051e4:	b	4051b8 <clear@@Base+0x2038>
  4051e8:	cmp	w0, #0x6d
  4051ec:	b.ne	4051b8 <clear@@Base+0x2038>  // b.any
  4051f0:	add	x2, sp, #0x60
  4051f4:	mov	x1, #0x0                   	// #0
  4051f8:	b	4051dc <clear@@Base+0x205c>
  4051fc:	add	x21, sp, #0x5c
  405200:	mov	x20, x24
  405204:	b	4051b8 <clear@@Base+0x2038>
  405208:	add	x21, sp, #0x58
  40520c:	mov	x20, x26
  405210:	b	4051b8 <clear@@Base+0x2038>
  405214:	mov	x20, #0x0                   	// #0
  405218:	b	4051b8 <clear@@Base+0x2038>
  40521c:	adrp	x24, 430000 <winch@@Base+0x1d46c>
  405220:	add	x24, x24, #0x450
  405224:	adrp	x25, 414000 <winch@@Base+0x146c>
  405228:	add	x26, x24, #0x28
  40522c:	add	x25, x25, #0x2c6
  405230:	mov	x21, #0x0                   	// #0
  405234:	mov	x20, #0x0                   	// #0
  405238:	b	4051b8 <clear@@Base+0x2038>
  40523c:	stp	x29, x30, [sp, #-48]!
  405240:	mov	x29, sp
  405244:	stp	x19, x20, [sp, #16]
  405248:	mov	x19, x0
  40524c:	mov	x20, x1
  405250:	str	x21, [sp, #32]
  405254:	adrp	x21, 414000 <winch@@Base+0x146c>
  405258:	add	x21, x21, #0x2db
  40525c:	ldr	x2, [x19, #24]
  405260:	cbnz	x2, 405278 <clear@@Base+0x20f8>
  405264:	ldr	x21, [sp, #32]
  405268:	str	wzr, [x19, #32]
  40526c:	ldp	x19, x20, [sp, #16]
  405270:	ldp	x29, x30, [sp], #48
  405274:	ret
  405278:	ldr	w0, [x19, #32]
  40527c:	cbz	w0, 405290 <clear@@Base+0x2110>
  405280:	mov	x1, x21
  405284:	mov	x0, x20
  405288:	bl	401be0 <fprintf@plt>
  40528c:	str	wzr, [x19, #32]
  405290:	ldr	x19, [x19]
  405294:	b	40525c <clear@@Base+0x20dc>
  405298:	stp	x29, x30, [sp, #-48]!
  40529c:	mov	x29, sp
  4052a0:	stp	x19, x20, [sp, #16]
  4052a4:	mov	x19, x0
  4052a8:	ldr	x20, [x0]
  4052ac:	str	x21, [sp, #32]
  4052b0:	mov	x21, x1
  4052b4:	mov	x0, x20
  4052b8:	bl	4017b0 <strlen@plt>
  4052bc:	mov	w1, #0x1                   	// #1
  4052c0:	add	x2, x20, x0
  4052c4:	mov	x0, x19
  4052c8:	bl	404b48 <clear@@Base+0x19c8>
  4052cc:	ldr	x2, [x19]
  4052d0:	mov	x3, x21
  4052d4:	mov	x1, x0
  4052d8:	mov	x0, x20
  4052dc:	sub	x2, x2, x20
  4052e0:	mov	x4, #0x0                   	// #0
  4052e4:	ldp	x19, x20, [sp, #16]
  4052e8:	ldr	x21, [sp, #32]
  4052ec:	ldp	x29, x30, [sp], #48
  4052f0:	b	404de8 <clear@@Base+0x1c68>
  4052f4:	stp	x29, x30, [sp, #-64]!
  4052f8:	mov	x29, sp
  4052fc:	stp	x19, x20, [sp, #16]
  405300:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  405304:	add	x19, x19, #0xf28
  405308:	str	x21, [sp, #32]
  40530c:	adrp	x21, 436000 <PC+0x47d0>
  405310:	mov	x20, x0
  405314:	bl	40319c <clear@@Base+0x1c>
  405318:	ldr	x0, [x19, #2048]
  40531c:	ldrb	w1, [x0]
  405320:	cbnz	w1, 40534c <clear@@Base+0x21cc>
  405324:	ldr	x0, [x19, #2048]
  405328:	ldrb	w1, [x0]
  40532c:	cbnz	w1, 405394 <clear@@Base+0x2214>
  405330:	ldr	x0, [x19, #2048]
  405334:	cmp	x0, x20
  405338:	b.hi	4053c0 <clear@@Base+0x2240>  // b.pmore
  40533c:	ldp	x19, x20, [sp, #16]
  405340:	ldr	x21, [sp, #32]
  405344:	ldp	x29, x30, [sp], #64
  405348:	ret
  40534c:	add	x1, sp, #0x34
  405350:	str	x0, [sp, #56]
  405354:	add	x0, sp, #0x38
  405358:	bl	405298 <clear@@Base+0x2118>
  40535c:	ldr	w2, [sp, #52]
  405360:	ldr	w1, [x19, #2056]
  405364:	add	w1, w1, w2
  405368:	ldr	w2, [x21, #372]
  40536c:	cmp	w1, w2
  405370:	b.ge	405324 <clear@@Base+0x21a4>  // b.tcont
  405374:	ldr	x1, [sp, #56]
  405378:	str	x1, [x19, #2048]
  40537c:	bl	410240 <clear@@Base+0xd0c0>
  405380:	ldr	w0, [x19, #2056]
  405384:	ldr	w1, [sp, #52]
  405388:	add	w0, w0, w1
  40538c:	str	w0, [x19, #2056]
  405390:	b	405318 <clear@@Base+0x2198>
  405394:	add	x1, sp, #0x34
  405398:	str	x0, [sp, #56]
  40539c:	add	x0, sp, #0x38
  4053a0:	bl	405298 <clear@@Base+0x2118>
  4053a4:	ldr	w1, [sp, #52]
  4053a8:	cmp	w1, #0x0
  4053ac:	b.gt	405330 <clear@@Base+0x21b0>
  4053b0:	ldr	x1, [sp, #56]
  4053b4:	str	x1, [x19, #2048]
  4053b8:	bl	410240 <clear@@Base+0xd0c0>
  4053bc:	b	405324 <clear@@Base+0x21a4>
  4053c0:	bl	4053c8 <clear@@Base+0x2248>
  4053c4:	b	405330 <clear@@Base+0x21b0>
  4053c8:	stp	x29, x30, [sp, #-80]!
  4053cc:	mov	x29, sp
  4053d0:	stp	x19, x20, [sp, #16]
  4053d4:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  4053d8:	add	x19, x19, #0xf28
  4053dc:	stp	x21, x22, [sp, #32]
  4053e0:	ldr	x0, [x19, #2048]
  4053e4:	stp	wzr, wzr, [sp, #52]
  4053e8:	cmp	x0, x19
  4053ec:	b.ls	4054b4 <clear@@Base+0x2334>  // b.plast
  4053f0:	str	x0, [sp, #64]
  4053f4:	add	x2, sp, #0x38
  4053f8:	add	x1, sp, #0x34
  4053fc:	add	x0, sp, #0x40
  405400:	bl	404ebc <clear@@Base+0x1d3c>
  405404:	ldr	w0, [sp, #52]
  405408:	cmp	w0, #0x0
  40540c:	b.gt	40541c <clear@@Base+0x229c>
  405410:	ldr	x1, [sp, #64]
  405414:	cmp	x1, x19
  405418:	b.hi	4053f4 <clear@@Base+0x2274>  // b.pmore
  40541c:	ldr	w1, [x19, #2060]
  405420:	add	w0, w0, w1
  405424:	ldr	w1, [x19, #2056]
  405428:	cmp	w0, w1
  40542c:	b.le	405488 <clear@@Base+0x2308>
  405430:	ldrsw	x0, [x19, #2064]
  405434:	adrp	x21, 436000 <PC+0x47d0>
  405438:	add	x21, x21, #0x174
  40543c:	mov	w20, #0x0                   	// #0
  405440:	add	x0, x19, x0
  405444:	mov	w22, #0x2                   	// #2
  405448:	str	x0, [sp, #72]
  40544c:	ldr	w2, [x19, #2060]
  405450:	ldr	w0, [x21]
  405454:	ldr	x1, [sp, #72]
  405458:	sub	w0, w0, w2
  40545c:	sdiv	w0, w0, w22
  405460:	cmp	w20, w0
  405464:	b.ge	405470 <clear@@Base+0x22f0>  // b.tcont
  405468:	cmp	x1, x19
  40546c:	b.hi	4054c8 <clear@@Base+0x2348>  // b.pmore
  405470:	sub	x1, x1, x19
  405474:	str	w1, [x19, #2064]
  405478:	ldr	x20, [x19, #2048]
  40547c:	bl	404f10 <clear@@Base+0x1d90>
  405480:	mov	x0, x20
  405484:	bl	4052f4 <clear@@Base+0x2174>
  405488:	ldr	x0, [sp, #64]
  40548c:	str	x0, [x19, #2048]
  405490:	ldr	w1, [sp, #52]
  405494:	ldr	w0, [x19, #2056]
  405498:	sub	w0, w0, w1
  40549c:	str	w0, [x19, #2056]
  4054a0:	ldr	w0, [sp, #56]
  4054a4:	sub	w1, w0, #0x1
  4054a8:	str	w1, [sp, #56]
  4054ac:	cmp	w0, #0x0
  4054b0:	b.gt	4054e4 <clear@@Base+0x2364>
  4054b4:	mov	w0, #0x0                   	// #0
  4054b8:	ldp	x19, x20, [sp, #16]
  4054bc:	ldp	x21, x22, [sp, #32]
  4054c0:	ldp	x29, x30, [sp], #80
  4054c4:	ret
  4054c8:	add	x1, sp, #0x3c
  4054cc:	add	x0, sp, #0x48
  4054d0:	mov	x2, #0x0                   	// #0
  4054d4:	bl	404ebc <clear@@Base+0x1d3c>
  4054d8:	ldr	w0, [sp, #60]
  4054dc:	add	w20, w20, w0
  4054e0:	b	40544c <clear@@Base+0x22cc>
  4054e4:	bl	4033bc <clear@@Base+0x23c>
  4054e8:	b	4054a0 <clear@@Base+0x2320>
  4054ec:	stp	x29, x30, [sp, #-80]!
  4054f0:	mov	x29, sp
  4054f4:	stp	x19, x20, [sp, #16]
  4054f8:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  4054fc:	add	x19, x19, #0xf28
  405500:	stp	x21, x22, [sp, #32]
  405504:	adrp	x21, 436000 <PC+0x47d0>
  405508:	add	x21, x21, #0x174
  40550c:	ldrsw	x0, [x19, #2064]
  405510:	mov	w20, #0x0                   	// #0
  405514:	mov	w22, #0x2                   	// #2
  405518:	add	x0, x19, x0
  40551c:	str	x0, [sp, #64]
  405520:	ldr	x0, [sp, #64]
  405524:	ldr	w2, [x19, #2060]
  405528:	ldrb	w1, [x0]
  40552c:	ldr	w0, [x21]
  405530:	sub	w0, w0, w2
  405534:	sdiv	w0, w0, w22
  405538:	cmp	w0, w20
  40553c:	b.le	405544 <clear@@Base+0x23c4>
  405540:	cbnz	w1, 40557c <clear@@Base+0x23fc>
  405544:	ldr	x0, [sp, #64]
  405548:	ldrb	w1, [x0]
  40554c:	cbnz	w1, 405594 <clear@@Base+0x2414>
  405550:	ldr	x0, [sp, #64]
  405554:	sub	x0, x0, x19
  405558:	str	w0, [x19, #2064]
  40555c:	ldr	x19, [x19, #2048]
  405560:	bl	404f10 <clear@@Base+0x1d90>
  405564:	mov	x0, x19
  405568:	bl	4052f4 <clear@@Base+0x2174>
  40556c:	ldp	x19, x20, [sp, #16]
  405570:	ldp	x21, x22, [sp, #32]
  405574:	ldp	x29, x30, [sp], #80
  405578:	ret
  40557c:	add	x1, sp, #0x48
  405580:	add	x0, sp, #0x40
  405584:	bl	405298 <clear@@Base+0x2118>
  405588:	ldr	w0, [sp, #72]
  40558c:	add	w20, w20, w0
  405590:	b	405520 <clear@@Base+0x23a0>
  405594:	add	x1, sp, #0x3c
  405598:	str	x0, [sp, #72]
  40559c:	add	x0, sp, #0x48
  4055a0:	bl	405298 <clear@@Base+0x2118>
  4055a4:	ldr	w0, [sp, #60]
  4055a8:	cmp	w0, #0x0
  4055ac:	b.gt	405550 <clear@@Base+0x23d0>
  4055b0:	ldr	x0, [sp, #72]
  4055b4:	str	x0, [sp, #64]
  4055b8:	b	405544 <clear@@Base+0x23c4>
  4055bc:	stp	x29, x30, [sp, #-48]!
  4055c0:	mov	x29, sp
  4055c4:	stp	x19, x20, [sp, #16]
  4055c8:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  4055cc:	add	x19, x19, #0xf28
  4055d0:	ldr	x0, [x19, #2048]
  4055d4:	ldrb	w1, [x0]
  4055d8:	cbz	w1, 40563c <clear@@Base+0x24bc>
  4055dc:	add	x1, sp, #0x24
  4055e0:	str	x0, [sp, #40]
  4055e4:	add	x0, sp, #0x28
  4055e8:	bl	405298 <clear@@Base+0x2118>
  4055ec:	ldr	w2, [x19, #2056]
  4055f0:	mov	x20, x0
  4055f4:	ldr	w0, [sp, #36]
  4055f8:	add	w2, w2, w0
  4055fc:	adrp	x0, 436000 <PC+0x47d0>
  405600:	ldr	w1, [x0, #372]
  405604:	cmp	w2, w1
  405608:	b.lt	40564c <clear@@Base+0x24cc>  // b.tstop
  40560c:	bl	4054ec <clear@@Base+0x236c>
  405610:	ldr	w1, [sp, #36]
  405614:	ldr	x0, [sp, #40]
  405618:	str	x0, [x19, #2048]
  40561c:	ldr	w0, [x19, #2056]
  405620:	add	w0, w0, w1
  405624:	str	w0, [x19, #2056]
  405628:	mov	x0, x20
  40562c:	bl	410240 <clear@@Base+0xd0c0>
  405630:	ldr	x0, [x19, #2048]
  405634:	ldrb	w0, [x0]
  405638:	cbnz	w0, 405668 <clear@@Base+0x24e8>
  40563c:	mov	w0, #0x0                   	// #0
  405640:	ldp	x19, x20, [sp, #16]
  405644:	ldp	x29, x30, [sp], #48
  405648:	ret
  40564c:	sub	w1, w1, #0x1
  405650:	cmp	w2, w1
  405654:	b.ne	405610 <clear@@Base+0x2490>  // b.any
  405658:	ldr	x0, [x19, #2048]
  40565c:	ldrb	w0, [x0, #1]
  405660:	cbz	w0, 405610 <clear@@Base+0x2490>
  405664:	b	40560c <clear@@Base+0x248c>
  405668:	add	x1, sp, #0x24
  40566c:	add	x0, sp, #0x28
  405670:	bl	405298 <clear@@Base+0x2118>
  405674:	ldr	w1, [sp, #36]
  405678:	cmp	w1, #0x0
  40567c:	b.gt	40563c <clear@@Base+0x24bc>
  405680:	bl	410240 <clear@@Base+0xd0c0>
  405684:	ldr	x0, [sp, #40]
  405688:	str	x0, [x19, #2048]
  40568c:	b	405630 <clear@@Base+0x24b0>
  405690:	stp	x29, x30, [sp, #-32]!
  405694:	mov	x29, sp
  405698:	stp	x19, x20, [sp, #16]
  40569c:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  4056a0:	add	x19, x19, #0xf28
  4056a4:	ldr	x20, [x19, #2048]
  4056a8:	cmp	x20, x19
  4056ac:	b.eq	405718 <clear@@Base+0x2598>  // b.none
  4056b0:	bl	4053c8 <clear@@Base+0x2248>
  4056b4:	ldr	x0, [x19, #2048]
  4056b8:	sub	w20, w20, w0
  4056bc:	sxtw	x20, w20
  4056c0:	ldrb	w1, [x0, x20]
  4056c4:	strb	w1, [x0]
  4056c8:	cbz	w1, 4056d4 <clear@@Base+0x2554>
  4056cc:	add	x0, x0, #0x1
  4056d0:	b	4056c0 <clear@@Base+0x2540>
  4056d4:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  4056d8:	mov	w1, #0xffffffff            	// #-1
  4056dc:	str	w1, [x0, #1184]
  4056e0:	ldr	x0, [x19, #2048]
  4056e4:	bl	4052f4 <clear@@Base+0x2174>
  4056e8:	ldr	w1, [x19, #2088]
  4056ec:	and	w0, w1, #0x1
  4056f0:	tbz	w1, #0, 40570c <clear@@Base+0x258c>
  4056f4:	ldr	x0, [x19, #2048]
  4056f8:	cmp	x0, x19
  4056fc:	b.ne	405720 <clear@@Base+0x25a0>  // b.any
  405700:	ldrb	w0, [x19]
  405704:	cmp	w0, #0x0
  405708:	cset	w0, eq  // eq = none
  40570c:	ldp	x19, x20, [sp, #16]
  405710:	ldp	x29, x30, [sp], #32
  405714:	ret
  405718:	mov	w0, #0x1                   	// #1
  40571c:	b	40570c <clear@@Base+0x258c>
  405720:	mov	w0, #0x0                   	// #0
  405724:	b	40570c <clear@@Base+0x258c>
  405728:	adrp	x0, 432000 <PC+0x7d0>
  40572c:	ldr	x0, [x0, #1832]
  405730:	ldrb	w0, [x0]
  405734:	cbz	w0, 405754 <clear@@Base+0x25d4>
  405738:	stp	x29, x30, [sp, #-16]!
  40573c:	mov	x29, sp
  405740:	bl	4055bc <clear@@Base+0x243c>
  405744:	bl	405690 <clear@@Base+0x2510>
  405748:	mov	w0, #0x0                   	// #0
  40574c:	ldp	x29, x30, [sp], #16
  405750:	ret
  405754:	mov	w0, #0x0                   	// #0
  405758:	ret
  40575c:	stp	x29, x30, [sp, #-32]!
  405760:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  405764:	mov	x29, sp
  405768:	str	x19, [sp, #16]
  40576c:	add	x19, x0, #0xf28
  405770:	ldrb	w0, [x0, #3880]
  405774:	cbz	w0, 4057b0 <clear@@Base+0x2630>
  405778:	str	wzr, [x19, #2064]
  40577c:	bl	404f10 <clear@@Base+0x1d90>
  405780:	ldr	x0, [x19, #2048]
  405784:	mov	w1, #0xffffffff            	// #-1
  405788:	strb	wzr, [x0]
  40578c:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  405790:	str	w1, [x0, #1184]
  405794:	ldr	x0, [x19, #2048]
  405798:	bl	4052f4 <clear@@Base+0x2174>
  40579c:	ldr	w0, [x19, #2088]
  4057a0:	and	w0, w0, #0x1
  4057a4:	ldr	x19, [sp, #16]
  4057a8:	ldp	x29, x30, [sp], #32
  4057ac:	ret
  4057b0:	mov	w0, #0x1                   	// #1
  4057b4:	b	4057a4 <clear@@Base+0x2624>
  4057b8:	stp	x29, x30, [sp, #-48]!
  4057bc:	mov	x29, sp
  4057c0:	stp	x19, x20, [sp, #16]
  4057c4:	mov	w20, w1
  4057c8:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  4057cc:	add	x19, x19, #0xf28
  4057d0:	str	x21, [sp, #32]
  4057d4:	mov	x21, x0
  4057d8:	mov	x0, x19
  4057dc:	bl	4017b0 <strlen@plt>
  4057e0:	sxtw	x3, w20
  4057e4:	add	x20, x0, w20, sxtw
  4057e8:	cmp	x20, #0x7fe
  4057ec:	b.ls	405808 <clear@@Base+0x2688>  // b.plast
  4057f0:	bl	403164 <setlocale@plt+0x1544>
  4057f4:	mov	w0, #0x2                   	// #2
  4057f8:	ldp	x19, x20, [sp, #16]
  4057fc:	ldr	x21, [sp, #32]
  405800:	ldp	x29, x30, [sp], #48
  405804:	ret
  405808:	ldr	x2, [x19, #2048]
  40580c:	add	x1, x19, x0
  405810:	cmp	x2, x1
  405814:	b.ls	40584c <clear@@Base+0x26cc>  // b.plast
  405818:	mov	x1, #0x0                   	// #0
  40581c:	ldr	x0, [x19, #2048]
  405820:	add	x4, x2, x1
  405824:	add	x5, x0, x3
  405828:	cmp	x5, x4
  40582c:	b.hi	40585c <clear@@Base+0x26dc>  // b.pmore
  405830:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  405834:	mov	w2, #0xffffffff            	// #-1
  405838:	str	w2, [x1, #1184]
  40583c:	bl	4052f4 <clear@@Base+0x2174>
  405840:	bl	4055bc <clear@@Base+0x243c>
  405844:	mov	w0, #0x0                   	// #0
  405848:	b	4057f8 <clear@@Base+0x2678>
  40584c:	ldrb	w0, [x1]
  405850:	strb	w0, [x1, x3]
  405854:	sub	x1, x1, #0x1
  405858:	b	405810 <clear@@Base+0x2690>
  40585c:	ldrb	w0, [x21, x1]
  405860:	strb	w0, [x2, x1]
  405864:	add	x1, x1, #0x1
  405868:	b	40581c <clear@@Base+0x269c>
  40586c:	stp	x29, x30, [sp, #-48]!
  405870:	mov	x29, sp
  405874:	stp	x19, x20, [sp, #16]
  405878:	mov	x19, x0
  40587c:	bl	4017b0 <strlen@plt>
  405880:	add	x20, x19, x0
  405884:	str	x19, [sp, #40]
  405888:	ldr	x19, [sp, #40]
  40588c:	ldrb	w0, [x19]
  405890:	cbnz	w0, 40589c <clear@@Base+0x271c>
  405894:	mov	w19, #0x0                   	// #0
  405898:	b	4058c8 <clear@@Base+0x2748>
  40589c:	mov	x2, x20
  4058a0:	mov	w1, #0x1                   	// #1
  4058a4:	add	x0, sp, #0x28
  4058a8:	bl	404b48 <clear@@Base+0x19c8>
  4058ac:	ldr	x1, [sp, #40]
  4058b0:	mov	x0, x19
  4058b4:	sub	x1, x1, x19
  4058b8:	bl	4057b8 <clear@@Base+0x2638>
  4058bc:	mov	w19, w0
  4058c0:	cbz	w0, 405888 <clear@@Base+0x2708>
  4058c4:	bl	403164 <setlocale@plt+0x1544>
  4058c8:	mov	w0, w19
  4058cc:	ldp	x19, x20, [sp, #16]
  4058d0:	ldp	x29, x30, [sp], #48
  4058d4:	ret
  4058d8:	stp	x29, x30, [sp, #-48]!
  4058dc:	mov	x29, sp
  4058e0:	stp	x19, x20, [sp, #16]
  4058e4:	mov	x19, x0
  4058e8:	str	x21, [sp, #32]
  4058ec:	adrp	x21, 430000 <winch@@Base+0x1d46c>
  4058f0:	add	x20, x21, #0x450
  4058f4:	ldr	w0, [x20, #32]
  4058f8:	cbz	w0, 405920 <clear@@Base+0x27a0>
  4058fc:	ldr	x0, [x19, #8]
  405900:	adrp	x2, 414000 <winch@@Base+0x146c>
  405904:	adrp	x1, 417000 <winch@@Base+0x446c>
  405908:	add	x2, x2, #0x2c6
  40590c:	add	x1, x1, #0xb4c
  405910:	bl	401be0 <fprintf@plt>
  405914:	ldr	x0, [x21, #1104]
  405918:	ldr	x1, [x19, #8]
  40591c:	bl	40523c <clear@@Base+0x20bc>
  405920:	ldr	w0, [x20, #72]
  405924:	cbz	w0, 405958 <clear@@Base+0x27d8>
  405928:	ldr	x0, [x19, #8]
  40592c:	adrp	x2, 414000 <winch@@Base+0x146c>
  405930:	adrp	x1, 417000 <winch@@Base+0x446c>
  405934:	add	x2, x2, #0x2ce
  405938:	add	x1, x1, #0xb4c
  40593c:	bl	401be0 <fprintf@plt>
  405940:	ldr	x1, [x19, #8]
  405944:	ldr	x21, [sp, #32]
  405948:	ldr	x0, [x20, #40]
  40594c:	ldp	x19, x20, [sp, #16]
  405950:	ldp	x29, x30, [sp], #48
  405954:	b	40523c <clear@@Base+0x20bc>
  405958:	ldp	x19, x20, [sp, #16]
  40595c:	ldr	x21, [sp, #32]
  405960:	ldp	x29, x30, [sp], #48
  405964:	ret
  405968:	stp	x29, x30, [sp, #-48]!
  40596c:	mov	x29, sp
  405970:	stp	x19, x20, [sp, #16]
  405974:	mov	x19, x0
  405978:	str	x21, [sp, #32]
  40597c:	mov	x21, x2
  405980:	cbz	x1, 405a20 <clear@@Base+0x28a0>
  405984:	ldr	x0, [x0]
  405988:	mov	x20, x1
  40598c:	cmp	x0, x1
  405990:	b.eq	4059d0 <clear@@Base+0x2850>  // b.none
  405994:	cbz	x0, 4059a4 <clear@@Base+0x2824>
  405998:	ldr	x0, [x0]
  40599c:	ldr	x1, [x19, #8]
  4059a0:	bl	40523c <clear@@Base+0x20bc>
  4059a4:	str	x20, [x19]
  4059a8:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  4059ac:	add	x1, x1, #0x450
  4059b0:	cmp	x20, x1
  4059b4:	ldr	x0, [x19, #8]
  4059b8:	b.ne	4059e8 <clear@@Base+0x2868>  // b.any
  4059bc:	adrp	x2, 414000 <winch@@Base+0x146c>
  4059c0:	add	x2, x2, #0x2c6
  4059c4:	adrp	x1, 417000 <winch@@Base+0x446c>
  4059c8:	add	x1, x1, #0xb4c
  4059cc:	bl	401be0 <fprintf@plt>
  4059d0:	cbnz	x21, 405a00 <clear@@Base+0x2880>
  4059d4:	mov	x0, x19
  4059d8:	ldp	x19, x20, [sp, #16]
  4059dc:	ldr	x21, [sp, #32]
  4059e0:	ldp	x29, x30, [sp], #48
  4059e4:	b	4058d8 <clear@@Base+0x2758>
  4059e8:	add	x1, x1, #0x28
  4059ec:	cmp	x20, x1
  4059f0:	b.ne	4059d0 <clear@@Base+0x2850>  // b.any
  4059f4:	adrp	x2, 414000 <winch@@Base+0x146c>
  4059f8:	add	x2, x2, #0x2ce
  4059fc:	b	4059c4 <clear@@Base+0x2844>
  405a00:	mov	x2, x21
  405a04:	adrp	x1, 414000 <winch@@Base+0x146c>
  405a08:	ldr	x0, [x19, #8]
  405a0c:	add	x1, x1, #0x2db
  405a10:	ldp	x19, x20, [sp, #16]
  405a14:	ldr	x21, [sp, #32]
  405a18:	ldp	x29, x30, [sp], #48
  405a1c:	b	401be0 <fprintf@plt>
  405a20:	cbz	x2, 4059d4 <clear@@Base+0x2854>
  405a24:	ldp	x19, x20, [sp, #16]
  405a28:	ldr	x21, [sp, #32]
  405a2c:	ldp	x29, x30, [sp], #48
  405a30:	ret
  405a34:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  405a38:	add	x0, x1, #0xf28
  405a3c:	strb	wzr, [x1, #3880]
  405a40:	mov	w1, #0xffffffff            	// #-1
  405a44:	str	x0, [x0, #2048]
  405a48:	str	wzr, [x0, #2056]
  405a4c:	str	wzr, [x0, #2064]
  405a50:	str	wzr, [x0, #2092]
  405a54:	str	wzr, [x0, #2096]
  405a58:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  405a5c:	str	w1, [x0, #1184]
  405a60:	ret
  405a64:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  405a68:	add	x0, x0, #0xf28
  405a6c:	mov	w1, #0xffffffff            	// #-1
  405a70:	str	wzr, [x0, #2056]
  405a74:	str	wzr, [x0, #2060]
  405a78:	str	wzr, [x0, #2096]
  405a7c:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  405a80:	str	w1, [x0, #1184]
  405a84:	ret
  405a88:	stp	x29, x30, [sp, #-80]!
  405a8c:	mov	x29, sp
  405a90:	stp	x19, x20, [sp, #16]
  405a94:	mov	x19, x0
  405a98:	adrp	x20, 431000 <winch@@Base+0x1e46c>
  405a9c:	add	x20, x20, #0xf28
  405aa0:	stp	x21, x22, [sp, #32]
  405aa4:	stp	x23, x24, [sp, #48]
  405aa8:	adrp	x23, 431000 <winch@@Base+0x1e46c>
  405aac:	bl	4017b0 <strlen@plt>
  405ab0:	add	x23, x23, #0xed0
  405ab4:	add	x22, x19, x0
  405ab8:	mov	x24, #0x0                   	// #0
  405abc:	ldrb	w0, [x19]
  405ac0:	cbnz	w0, 405ad8 <clear@@Base+0x2958>
  405ac4:	ldp	x19, x20, [sp, #16]
  405ac8:	ldp	x21, x22, [sp, #32]
  405acc:	ldp	x23, x24, [sp, #48]
  405ad0:	ldp	x29, x30, [sp], #80
  405ad4:	ret
  405ad8:	mov	x2, x22
  405adc:	add	x0, sp, #0x48
  405ae0:	mov	w1, #0x1                   	// #1
  405ae4:	str	x19, [sp, #72]
  405ae8:	bl	404b48 <clear@@Base+0x19c8>
  405aec:	mov	x21, x0
  405af0:	ldr	x0, [sp, #72]
  405af4:	cmp	x0, x19
  405af8:	b.hi	405b34 <clear@@Base+0x29b4>  // b.pmore
  405afc:	ldr	w0, [x23]
  405b00:	cbz	w0, 405b5c <clear@@Base+0x29dc>
  405b04:	mov	x0, x21
  405b08:	bl	404c00 <clear@@Base+0x1a80>
  405b0c:	cbz	w0, 405b40 <clear@@Base+0x29c0>
  405b10:	mov	w1, #0x0                   	// #0
  405b14:	ldr	w0, [x20, #2056]
  405b18:	mov	x24, x21
  405b1c:	add	w0, w0, w1
  405b20:	str	w0, [x20, #2056]
  405b24:	ldr	w0, [x20, #2060]
  405b28:	add	w1, w0, w1
  405b2c:	str	w1, [x20, #2060]
  405b30:	b	405abc <clear@@Base+0x293c>
  405b34:	ldrb	w0, [x19], #1
  405b38:	bl	410140 <clear@@Base+0xcfc0>
  405b3c:	b	405af0 <clear@@Base+0x2970>
  405b40:	mov	x1, x21
  405b44:	mov	x0, x24
  405b48:	bl	404db4 <clear@@Base+0x1c34>
  405b4c:	cbnz	w0, 405b10 <clear@@Base+0x2990>
  405b50:	mov	x0, x21
  405b54:	bl	404da4 <clear@@Base+0x1c24>
  405b58:	cbnz	w0, 405b64 <clear@@Base+0x29e4>
  405b5c:	mov	w1, #0x1                   	// #1
  405b60:	b	405b14 <clear@@Base+0x2994>
  405b64:	mov	w1, #0x2                   	// #2
  405b68:	b	405b14 <clear@@Base+0x2994>
  405b6c:	stp	x29, x30, [sp, #-48]!
  405b70:	mov	x29, sp
  405b74:	stp	x19, x20, [sp, #16]
  405b78:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  405b7c:	add	x19, x19, #0xf28
  405b80:	mov	x0, x19
  405b84:	str	x19, [sp, #40]
  405b88:	bl	4017b0 <strlen@plt>
  405b8c:	add	x19, x19, x0
  405b90:	mov	w20, #0x0                   	// #0
  405b94:	ldr	x0, [sp, #40]
  405b98:	ldrb	w0, [x0]
  405b9c:	cbnz	w0, 405bb0 <clear@@Base+0x2a30>
  405ba0:	mov	w0, w20
  405ba4:	ldp	x19, x20, [sp, #16]
  405ba8:	ldp	x29, x30, [sp], #48
  405bac:	ret
  405bb0:	mov	x2, x19
  405bb4:	add	x0, sp, #0x28
  405bb8:	mov	w1, #0x1                   	// #1
  405bbc:	add	w20, w20, #0x1
  405bc0:	bl	404b48 <clear@@Base+0x19c8>
  405bc4:	b	405b94 <clear@@Base+0x2a14>
  405bc8:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  405bcc:	add	x2, x2, #0xf28
  405bd0:	str	w1, [x2, #2088]
  405bd4:	str	x0, [x2, #2104]
  405bd8:	cbz	x0, 405be0 <clear@@Base+0x2a60>
  405bdc:	str	x0, [x0, #16]
  405be0:	ret
  405be4:	stp	x29, x30, [sp, #-64]!
  405be8:	mov	x29, sp
  405bec:	stp	x19, x20, [sp, #16]
  405bf0:	mov	x20, x0
  405bf4:	stp	x21, x22, [sp, #32]
  405bf8:	stp	x23, x24, [sp, #48]
  405bfc:	ldrb	w0, [x1]
  405c00:	cbz	w0, 405cbc <clear@@Base+0x2b3c>
  405c04:	adrp	x0, 436000 <PC+0x47d0>
  405c08:	mov	x21, x1
  405c0c:	mov	w22, w2
  405c10:	ldr	w0, [x0, #560]
  405c14:	cbnz	w0, 405c60 <clear@@Base+0x2ae0>
  405c18:	ldr	x19, [x20, #8]
  405c1c:	cmp	x20, x19
  405c20:	b.ne	405ca4 <clear@@Base+0x2b24>  // b.any
  405c24:	mov	w1, #0x28                  	// #40
  405c28:	mov	w0, #0x1                   	// #1
  405c2c:	bl	402180 <setlocale@plt+0x560>
  405c30:	mov	x19, x0
  405c34:	mov	x0, x21
  405c38:	bl	4021b8 <setlocale@plt+0x598>
  405c3c:	str	x0, [x19, #24]
  405c40:	ldr	x0, [x20, #8]
  405c44:	str	x0, [x19, #8]
  405c48:	str	x20, [x19]
  405c4c:	ldr	x0, [x20, #8]
  405c50:	str	w22, [x19, #32]
  405c54:	str	x19, [x0]
  405c58:	str	x19, [x20, #8]
  405c5c:	b	405cb4 <clear@@Base+0x2b34>
  405c60:	ldr	x19, [x20]
  405c64:	ldr	x23, [x19, #24]
  405c68:	cbz	x23, 405c18 <clear@@Base+0x2a98>
  405c6c:	mov	x1, x21
  405c70:	mov	x0, x23
  405c74:	ldr	x24, [x19]
  405c78:	bl	401a70 <strcmp@plt>
  405c7c:	cbnz	w0, 405c9c <clear@@Base+0x2b1c>
  405c80:	ldr	x0, [x19, #8]
  405c84:	str	x24, [x0]
  405c88:	str	x0, [x24, #8]
  405c8c:	mov	x0, x23
  405c90:	bl	401a90 <free@plt>
  405c94:	mov	x0, x19
  405c98:	bl	401a90 <free@plt>
  405c9c:	mov	x19, x24
  405ca0:	b	405c64 <clear@@Base+0x2ae4>
  405ca4:	ldr	x0, [x19, #24]
  405ca8:	mov	x1, x21
  405cac:	bl	401a70 <strcmp@plt>
  405cb0:	cbnz	w0, 405c24 <clear@@Base+0x2aa4>
  405cb4:	ldr	x0, [x19]
  405cb8:	str	x0, [x20, #16]
  405cbc:	ldp	x19, x20, [sp, #16]
  405cc0:	ldp	x21, x22, [sp, #32]
  405cc4:	ldp	x23, x24, [sp, #48]
  405cc8:	ldp	x29, x30, [sp], #64
  405ccc:	ret
  405cd0:	mov	x0, x1
  405cd4:	mov	x1, x2
  405cd8:	cbz	x0, 405ce4 <clear@@Base+0x2b64>
  405cdc:	mov	w2, #0x0                   	// #0
  405ce0:	b	405be4 <clear@@Base+0x2a64>
  405ce4:	cbz	x2, 405cf0 <clear@@Base+0x2b70>
  405ce8:	mov	x0, x2
  405cec:	b	40e55c <clear@@Base+0xb3dc>
  405cf0:	ret
  405cf4:	stp	x29, x30, [sp, #-32]!
  405cf8:	mov	x29, sp
  405cfc:	str	x19, [sp, #16]
  405d00:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  405d04:	add	x19, x19, #0xf28
  405d08:	ldr	x0, [x19, #2104]
  405d0c:	cbz	x0, 405d38 <clear@@Base+0x2bb8>
  405d10:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  405d14:	ldr	x1, [x1, #1192]
  405d18:	cmp	x0, x1
  405d1c:	b.eq	405d38 <clear@@Base+0x2bb8>  // b.none
  405d20:	mov	x1, x19
  405d24:	mov	w2, #0x1                   	// #1
  405d28:	bl	405be4 <clear@@Base+0x2a64>
  405d2c:	ldr	x0, [x19, #2104]
  405d30:	mov	w1, #0x1                   	// #1
  405d34:	str	w1, [x0, #32]
  405d38:	ldr	x19, [sp, #16]
  405d3c:	ldp	x29, x30, [sp], #32
  405d40:	ret
  405d44:	stp	x29, x30, [sp, #-128]!
  405d48:	mov	x29, sp
  405d4c:	stp	x19, x20, [sp, #16]
  405d50:	and	w20, w0, #0xff
  405d54:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  405d58:	stp	x21, x22, [sp, #32]
  405d5c:	mov	w21, w0
  405d60:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  405d64:	stp	x23, x24, [sp, #48]
  405d68:	add	x19, x19, #0xf28
  405d6c:	ldr	w0, [x0, #3792]
  405d70:	stp	x25, x26, [sp, #64]
  405d74:	stp	x27, x28, [sp, #80]
  405d78:	cbnz	w0, 405db4 <clear@@Base+0x2c34>
  405d7c:	mov	w24, #0x1                   	// #1
  405d80:	strb	w20, [x19, #2112]
  405d84:	ldr	w20, [x19, #2092]
  405d88:	cbz	w20, 405e70 <clear@@Base+0x2cf0>
  405d8c:	str	wzr, [x19, #2092]
  405d90:	mov	w1, w24
  405d94:	add	x0, x19, #0x840
  405d98:	ldp	x19, x20, [sp, #16]
  405d9c:	ldp	x21, x22, [sp, #32]
  405da0:	ldp	x23, x24, [sp, #48]
  405da4:	ldp	x25, x26, [sp, #64]
  405da8:	ldp	x27, x28, [sp, #80]
  405dac:	ldp	x29, x30, [sp], #128
  405db0:	b	4057b8 <clear@@Base+0x2638>
  405db4:	ldr	w2, [x19, #2096]
  405db8:	cbnz	w2, 405e08 <clear@@Base+0x2c88>
  405dbc:	mov	w0, #0x1                   	// #1
  405dc0:	strb	w20, [x19, #2112]
  405dc4:	str	w0, [x19, #2120]
  405dc8:	tbnz	w21, #7, 405ddc <clear@@Base+0x2c5c>
  405dcc:	str	w0, [x19, #2096]
  405dd0:	ldr	w24, [x19, #2096]
  405dd4:	str	wzr, [x19, #2096]
  405dd8:	b	405d84 <clear@@Base+0x2c04>
  405ddc:	and	w0, w21, #0xc0
  405de0:	cmp	w0, #0xc0
  405de4:	b.ne	405e3c <clear@@Base+0x2cbc>  // b.any
  405de8:	and	w21, w21, #0xfe
  405dec:	cmp	w21, #0xfe
  405df0:	b.eq	405e3c <clear@@Base+0x2cbc>  // b.none
  405df4:	mov	w0, w20
  405df8:	bl	4047a4 <clear@@Base+0x1624>
  405dfc:	str	w0, [x19, #2096]
  405e00:	mov	w20, #0x0                   	// #0
  405e04:	b	405e44 <clear@@Base+0x2cc4>
  405e08:	and	w0, w21, #0xc0
  405e0c:	cmp	w0, #0x80
  405e10:	b.ne	405e64 <clear@@Base+0x2ce4>  // b.any
  405e14:	ldr	w3, [x19, #2120]
  405e18:	add	x0, x19, #0x840
  405e1c:	add	w1, w3, #0x1
  405e20:	str	w1, [x19, #2120]
  405e24:	cmp	w2, w1
  405e28:	strb	w20, [x0, w3, sxtw]
  405e2c:	b.gt	405e00 <clear@@Base+0x2c80>
  405e30:	bl	40481c <clear@@Base+0x169c>
  405e34:	cbnz	w0, 405dd0 <clear@@Base+0x2c50>
  405e38:	str	wzr, [x19, #2096]
  405e3c:	mov	w20, #0x2                   	// #2
  405e40:	bl	403164 <setlocale@plt+0x1544>
  405e44:	mov	w0, w20
  405e48:	ldp	x19, x20, [sp, #16]
  405e4c:	ldp	x21, x22, [sp, #32]
  405e50:	ldp	x23, x24, [sp, #48]
  405e54:	ldp	x25, x26, [sp, #64]
  405e58:	ldp	x27, x28, [sp, #80]
  405e5c:	ldp	x29, x30, [sp], #128
  405e60:	ret
  405e64:	str	wzr, [x19, #2096]
  405e68:	bl	403164 <setlocale@plt+0x1544>
  405e6c:	b	405dbc <clear@@Base+0x2c3c>
  405e70:	bl	406d90 <clear@@Base+0x3c10>
  405e74:	cbz	w0, 405d90 <clear@@Base+0x2c10>
  405e78:	cmp	w24, #0x1
  405e7c:	b.ne	405d90 <clear@@Base+0x2c10>  // b.any
  405e80:	adrp	x23, 430000 <winch@@Base+0x1d46c>
  405e84:	add	x23, x23, #0x450
  405e88:	ldr	x0, [x19, #2104]
  405e8c:	ldr	x2, [x23, #96]
  405e90:	cmp	x0, #0x0
  405e94:	cset	w1, eq  // eq = none
  405e98:	cmp	x0, x2
  405e9c:	lsl	w1, w1, #1
  405ea0:	b.ne	405ea8 <clear@@Base+0x2d28>  // b.any
  405ea4:	orr	w1, w1, #0x4
  405ea8:	mov	w0, w21
  405eac:	bl	408b00 <clear@@Base+0x5980>
  405eb0:	mov	w22, w0
  405eb4:	cmp	w0, #0x14
  405eb8:	b.gt	405ee8 <clear@@Base+0x2d68>
  405ebc:	cmp	w0, #0x0
  405ec0:	b.le	405ef0 <clear@@Base+0x2d70>
  405ec4:	sub	w1, w0, #0x1
  405ec8:	cmp	w1, #0x13
  405ecc:	b.hi	405ef0 <clear@@Base+0x2d70>  // b.pmore
  405ed0:	adrp	x0, 414000 <winch@@Base+0x146c>
  405ed4:	add	x0, x0, #0x2fc
  405ed8:	ldrh	w0, [x0, w1, uxtw #1]
  405edc:	adr	x1, 405ee8 <clear@@Base+0x2d68>
  405ee0:	add	x0, x1, w0, sxth #2
  405ee4:	br	x0
  405ee8:	cmp	w0, #0x65
  405eec:	b.eq	405e44 <clear@@Base+0x2cc4>  // b.none
  405ef0:	str	wzr, [x19, #2124]
  405ef4:	b	405d90 <clear@@Base+0x2c10>
  405ef8:	str	wzr, [x19, #2124]
  405efc:	bl	4055bc <clear@@Base+0x243c>
  405f00:	mov	w20, w0
  405f04:	cmp	w0, #0x1
  405f08:	b.hi	405d90 <clear@@Base+0x2c10>  // b.pmore
  405f0c:	b	405e44 <clear@@Base+0x2cc4>
  405f10:	str	wzr, [x19, #2124]
  405f14:	bl	4053c8 <clear@@Base+0x2248>
  405f18:	b	405f00 <clear@@Base+0x2d80>
  405f1c:	str	wzr, [x19, #2124]
  405f20:	ldr	x0, [x19, #2048]
  405f24:	ldrb	w1, [x0]
  405f28:	mov	w0, #0xdf                  	// #223
  405f2c:	tst	w1, w0
  405f30:	b.ne	405f4c <clear@@Base+0x2dcc>  // b.any
  405f34:	ldr	x0, [x19, #2048]
  405f38:	ldrb	w0, [x0]
  405f3c:	cmp	w0, #0x20
  405f40:	b.ne	405e44 <clear@@Base+0x2cc4>  // b.any
  405f44:	bl	4055bc <clear@@Base+0x243c>
  405f48:	b	405f34 <clear@@Base+0x2db4>
  405f4c:	bl	4055bc <clear@@Base+0x243c>
  405f50:	b	405f20 <clear@@Base+0x2da0>
  405f54:	str	wzr, [x19, #2124]
  405f58:	ldr	x0, [x19, #2048]
  405f5c:	cmp	x0, x19
  405f60:	b.ls	405f70 <clear@@Base+0x2df0>  // b.plast
  405f64:	ldurb	w0, [x0, #-1]
  405f68:	cmp	w0, #0x20
  405f6c:	b.eq	405f90 <clear@@Base+0x2e10>  // b.none
  405f70:	ldr	x0, [x19, #2048]
  405f74:	cmp	x0, x19
  405f78:	b.ls	405e44 <clear@@Base+0x2cc4>  // b.plast
  405f7c:	ldurb	w0, [x0, #-1]
  405f80:	cmp	w0, #0x20
  405f84:	b.eq	405e44 <clear@@Base+0x2cc4>  // b.none
  405f88:	bl	4053c8 <clear@@Base+0x2248>
  405f8c:	b	405f70 <clear@@Base+0x2df0>
  405f90:	bl	4053c8 <clear@@Base+0x2248>
  405f94:	b	405f58 <clear@@Base+0x2dd8>
  405f98:	str	wzr, [x19, #2064]
  405f9c:	str	wzr, [x19, #2124]
  405fa0:	bl	404f10 <clear@@Base+0x1d90>
  405fa4:	ldr	x0, [x19, #2048]
  405fa8:	bl	4052f4 <clear@@Base+0x2174>
  405fac:	b	405e44 <clear@@Base+0x2cc4>
  405fb0:	str	wzr, [x19, #2124]
  405fb4:	ldr	x0, [x19, #2048]
  405fb8:	ldrb	w0, [x0]
  405fbc:	cbz	w0, 405e44 <clear@@Base+0x2cc4>
  405fc0:	bl	4055bc <clear@@Base+0x243c>
  405fc4:	b	405fb4 <clear@@Base+0x2e34>
  405fc8:	str	wzr, [x19, #2124]
  405fcc:	b	405e44 <clear@@Base+0x2cc4>
  405fd0:	str	wzr, [x19, #2124]
  405fd4:	bl	405690 <clear@@Base+0x2510>
  405fd8:	b	405f00 <clear@@Base+0x2d80>
  405fdc:	str	wzr, [x19, #2124]
  405fe0:	bl	40575c <clear@@Base+0x25dc>
  405fe4:	b	405f00 <clear@@Base+0x2d80>
  405fe8:	mov	w20, #0x1                   	// #1
  405fec:	str	wzr, [x19, #2124]
  405ff0:	bl	40575c <clear@@Base+0x25dc>
  405ff4:	b	405e44 <clear@@Base+0x2cc4>
  405ff8:	ldr	x0, [x19, #2048]
  405ffc:	str	wzr, [x19, #2124]
  406000:	cmp	x0, x19
  406004:	b.ls	406038 <clear@@Base+0x2eb8>  // b.plast
  406008:	ldurb	w0, [x0, #-1]
  40600c:	cmp	w0, #0x20
  406010:	b.ne	406038 <clear@@Base+0x2eb8>  // b.any
  406014:	ldr	x0, [x19, #2048]
  406018:	cmp	x0, x19
  40601c:	b.ls	405e44 <clear@@Base+0x2cc4>  // b.plast
  406020:	ldurb	w0, [x0, #-1]
  406024:	cmp	w0, #0x20
  406028:	b.ne	405e44 <clear@@Base+0x2cc4>  // b.any
  40602c:	bl	405690 <clear@@Base+0x2510>
  406030:	b	406014 <clear@@Base+0x2e94>
  406034:	bl	405690 <clear@@Base+0x2510>
  406038:	ldr	x0, [x19, #2048]
  40603c:	cmp	x0, x19
  406040:	b.ls	405e44 <clear@@Base+0x2cc4>  // b.plast
  406044:	ldurb	w0, [x0, #-1]
  406048:	cmp	w0, #0x20
  40604c:	b.ne	406034 <clear@@Base+0x2eb4>  // b.any
  406050:	b	405e44 <clear@@Base+0x2cc4>
  406054:	str	wzr, [x19, #2124]
  406058:	bl	405728 <clear@@Base+0x25a8>
  40605c:	b	405f00 <clear@@Base+0x2d80>
  406060:	ldr	x0, [x19, #2048]
  406064:	str	wzr, [x19, #2124]
  406068:	ldrb	w0, [x0]
  40606c:	cmp	w0, #0x20
  406070:	b.ne	406090 <clear@@Base+0x2f10>  // b.any
  406074:	bl	405728 <clear@@Base+0x25a8>
  406078:	ldr	x0, [x19, #2048]
  40607c:	ldrb	w0, [x0]
  406080:	cmp	w0, #0x20
  406084:	b.eq	406074 <clear@@Base+0x2ef4>  // b.none
  406088:	b	405e44 <clear@@Base+0x2cc4>
  40608c:	bl	405728 <clear@@Base+0x25a8>
  406090:	ldr	x0, [x19, #2048]
  406094:	ldrb	w1, [x0]
  406098:	mov	w0, #0xdf                  	// #223
  40609c:	tst	w1, w0
  4060a0:	b.ne	40608c <clear@@Base+0x2f0c>  // b.any
  4060a4:	b	405e44 <clear@@Base+0x2cc4>
  4060a8:	mov	w0, #0x1                   	// #1
  4060ac:	str	w0, [x19, #2092]
  4060b0:	b	405e44 <clear@@Base+0x2cc4>
  4060b4:	ldr	x24, [x19, #2104]
  4060b8:	str	wzr, [x19, #2124]
  4060bc:	cbnz	x24, 4060c8 <clear@@Base+0x2f48>
  4060c0:	bl	403164 <setlocale@plt+0x1544>
  4060c4:	b	405e44 <clear@@Base+0x2cc4>
  4060c8:	ldr	w0, [x23, #80]
  4060cc:	tbz	w0, #31, 4060dc <clear@@Base+0x2f5c>
  4060d0:	ldr	x0, [x19, #2048]
  4060d4:	sub	x0, x0, x19
  4060d8:	str	w0, [x23, #80]
  4060dc:	ldrsw	x25, [x23, #80]
  4060e0:	ldr	x21, [x24, #16]
  4060e4:	cmp	w22, #0xd
  4060e8:	ldp	x0, x21, [x21]
  4060ec:	csel	x21, x21, x0, eq  // eq = none
  4060f0:	cmp	x24, x21
  4060f4:	b.eq	4060c0 <clear@@Base+0x2f40>  // b.none
  4060f8:	ldr	x23, [x21, #24]
  4060fc:	mov	x2, x25
  406100:	mov	x0, x19
  406104:	mov	x1, x23
  406108:	bl	401960 <strncmp@plt>
  40610c:	cbnz	w0, 4060e4 <clear@@Base+0x2f64>
  406110:	str	x21, [x24, #16]
  406114:	str	wzr, [x19, #2064]
  406118:	bl	404f10 <clear@@Base+0x1d90>
  40611c:	bl	40319c <clear@@Base+0x1c>
  406120:	mov	x1, x23
  406124:	mov	x0, x19
  406128:	bl	401ac0 <strcpy@plt>
  40612c:	str	x19, [x19, #2048]
  406130:	ldr	x0, [x19, #2048]
  406134:	ldrb	w0, [x0]
  406138:	cbz	w0, 405e44 <clear@@Base+0x2cc4>
  40613c:	bl	4055bc <clear@@Base+0x243c>
  406140:	b	406130 <clear@@Base+0x2fb0>
  406144:	ldr	w0, [x19, #2124]
  406148:	cbz	w0, 406154 <clear@@Base+0x2fd4>
  40614c:	cmp	w22, #0xf
  406150:	b.ne	406378 <clear@@Base+0x31f8>  // b.any
  406154:	ldr	x0, [x19, #2128]
  406158:	cbz	x0, 406164 <clear@@Base+0x2fe4>
  40615c:	bl	401a90 <free@plt>
  406160:	str	xzr, [x19, #2128]
  406164:	bl	409974 <clear@@Base+0x67f4>
  406168:	mov	x27, x0
  40616c:	bl	4017b0 <strlen@plt>
  406170:	mov	x26, x0
  406174:	ldr	x0, [x19, #2048]
  406178:	ldrb	w1, [x0]
  40617c:	mov	w0, #0xdf                  	// #223
  406180:	tst	w1, w0
  406184:	b.ne	4061ac <clear@@Base+0x302c>  // b.any
  406188:	ldr	x25, [x19, #2048]
  40618c:	cmp	x25, x19
  406190:	b.eq	40624c <clear@@Base+0x30cc>  // b.none
  406194:	mov	x21, x19
  406198:	cmp	x25, x21
  40619c:	b.hi	4061b4 <clear@@Base+0x3034>  // b.pmore
  4061a0:	cbz	x25, 40624c <clear@@Base+0x30cc>
  4061a4:	mov	x21, x25
  4061a8:	b	4061e4 <clear@@Base+0x3064>
  4061ac:	bl	4055bc <clear@@Base+0x243c>
  4061b0:	b	406174 <clear@@Base+0x2ff4>
  4061b4:	ldrb	w0, [x21]
  4061b8:	cmp	w0, #0x20
  4061bc:	b.eq	406290 <clear@@Base+0x3110>  // b.none
  4061c0:	sxtw	x2, w26
  4061c4:	ldrb	w5, [x23, #104]
  4061c8:	ldrb	w4, [x23, #105]
  4061cc:	mov	x24, x19
  4061d0:	sub	x6, x2, #0x1
  4061d4:	mov	w28, #0x0                   	// #0
  4061d8:	mov	w3, #0x0                   	// #0
  4061dc:	cmp	x25, x24
  4061e0:	b.hi	406298 <clear@@Base+0x3118>  // b.pmore
  4061e4:	ldr	x0, [x19, #2144]
  4061e8:	str	x21, [x19, #2136]
  4061ec:	cbz	x0, 4061f4 <clear@@Base+0x3074>
  4061f0:	bl	401a90 <free@plt>
  4061f4:	ldr	x0, [x19, #2048]
  4061f8:	mov	w1, #0x1                   	// #1
  4061fc:	sub	x0, x0, x21
  406200:	add	w0, w0, w1
  406204:	bl	402180 <setlocale@plt+0x560>
  406208:	ldr	x2, [x19, #2048]
  40620c:	mov	x1, x21
  406210:	str	x0, [x19, #2144]
  406214:	sub	x2, x2, x21
  406218:	bl	401b80 <strncpy@plt>
  40621c:	ldr	x0, [x19, #2048]
  406220:	ldrb	w25, [x0]
  406224:	strb	wzr, [x0]
  406228:	ldrb	w1, [x21]
  40622c:	ldrb	w0, [x23, #104]
  406230:	cmp	w1, w0
  406234:	b.eq	40632c <clear@@Base+0x31ac>  // b.none
  406238:	mov	x0, x21
  40623c:	bl	40a178 <clear@@Base+0x6ff8>
  406240:	str	x0, [x19, #2128]
  406244:	ldr	x0, [x19, #2048]
  406248:	strb	w25, [x0]
  40624c:	ldr	x1, [x19, #2128]
  406250:	cbz	x1, 4060c0 <clear@@Base+0x2f40>
  406254:	cmp	w22, #0xf
  406258:	b.ne	406354 <clear@@Base+0x31d4>  // b.any
  40625c:	str	x1, [x19, #2152]
  406260:	ldr	x1, [x19, #2048]
  406264:	ldr	x0, [x19, #2136]
  406268:	cmp	x1, x0
  40626c:	b.hi	406380 <clear@@Base+0x3200>  // b.pmore
  406270:	ldr	x0, [x19, #2152]
  406274:	cbnz	x0, 406388 <clear@@Base+0x3208>
  406278:	ldr	x0, [x19, #2144]
  40627c:	str	wzr, [x19, #2124]
  406280:	bl	40586c <clear@@Base+0x26ec>
  406284:	cbz	w0, 405e44 <clear@@Base+0x2cc4>
  406288:	str	wzr, [x19, #2124]
  40628c:	b	4060c0 <clear@@Base+0x2f40>
  406290:	add	x21, x21, #0x1
  406294:	b	406198 <clear@@Base+0x3018>
  406298:	cbnz	w28, 406318 <clear@@Base+0x3198>
  40629c:	cmp	w26, #0x0
  4062a0:	b.le	4062f0 <clear@@Base+0x3170>
  4062a4:	add	x0, x24, x2
  4062a8:	cmp	x25, x0
  4062ac:	b.ls	4062f0 <clear@@Base+0x3170>  // b.plast
  4062b0:	mov	x1, x27
  4062b4:	mov	x0, x24
  4062b8:	str	x2, [sp, #96]
  4062bc:	stp	w3, w4, [sp, #108]
  4062c0:	str	w5, [sp, #116]
  4062c4:	str	x6, [sp, #120]
  4062c8:	bl	401960 <strncmp@plt>
  4062cc:	ldp	w3, w4, [sp, #108]
  4062d0:	ldr	w5, [sp, #116]
  4062d4:	ldr	x2, [sp, #96]
  4062d8:	ldr	x6, [sp, #120]
  4062dc:	cbnz	w0, 4062f0 <clear@@Base+0x3170>
  4062e0:	add	x24, x24, x6
  4062e4:	mov	w28, #0x1                   	// #1
  4062e8:	add	x24, x24, #0x1
  4062ec:	b	4061dc <clear@@Base+0x305c>
  4062f0:	ldrb	w0, [x24]
  4062f4:	cbz	w3, 406304 <clear@@Base+0x3184>
  4062f8:	cmp	w0, w4
  4062fc:	cset	w3, ne  // ne = any
  406300:	b	4062e8 <clear@@Base+0x3168>
  406304:	cmp	w0, w5
  406308:	b.eq	406320 <clear@@Base+0x31a0>  // b.none
  40630c:	cmp	w0, #0x20
  406310:	b.ne	406318 <clear@@Base+0x3198>  // b.any
  406314:	add	x21, x24, #0x1
  406318:	mov	w28, #0x0                   	// #0
  40631c:	b	4062e8 <clear@@Base+0x3168>
  406320:	mov	w28, #0x0                   	// #0
  406324:	mov	w3, #0x1                   	// #1
  406328:	b	4062e8 <clear@@Base+0x3168>
  40632c:	add	x21, x21, #0x1
  406330:	mov	x0, x21
  406334:	bl	409a84 <clear@@Base+0x6904>
  406338:	mov	x24, x0
  40633c:	cbz	x0, 406238 <clear@@Base+0x30b8>
  406340:	bl	40a178 <clear@@Base+0x6ff8>
  406344:	str	x0, [x19, #2128]
  406348:	mov	x0, x24
  40634c:	bl	401a90 <free@plt>
  406350:	b	406244 <clear@@Base+0x30c4>
  406354:	mov	w0, #0x1                   	// #1
  406358:	str	w0, [x19, #2124]
  40635c:	add	x0, x19, #0x818
  406360:	bl	408ce4 <clear@@Base+0x5b64>
  406364:	mov	x1, #0x0                   	// #0
  406368:	mov	w0, w22
  40636c:	bl	404f90 <clear@@Base+0x1e10>
  406370:	str	x0, [x19, #2152]
  406374:	b	406260 <clear@@Base+0x30e0>
  406378:	ldr	x1, [x19, #2152]
  40637c:	b	406368 <clear@@Base+0x31e8>
  406380:	bl	405690 <clear@@Base+0x2510>
  406384:	b	406260 <clear@@Base+0x30e0>
  406388:	bl	40586c <clear@@Base+0x26ec>
  40638c:	cbnz	w0, 406288 <clear@@Base+0x3108>
  406390:	ldr	x0, [x19, #2152]
  406394:	bl	40a53c <clear@@Base+0x73bc>
  406398:	cbz	w0, 405e44 <clear@@Base+0x2cc4>
  40639c:	ldr	x0, [x19, #2048]
  4063a0:	cmp	x0, x19
  4063a4:	b.ls	4063bc <clear@@Base+0x323c>  // b.plast
  4063a8:	ldurb	w1, [x0, #-1]
  4063ac:	ldrb	w0, [x23, #105]
  4063b0:	cmp	w1, w0
  4063b4:	b.ne	4063bc <clear@@Base+0x323c>  // b.any
  4063b8:	bl	405690 <clear@@Base+0x2510>
  4063bc:	adrp	x0, 414000 <winch@@Base+0x146c>
  4063c0:	add	x0, x0, #0x2e0
  4063c4:	bl	40874c <clear@@Base+0x55cc>
  4063c8:	cbnz	x0, 406280 <clear@@Base+0x3100>
  4063cc:	adrp	x0, 414000 <winch@@Base+0x146c>
  4063d0:	add	x0, x0, #0x35d
  4063d4:	b	406280 <clear@@Base+0x3100>
  4063d8:	stp	x29, x30, [sp, #-48]!
  4063dc:	mov	x4, #0xa                   	// #10
  4063e0:	mov	x29, sp
  4063e4:	stp	x19, x20, [sp, #16]
  4063e8:	mov	x19, x0
  4063ec:	mov	x20, #0x0                   	// #0
  4063f0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4063f4:	add	x0, x0, #0xf28
  4063f8:	str	x0, [sp, #40]
  4063fc:	ldr	x2, [sp, #40]
  406400:	mov	x0, x2
  406404:	ldrb	w1, [x0], #1
  406408:	sub	w1, w1, #0x30
  40640c:	and	w3, w1, #0xff
  406410:	cmp	w3, #0x9
  406414:	b.ls	406450 <clear@@Base+0x32d0>  // b.plast
  406418:	str	xzr, [x19]
  40641c:	str	x0, [sp, #40]
  406420:	ldrb	w0, [x2]
  406424:	cmp	w0, #0x2e
  406428:	b.ne	406440 <clear@@Base+0x32c0>  // b.any
  40642c:	add	x2, sp, #0x24
  406430:	add	x0, sp, #0x28
  406434:	mov	x1, #0x0                   	// #0
  406438:	bl	40fb68 <clear@@Base+0xc9e8>
  40643c:	str	x0, [x19]
  406440:	mov	x0, x20
  406444:	ldp	x19, x20, [sp, #16]
  406448:	ldp	x29, x30, [sp], #48
  40644c:	ret
  406450:	sxtw	x1, w1
  406454:	str	x0, [sp, #40]
  406458:	madd	x20, x20, x4, x1
  40645c:	b	4063fc <clear@@Base+0x327c>
  406460:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  406464:	add	x0, x0, #0xf28
  406468:	ret
  40646c:	adrp	x0, 432000 <PC+0x7d0>
  406470:	ldr	x0, [x0, #1888]
  406474:	cbz	x0, 406484 <clear@@Base+0x3304>
  406478:	ldr	x0, [x0, #16]
  40647c:	ldr	x0, [x0, #8]
  406480:	ldr	x0, [x0, #24]
  406484:	ret
  406488:	mov	w3, #0x0                   	// #0
  40648c:	mov	w2, #0x0                   	// #0
  406490:	mov	x1, #0x0                   	// #0
  406494:	adrp	x0, 405000 <clear@@Base+0x1e80>
  406498:	add	x0, x0, #0xcd0
  40649c:	b	40509c <clear@@Base+0x1f1c>
  4064a0:	stp	x29, x30, [sp, #-192]!
  4064a4:	mov	x29, sp
  4064a8:	stp	x23, x24, [sp, #48]
  4064ac:	adrp	x23, 430000 <winch@@Base+0x1d46c>
  4064b0:	add	x24, x23, #0x450
  4064b4:	stp	x19, x20, [sp, #16]
  4064b8:	ldr	w1, [x24, #72]
  4064bc:	ldr	w0, [x24, #32]
  4064c0:	stp	x21, x22, [sp, #32]
  4064c4:	orr	w0, w0, w1
  4064c8:	adrp	x1, 435000 <PC+0x37d0>
  4064cc:	ldr	w1, [x1, #704]
  4064d0:	orr	w0, w0, w1
  4064d4:	cbz	w0, 406624 <clear@@Base+0x34a4>
  4064d8:	bl	404fcc <clear@@Base+0x1e4c>
  4064dc:	mov	x22, x0
  4064e0:	cbz	x0, 406624 <clear@@Base+0x34a4>
  4064e4:	bl	4017b0 <strlen@plt>
  4064e8:	add	w1, w0, #0x1
  4064ec:	mov	w0, #0x1                   	// #1
  4064f0:	bl	402180 <setlocale@plt+0x560>
  4064f4:	mov	x1, x22
  4064f8:	mov	x19, x0
  4064fc:	bl	401ac0 <strcpy@plt>
  406500:	mov	x0, x19
  406504:	bl	4017b0 <strlen@plt>
  406508:	sub	x0, x0, #0x1
  40650c:	mov	w2, #0x51                  	// #81
  406510:	ldrb	w1, [x19, x0]
  406514:	cmp	w1, #0x51
  406518:	mov	w1, #0x5a                  	// #90
  40651c:	csel	w1, w1, w2, eq  // eq = none
  406520:	strb	w1, [x19, x0]
  406524:	mov	x0, x19
  406528:	adrp	x1, 413000 <winch@@Base+0x46c>
  40652c:	add	x1, x1, #0xec7
  406530:	bl	401910 <fopen@plt>
  406534:	mov	x20, x0
  406538:	cbz	x0, 406614 <clear@@Base+0x3494>
  40653c:	bl	401890 <fileno@plt>
  406540:	add	x1, sp, #0x40
  406544:	bl	413a68 <winch@@Base+0xed4>
  406548:	tbnz	w0, #31, 40656c <clear@@Base+0x33ec>
  40654c:	ldr	w0, [sp, #80]
  406550:	and	w0, w0, #0xf000
  406554:	cmp	w0, #0x8, lsl #12
  406558:	b.ne	40656c <clear@@Base+0x33ec>  // b.any
  40655c:	mov	x0, x20
  406560:	bl	401890 <fileno@plt>
  406564:	mov	w1, #0x180                 	// #384
  406568:	bl	4019c0 <fchmod@plt>
  40656c:	adrp	x0, 414000 <winch@@Base+0x146c>
  406570:	add	x0, x0, #0x2ee
  406574:	bl	40874c <clear@@Base+0x55cc>
  406578:	cbz	x0, 406638 <clear@@Base+0x34b8>
  40657c:	bl	4018e0 <atoi@plt>
  406580:	mov	w21, w0
  406584:	cmp	w0, #0x0
  406588:	mov	w0, #0x64                  	// #100
  40658c:	csel	w21, w21, w0, gt
  406590:	ldr	x0, [x23, #1104]
  406594:	mov	w2, #0x0                   	// #0
  406598:	ldr	x1, [x0, #24]
  40659c:	cbnz	x1, 406640 <clear@@Base+0x34c0>
  4065a0:	sub	w23, w2, w21
  4065a4:	ldr	x0, [x24, #40]
  4065a8:	mov	w24, #0x0                   	// #0
  4065ac:	ldr	x1, [x0, #24]
  4065b0:	cbnz	x1, 40664c <clear@@Base+0x34cc>
  4065b4:	mov	x0, x20
  4065b8:	adrp	x2, 414000 <winch@@Base+0x146c>
  4065bc:	adrp	x1, 417000 <winch@@Base+0x446c>
  4065c0:	add	x2, x2, #0x2b2
  4065c4:	add	x1, x1, #0xb4c
  4065c8:	bl	401be0 <fprintf@plt>
  4065cc:	sub	w3, w24, w21
  4065d0:	mov	w2, w23
  4065d4:	add	x1, sp, #0x40
  4065d8:	adrp	x0, 405000 <clear@@Base+0x1e80>
  4065dc:	add	x0, x0, #0x968
  4065e0:	stp	xzr, x20, [sp, #64]
  4065e4:	bl	40509c <clear@@Base+0x1f1c>
  4065e8:	add	x0, sp, #0x40
  4065ec:	bl	4058d8 <clear@@Base+0x2758>
  4065f0:	adrp	x1, 414000 <winch@@Base+0x146c>
  4065f4:	add	x1, x1, #0x2d5
  4065f8:	mov	x0, x20
  4065fc:	bl	40e48c <clear@@Base+0xb30c>
  406600:	mov	x0, x20
  406604:	bl	4018c0 <fclose@plt>
  406608:	mov	x1, x22
  40660c:	mov	x0, x19
  406610:	bl	401ab0 <rename@plt>
  406614:	mov	x0, x19
  406618:	bl	401a90 <free@plt>
  40661c:	mov	x0, x22
  406620:	bl	401a90 <free@plt>
  406624:	ldp	x19, x20, [sp, #16]
  406628:	ldp	x21, x22, [sp, #32]
  40662c:	ldp	x23, x24, [sp, #48]
  406630:	ldp	x29, x30, [sp], #192
  406634:	ret
  406638:	mov	w21, #0x64                  	// #100
  40663c:	b	406590 <clear@@Base+0x3410>
  406640:	add	w2, w2, #0x1
  406644:	ldr	x0, [x0]
  406648:	b	406598 <clear@@Base+0x3418>
  40664c:	add	w24, w24, #0x1
  406650:	ldr	x0, [x0]
  406654:	b	4065ac <clear@@Base+0x342c>
  406658:	stp	x29, x30, [sp, #-32]!
  40665c:	adrp	x1, 432000 <PC+0x7d0>
  406660:	mov	x29, sp
  406664:	ldr	x0, [x1, #1944]
  406668:	stp	x19, x20, [sp, #16]
  40666c:	cbnz	x0, 406688 <clear@@Base+0x3508>
  406670:	bl	413968 <winch@@Base+0xdd4>
  406674:	sxtw	x19, w0
  406678:	mov	x0, x19
  40667c:	ldp	x19, x20, [sp, #16]
  406680:	ldp	x29, x30, [sp], #32
  406684:	ret
  406688:	ldp	x2, x19, [x0]
  40668c:	add	x20, x1, #0x798
  406690:	str	x2, [x1, #1944]
  406694:	bl	401a90 <free@plt>
  406698:	mov	x0, #0x40000000            	// #1073741824
  40669c:	cmp	x19, x0
  4066a0:	b.ne	406678 <clear@@Base+0x34f8>  // b.any
  4066a4:	ldr	w0, [x20, #8]
  4066a8:	cmp	w0, #0x6
  4066ac:	b.eq	4066c8 <clear@@Base+0x3548>  // b.none
  4066b0:	cmp	w0, #0xf
  4066b4:	b.eq	4066c0 <clear@@Base+0x3540>  // b.none
  4066b8:	cmp	w0, #0x5
  4066bc:	b.ne	406670 <clear@@Base+0x34f0>  // b.any
  4066c0:	mov	x19, #0xa                   	// #10
  4066c4:	b	406678 <clear@@Base+0x34f8>
  4066c8:	mov	x19, #0x67                  	// #103
  4066cc:	b	406678 <clear@@Base+0x34f8>
  4066d0:	stp	x29, x30, [sp, #-16]!
  4066d4:	adrp	x1, 432000 <PC+0x7d0>
  4066d8:	mov	x29, sp
  4066dc:	str	w0, [x1, #1952]
  4066e0:	bl	402f0c <setlocale@plt+0x12ec>
  4066e4:	bl	4032f4 <clear@@Base+0x174>
  4066e8:	ldp	x29, x30, [sp], #16
  4066ec:	b	405a64 <clear@@Base+0x28e4>
  4066f0:	stp	x29, x30, [sp, #-32]!
  4066f4:	mov	x29, sp
  4066f8:	str	x19, [sp, #16]
  4066fc:	adrp	x19, 432000 <PC+0x7d0>
  406700:	add	x19, x19, #0x798
  406704:	ldr	w0, [x19, #12]
  406708:	tbz	w0, #13, 4067ac <clear@@Base+0x362c>
  40670c:	mov	w0, #0x37                  	// #55
  406710:	bl	4066d0 <clear@@Base+0x3550>
  406714:	ldr	w0, [x19, #12]
  406718:	tbz	w0, #8, 406728 <clear@@Base+0x35a8>
  40671c:	adrp	x0, 414000 <winch@@Base+0x146c>
  406720:	add	x0, x0, #0x324
  406724:	bl	405a88 <clear@@Base+0x2908>
  406728:	ldr	w0, [x19, #12]
  40672c:	tbz	w0, #10, 40673c <clear@@Base+0x35bc>
  406730:	adrp	x0, 414000 <winch@@Base+0x146c>
  406734:	add	x0, x0, #0x32f
  406738:	bl	405a88 <clear@@Base+0x2908>
  40673c:	ldr	w0, [x19, #12]
  406740:	tbz	w0, #9, 406750 <clear@@Base+0x35d0>
  406744:	adrp	x0, 414000 <winch@@Base+0x146c>
  406748:	add	x0, x0, #0x33b
  40674c:	bl	405a88 <clear@@Base+0x2908>
  406750:	ldr	w0, [x19, #12]
  406754:	tbz	w0, #2, 406764 <clear@@Base+0x35e4>
  406758:	adrp	x0, 414000 <winch@@Base+0x146c>
  40675c:	add	x0, x0, #0x347
  406760:	bl	405a88 <clear@@Base+0x2908>
  406764:	ldr	w0, [x19, #12]
  406768:	tbz	w0, #12, 406778 <clear@@Base+0x35f8>
  40676c:	adrp	x0, 414000 <winch@@Base+0x146c>
  406770:	add	x0, x0, #0x351
  406774:	bl	405a88 <clear@@Base+0x2908>
  406778:	ldr	w0, [x19, #12]
  40677c:	tbz	w0, #13, 4067c0 <clear@@Base+0x3640>
  406780:	adrp	x0, 414000 <winch@@Base+0x146c>
  406784:	add	x0, x0, #0x35c
  406788:	bl	405a88 <clear@@Base+0x2908>
  40678c:	adrp	x0, 436000 <PC+0x47d0>
  406790:	mov	w1, #0x0                   	// #0
  406794:	ldr	x19, [sp, #16]
  406798:	str	wzr, [x0, #448]
  40679c:	ldp	x29, x30, [sp], #32
  4067a0:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  4067a4:	ldr	x0, [x0, #1200]
  4067a8:	b	405bc8 <clear@@Base+0x2a48>
  4067ac:	tbz	w0, #0, 4067b8 <clear@@Base+0x3638>
  4067b0:	mov	w0, #0xf                   	// #15
  4067b4:	b	406710 <clear@@Base+0x3590>
  4067b8:	mov	w0, #0x5                   	// #5
  4067bc:	b	406710 <clear@@Base+0x3590>
  4067c0:	tbz	w0, #0, 4067d0 <clear@@Base+0x3650>
  4067c4:	adrp	x0, 414000 <winch@@Base+0x146c>
  4067c8:	add	x0, x0, #0x35d
  4067cc:	b	406788 <clear@@Base+0x3608>
  4067d0:	adrp	x0, 414000 <winch@@Base+0x146c>
  4067d4:	add	x0, x0, #0x285
  4067d8:	b	406788 <clear@@Base+0x3608>
  4067dc:	stp	x29, x30, [sp, #-48]!
  4067e0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4067e4:	add	x0, x0, #0xacd
  4067e8:	mov	x29, sp
  4067ec:	stp	x21, x22, [sp, #32]
  4067f0:	adrp	x21, 432000 <PC+0x7d0>
  4067f4:	add	x21, x21, #0x798
  4067f8:	stp	x19, x20, [sp, #16]
  4067fc:	adrp	x20, 414000 <winch@@Base+0x146c>
  406800:	add	x20, x20, #0x35f
  406804:	ldr	w1, [x21, #16]
  406808:	ands	w19, w1, #0xffffffbf
  40680c:	and	w22, w1, #0x40
  406810:	csel	x20, x20, x0, eq  // eq = none
  406814:	mov	w0, #0x2f                  	// #47
  406818:	bl	4066d0 <clear@@Base+0x3550>
  40681c:	mov	x0, x20
  406820:	bl	405a88 <clear@@Base+0x2908>
  406824:	ldr	w0, [x21, #20]
  406828:	cbz	w0, 406834 <clear@@Base+0x36b4>
  40682c:	mov	x0, x20
  406830:	bl	405a88 <clear@@Base+0x2908>
  406834:	cbz	w22, 406844 <clear@@Base+0x36c4>
  406838:	adrp	x0, 414000 <winch@@Base+0x146c>
  40683c:	add	x0, x0, #0x361
  406840:	bl	405a88 <clear@@Base+0x2908>
  406844:	cmp	w19, #0x2
  406848:	b.eq	406874 <clear@@Base+0x36f4>  // b.none
  40684c:	cmp	w19, #0x3
  406850:	b.eq	406884 <clear@@Base+0x3704>  // b.none
  406854:	ldp	x19, x20, [sp, #16]
  406858:	adrp	x0, 436000 <PC+0x47d0>
  40685c:	ldp	x21, x22, [sp, #32]
  406860:	str	wzr, [x0, #448]
  406864:	ldp	x29, x30, [sp], #48
  406868:	mov	w1, #0x0                   	// #0
  40686c:	mov	x0, #0x0                   	// #0
  406870:	b	405bc8 <clear@@Base+0x2a48>
  406874:	adrp	x0, 414000 <winch@@Base+0x146c>
  406878:	add	x0, x0, #0x365
  40687c:	bl	405a88 <clear@@Base+0x2908>
  406880:	b	406854 <clear@@Base+0x36d4>
  406884:	adrp	x0, 414000 <winch@@Base+0x146c>
  406888:	add	x0, x0, #0x367
  40688c:	b	40687c <clear@@Base+0x36fc>
  406890:	stp	x29, x30, [sp, #-48]!
  406894:	mov	x29, sp
  406898:	stp	x19, x20, [sp, #16]
  40689c:	mov	x19, x2
  4068a0:	mov	w20, w3
  4068a4:	str	x21, [sp, #32]
  4068a8:	mov	x21, x1
  4068ac:	bl	4066d0 <clear@@Base+0x3550>
  4068b0:	mov	x0, x21
  4068b4:	bl	405a88 <clear@@Base+0x2908>
  4068b8:	mov	w1, w20
  4068bc:	mov	x0, x19
  4068c0:	ldp	x19, x20, [sp, #16]
  4068c4:	ldr	x21, [sp, #32]
  4068c8:	ldp	x29, x30, [sp], #48
  4068cc:	b	405bc8 <clear@@Base+0x2a48>
  4068d0:	stp	x29, x30, [sp, #-16]!
  4068d4:	mov	x29, sp
  4068d8:	bl	411c50 <error@@Base+0x1784>
  4068dc:	bl	4032f4 <clear@@Base+0x174>
  4068e0:	ldp	x29, x30, [sp], #16
  4068e4:	b	4100c4 <clear@@Base+0xcf44>
  4068e8:	adrp	x1, 436000 <PC+0x47d0>
  4068ec:	ldr	w1, [x1, #356]
  4068f0:	cmp	w1, w0
  4068f4:	b.eq	40691c <clear@@Base+0x379c>  // b.none
  4068f8:	adrp	x1, 436000 <PC+0x47d0>
  4068fc:	ldr	w1, [x1, #380]
  406900:	cmp	w0, w1
  406904:	b.eq	40691c <clear@@Base+0x379c>  // b.none
  406908:	adrp	x1, 436000 <PC+0x47d0>
  40690c:	ldr	w1, [x1, #352]
  406910:	cmp	w1, w0
  406914:	cset	w0, eq  // eq = none
  406918:	ret
  40691c:	mov	w0, #0x1                   	// #1
  406920:	b	406918 <clear@@Base+0x3798>
  406924:	stp	x29, x30, [sp, #-48]!
  406928:	mov	x29, sp
  40692c:	stp	x19, x20, [sp, #16]
  406930:	stp	x21, x22, [sp, #32]
  406934:	bl	410b54 <error@@Base+0x688>
  406938:	cbz	w0, 406970 <clear@@Base+0x37f0>
  40693c:	adrp	x0, 436000 <PC+0x47d0>
  406940:	add	x1, x0, #0x118
  406944:	ldr	x0, [x0, #280]
  406948:	cmn	x0, #0x1
  40694c:	b.ne	406968 <clear@@Base+0x37e8>  // b.any
  406950:	mov	w1, #0x1                   	// #1
  406954:	mov	x0, #0x0                   	// #0
  406958:	ldp	x19, x20, [sp, #16]
  40695c:	ldp	x21, x22, [sp, #32]
  406960:	ldp	x29, x30, [sp], #48
  406964:	b	40b6e8 <clear@@Base+0x8568>
  406968:	ldr	w1, [x1, #8]
  40696c:	b	406958 <clear@@Base+0x37d8>
  406970:	adrp	x0, 436000 <PC+0x47d0>
  406974:	ldr	w2, [x0, #444]
  406978:	cbz	w2, 4069bc <clear@@Base+0x383c>
  40697c:	adrp	x1, 436000 <PC+0x47d0>
  406980:	adrp	x0, 436000 <PC+0x47d0>
  406984:	mov	w3, #0x1                   	// #1
  406988:	cmp	w2, #0x2
  40698c:	ldr	w22, [x1, #500]
  406990:	mov	x20, x1
  406994:	ldr	w21, [x0, #420]
  406998:	mov	x19, x0
  40699c:	str	w3, [x1, #500]
  4069a0:	str	wzr, [x0, #420]
  4069a4:	b.ne	4069b0 <clear@@Base+0x3830>  // b.any
  4069a8:	bl	4097f4 <clear@@Base+0x6674>
  4069ac:	bl	40ba14 <clear@@Base+0x8894>
  4069b0:	bl	40b9d4 <clear@@Base+0x8854>
  4069b4:	str	w22, [x20, #500]
  4069b8:	str	w21, [x19, #420]
  4069bc:	ldp	x19, x20, [sp, #16]
  4069c0:	ldp	x21, x22, [sp, #32]
  4069c4:	ldp	x29, x30, [sp], #48
  4069c8:	ret
  4069cc:	stp	x29, x30, [sp, #-64]!
  4069d0:	mov	x29, sp
  4069d4:	stp	x19, x20, [sp, #16]
  4069d8:	mov	w19, w0
  4069dc:	stp	x21, x22, [sp, #32]
  4069e0:	stp	x23, x24, [sp, #48]
  4069e4:	bl	404190 <clear@@Base+0x1010>
  4069e8:	tbz	w0, #3, 406a04 <clear@@Base+0x3884>
  4069ec:	mov	w0, #0x65                  	// #101
  4069f0:	ldp	x19, x20, [sp, #16]
  4069f4:	ldp	x21, x22, [sp, #32]
  4069f8:	ldp	x23, x24, [sp, #48]
  4069fc:	ldp	x29, x30, [sp], #64
  406a00:	ret
  406a04:	bl	4068d0 <clear@@Base+0x3750>
  406a08:	bl	40bb10 <clear@@Base+0x8990>
  406a0c:	bl	403654 <clear@@Base+0x4d4>
  406a10:	mov	x22, x0
  406a14:	cmp	w19, #0x0
  406a18:	mov	w2, #0x1                   	// #1
  406a1c:	csinv	x1, x0, xzr, ne  // ne = any
  406a20:	adrp	x0, 436000 <PC+0x47d0>
  406a24:	mov	x23, x0
  406a28:	str	x1, [x0, #456]
  406a2c:	adrp	x1, 436000 <PC+0x47d0>
  406a30:	mov	x21, x1
  406a34:	str	w2, [x1, #420]
  406a38:	adrp	x1, 436000 <PC+0x47d0>
  406a3c:	add	x24, x1, #0x2a0
  406a40:	mov	x20, x1
  406a44:	ldr	w0, [x24]
  406a48:	cbnz	w0, 406a60 <clear@@Base+0x38e0>
  406a4c:	cbz	w19, 406a8c <clear@@Base+0x390c>
  406a50:	ldr	x0, [x23, #456]
  406a54:	cmp	x0, x22
  406a58:	b.le	406a8c <clear@@Base+0x390c>
  406a5c:	bl	403164 <setlocale@plt+0x1544>
  406a60:	str	wzr, [x21, #420]
  406a64:	bl	403fec <clear@@Base+0xe6c>
  406a68:	ldr	w0, [x20, #672]
  406a6c:	cbz	w0, 4069ec <clear@@Base+0x386c>
  406a70:	tst	x0, #0x3
  406a74:	b.ne	4069ec <clear@@Base+0x386c>  // b.any
  406a78:	cmp	w19, #0x0
  406a7c:	mov	w0, #0x38                  	// #56
  406a80:	mov	w1, #0x32                  	// #50
  406a84:	csel	w0, w0, w1, ne  // ne = any
  406a88:	b	4069f0 <clear@@Base+0x3870>
  406a8c:	bl	406924 <clear@@Base+0x37a4>
  406a90:	mov	w2, #0x0                   	// #0
  406a94:	mov	w1, #0x0                   	// #0
  406a98:	mov	w0, #0x1                   	// #1
  406a9c:	bl	40abe4 <clear@@Base+0x7a64>
  406aa0:	b	406a44 <clear@@Base+0x38c4>
  406aa4:	stp	x29, x30, [sp, #-64]!
  406aa8:	mov	x29, sp
  406aac:	stp	x19, x20, [sp, #16]
  406ab0:	adrp	x20, 432000 <PC+0x7d0>
  406ab4:	add	x20, x20, #0x798
  406ab8:	mov	w19, w1
  406abc:	stp	x21, x22, [sp, #32]
  406ac0:	mov	x22, x0
  406ac4:	str	x23, [sp, #48]
  406ac8:	bl	408eb0 <clear@@Base+0x5d30>
  406acc:	mov	x21, x0
  406ad0:	ldr	w0, [x20, #12]
  406ad4:	and	w23, w0, #0x400
  406ad8:	tbz	w0, #10, 406b18 <clear@@Base+0x3998>
  406adc:	tbz	w0, #0, 406b00 <clear@@Base+0x3980>
  406ae0:	bl	4095a8 <clear@@Base+0x6428>
  406ae4:	cbz	w0, 406b08 <clear@@Base+0x3988>
  406ae8:	mov	x0, x21
  406aec:	ldp	x19, x20, [sp, #16]
  406af0:	ldp	x21, x22, [sp, #32]
  406af4:	ldr	x23, [sp, #48]
  406af8:	ldp	x29, x30, [sp], #64
  406afc:	b	408ee4 <clear@@Base+0x5d64>
  406b00:	bl	4095e8 <clear@@Base+0x6468>
  406b04:	b	406ae4 <clear@@Base+0x3964>
  406b08:	ldr	w0, [x20, #12]
  406b0c:	and	w0, w0, #0xfffffbff
  406b10:	str	w0, [x20, #12]
  406b14:	mov	w23, #0x1                   	// #1
  406b18:	ldr	w0, [x20, #12]
  406b1c:	mov	w2, w19
  406b20:	mov	x1, x22
  406b24:	bl	412880 <error@@Base+0x23b4>
  406b28:	mov	w19, w0
  406b2c:	cmp	w0, #0x0
  406b30:	ldr	w0, [x20, #12]
  406b34:	and	w1, w0, #0xfffffffb
  406b38:	str	w1, [x20, #12]
  406b3c:	cbz	w19, 406ae8 <clear@@Base+0x3968>
  406b40:	b.lt	406b68 <clear@@Base+0x39e8>  // b.tstop
  406b44:	tbz	w0, #9, 406b58 <clear@@Base+0x39d8>
  406b48:	tbz	w0, #0, 406b84 <clear@@Base+0x3a04>
  406b4c:	mov	w0, #0x1                   	// #1
  406b50:	bl	409594 <clear@@Base+0x6414>
  406b54:	cbz	w0, 406b14 <clear@@Base+0x3994>
  406b58:	adrp	x0, 414000 <winch@@Base+0x146c>
  406b5c:	mov	x1, #0x0                   	// #0
  406b60:	add	x0, x0, #0x369
  406b64:	bl	4104cc <error@@Base>
  406b68:	mov	x0, x21
  406b6c:	cbz	w23, 406aec <clear@@Base+0x396c>
  406b70:	ldp	x19, x20, [sp, #16]
  406b74:	ldp	x21, x22, [sp, #32]
  406b78:	ldr	x23, [sp, #48]
  406b7c:	ldp	x29, x30, [sp], #64
  406b80:	b	409648 <clear@@Base+0x64c8>
  406b84:	mov	w0, #0x1                   	// #1
  406b88:	bl	4095d4 <clear@@Base+0x6454>
  406b8c:	b	406b54 <clear@@Base+0x39d4>
  406b90:	stp	x29, x30, [sp, #-32]!
  406b94:	mov	x29, sp
  406b98:	stp	x19, x20, [sp, #16]
  406b9c:	adrp	x20, 432000 <PC+0x7d0>
  406ba0:	add	x20, x20, #0x798
  406ba4:	bl	4068d0 <clear@@Base+0x3750>
  406ba8:	bl	406460 <clear@@Base+0x32e0>
  406bac:	mov	x19, x0
  406bb0:	ldr	w1, [x20, #8]
  406bb4:	cmp	w1, #0x25
  406bb8:	b.gt	406c4c <clear@@Base+0x3acc>
  406bbc:	cmp	w1, #0x1a
  406bc0:	b.gt	406bdc <clear@@Base+0x3a5c>
  406bc4:	sub	w1, w1, #0x5
  406bc8:	cmp	w1, #0xa
  406bcc:	b.ls	406c00 <clear@@Base+0x3a80>  // b.plast
  406bd0:	ldp	x19, x20, [sp, #16]
  406bd4:	ldp	x29, x30, [sp], #32
  406bd8:	ret
  406bdc:	sub	w1, w1, #0x1b
  406be0:	cmp	w1, #0xa
  406be4:	b.hi	406bd0 <clear@@Base+0x3a50>  // b.pmore
  406be8:	adrp	x0, 414000 <winch@@Base+0x146c>
  406bec:	add	x0, x0, #0x4d0
  406bf0:	ldrb	w0, [x0, w1, uxtw]
  406bf4:	adr	x1, 406c00 <clear@@Base+0x3a80>
  406bf8:	add	x0, x1, w0, sxtb #2
  406bfc:	br	x0
  406c00:	adrp	x0, 414000 <winch@@Base+0x146c>
  406c04:	add	x0, x0, #0x4dc
  406c08:	ldrb	w0, [x0, w1, uxtw]
  406c0c:	adr	x1, 406c18 <clear@@Base+0x3a98>
  406c10:	add	x0, x1, w0, sxtb #2
  406c14:	br	x0
  406c18:	mov	w1, #0x20                  	// #32
  406c1c:	ldrb	w0, [x19]
  406c20:	cmp	w0, #0x2b
  406c24:	ccmp	w0, w1, #0x4, ne  // ne = any
  406c28:	b.eq	406c88 <clear@@Base+0x3b08>  // b.none
  406c2c:	adrp	x20, 431000 <winch@@Base+0x1e46c>
  406c30:	ldr	x0, [x20, #2144]
  406c34:	cbz	x0, 406c3c <clear@@Base+0x3abc>
  406c38:	bl	401a90 <free@plt>
  406c3c:	ldrb	w0, [x19]
  406c40:	cbnz	w0, 406c90 <clear@@Base+0x3b10>
  406c44:	str	xzr, [x20, #2144]
  406c48:	b	406bd0 <clear@@Base+0x3a50>
  406c4c:	cmp	w1, #0x2f
  406c50:	b.eq	406ca0 <clear@@Base+0x3b20>  // b.none
  406c54:	cmp	w1, #0x37
  406c58:	b.ne	406bd0 <clear@@Base+0x3a50>  // b.any
  406c5c:	ldr	w1, [x20, #12]
  406c60:	eor	w1, w1, #0x100
  406c64:	str	w1, [x20, #12]
  406c68:	ldp	x19, x20, [sp, #16]
  406c6c:	ldp	x29, x30, [sp], #32
  406c70:	b	412448 <error@@Base+0x1f7c>
  406c74:	ldr	w1, [x20, #24]
  406c78:	mov	x0, x19
  406c7c:	ldp	x19, x20, [sp, #16]
  406c80:	ldp	x29, x30, [sp], #32
  406c84:	b	406aa4 <clear@@Base+0x3924>
  406c88:	add	x19, x19, #0x1
  406c8c:	b	406c1c <clear@@Base+0x3a9c>
  406c90:	mov	x0, x19
  406c94:	bl	4021b8 <setlocale@plt+0x598>
  406c98:	str	x0, [x20, #2144]
  406c9c:	b	406bd0 <clear@@Base+0x3a50>
  406ca0:	mov	x2, x0
  406ca4:	ldr	w3, [x20, #16]
  406ca8:	ldr	w1, [x20, #32]
  406cac:	ldr	x0, [x20, #40]
  406cb0:	bl	40f8ac <clear@@Base+0xc72c>
  406cb4:	str	xzr, [x20, #40]
  406cb8:	b	406bd0 <clear@@Base+0x3a50>
  406cbc:	ldrb	w1, [x19, #1]
  406cc0:	mov	w2, #0x1                   	// #1
  406cc4:	ldrb	w0, [x19]
  406cc8:	ldr	w3, [x20, #24]
  406ccc:	ldp	x19, x20, [sp, #16]
  406cd0:	ldp	x29, x30, [sp], #32
  406cd4:	b	4033ec <clear@@Base+0x26c>
  406cd8:	ldrb	w1, [x19]
  406cdc:	mov	w2, #0x0                   	// #0
  406ce0:	ldrb	w0, [x19, #1]
  406ce4:	ldr	w3, [x20, #24]
  406ce8:	b	406ccc <clear@@Base+0x3b4c>
  406cec:	adrp	x0, 436000 <PC+0x47d0>
  406cf0:	ldr	w0, [x0, #316]
  406cf4:	cbnz	w0, 406bd0 <clear@@Base+0x3a50>
  406cf8:	mov	x0, x19
  406cfc:	bl	4096dc <clear@@Base+0x655c>
  406d00:	ldp	x19, x20, [sp, #16]
  406d04:	ldp	x29, x30, [sp], #32
  406d08:	b	412f60 <winch@@Base+0x3cc>
  406d0c:	ldrb	w0, [x19]
  406d10:	cmp	w0, #0x21
  406d14:	b.eq	406d30 <clear@@Base+0x3bb0>  // b.none
  406d18:	ldr	x0, [x20, #48]
  406d1c:	cbz	x0, 406d24 <clear@@Base+0x3ba4>
  406d20:	bl	401a90 <free@plt>
  406d24:	mov	x0, x19
  406d28:	bl	409d88 <clear@@Base+0x6c08>
  406d2c:	str	x0, [x20, #48]
  406d30:	adrp	x0, 436000 <PC+0x47d0>
  406d34:	ldr	w0, [x0, #316]
  406d38:	cbnz	w0, 406bd0 <clear@@Base+0x3a50>
  406d3c:	ldr	x0, [x20, #48]
  406d40:	adrp	x1, 414000 <winch@@Base+0x146c>
  406d44:	add	x1, x1, #0x37b
  406d48:	cbnz	x0, 406d54 <clear@@Base+0x3bd4>
  406d4c:	adrp	x0, 413000 <winch@@Base+0x46c>
  406d50:	add	x0, x0, #0xc2d
  406d54:	ldp	x19, x20, [sp, #16]
  406d58:	ldp	x29, x30, [sp], #32
  406d5c:	b	40db18 <clear@@Base+0xa998>
  406d60:	adrp	x0, 436000 <PC+0x47d0>
  406d64:	ldr	w0, [x0, #316]
  406d68:	cbnz	w0, 406bd0 <clear@@Base+0x3a50>
  406d6c:	ldrb	w0, [x20, #56]
  406d70:	mov	x1, x19
  406d74:	bl	40de94 <clear@@Base+0xad14>
  406d78:	ldp	x19, x20, [sp, #16]
  406d7c:	mov	x1, #0x0                   	// #0
  406d80:	ldp	x29, x30, [sp], #32
  406d84:	adrp	x0, 414000 <winch@@Base+0x146c>
  406d88:	add	x0, x0, #0x381
  406d8c:	b	4104cc <error@@Base>
  406d90:	adrp	x0, 432000 <PC+0x7d0>
  406d94:	ldr	w0, [x0, #1952]
  406d98:	cmp	w0, #0x0
  406d9c:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  406da0:	cset	w0, ne  // ne = any
  406da4:	ret
  406da8:	stp	x29, x30, [sp, #-32]!
  406dac:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  406db0:	add	x0, x0, #0x815
  406db4:	mov	x29, sp
  406db8:	add	x1, sp, #0x18
  406dbc:	str	x0, [sp, #24]
  406dc0:	adrp	x0, 414000 <winch@@Base+0x146c>
  406dc4:	add	x0, x0, #0x387
  406dc8:	bl	4104cc <error@@Base>
  406dcc:	ldp	x29, x30, [sp], #32
  406dd0:	ret
  406dd4:	stp	x29, x30, [sp, #-32]!
  406dd8:	mov	w1, #0x10                  	// #16
  406ddc:	mov	x29, sp
  406de0:	str	x19, [sp, #16]
  406de4:	mov	x19, x0
  406de8:	mov	w0, #0x1                   	// #1
  406dec:	bl	402180 <setlocale@plt+0x560>
  406df0:	adrp	x1, 432000 <PC+0x7d0>
  406df4:	ldr	x2, [x1, #1944]
  406df8:	stp	x2, x19, [x0]
  406dfc:	str	x0, [x1, #1944]
  406e00:	ldr	x19, [sp, #16]
  406e04:	ldp	x29, x30, [sp], #32
  406e08:	ret
  406e0c:	stp	x29, x30, [sp, #-176]!
  406e10:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  406e14:	mov	x29, sp
  406e18:	stp	x19, x20, [sp, #16]
  406e1c:	ldr	x20, [x0, #3344]
  406e20:	str	x21, [sp, #32]
  406e24:	bl	406658 <clear@@Base+0x34d8>
  406e28:	cbz	x20, 406e58 <clear@@Base+0x3cd8>
  406e2c:	ldrb	w1, [x20]
  406e30:	cbz	w1, 406e58 <clear@@Base+0x3cd8>
  406e34:	add	x21, sp, #0x30
  406e38:	mov	x19, #0x0                   	// #0
  406e3c:	ldrb	w2, [x20, x19]
  406e40:	str	x0, [x21, x19, lsl #3]
  406e44:	cmp	x0, x2
  406e48:	b.eq	406e68 <clear@@Base+0x3ce8>  // b.none
  406e4c:	sxtw	x19, w19
  406e50:	cbnz	w19, 406e7c <clear@@Base+0x3cfc>
  406e54:	ldr	x0, [sp, #48]
  406e58:	ldp	x19, x20, [sp, #16]
  406e5c:	ldr	x21, [sp, #32]
  406e60:	ldp	x29, x30, [sp], #176
  406e64:	ret
  406e68:	add	x19, x19, #0x1
  406e6c:	ldrb	w0, [x20, x19]
  406e70:	cbnz	w0, 406e8c <clear@@Base+0x3d0c>
  406e74:	mov	x0, #0xa                   	// #10
  406e78:	b	406e58 <clear@@Base+0x3cd8>
  406e7c:	ldr	x0, [x21, x19, lsl #3]
  406e80:	sub	x19, x19, #0x1
  406e84:	bl	406dd4 <clear@@Base+0x3c54>
  406e88:	b	406e50 <clear@@Base+0x3cd0>
  406e8c:	bl	406658 <clear@@Base+0x34d8>
  406e90:	b	406e3c <clear@@Base+0x3cbc>
  406e94:	stp	x29, x30, [sp, #-32]!
  406e98:	mov	x29, sp
  406e9c:	stp	x19, x20, [sp, #16]
  406ea0:	mov	x20, x0
  406ea4:	bl	4017b0 <strlen@plt>
  406ea8:	sub	x19, x0, #0x1
  406eac:	add	x19, x20, x19
  406eb0:	cmp	x19, x20
  406eb4:	b.cs	406ec4 <clear@@Base+0x3d44>  // b.hs, b.nlast
  406eb8:	ldp	x19, x20, [sp, #16]
  406ebc:	ldp	x29, x30, [sp], #32
  406ec0:	ret
  406ec4:	ldrb	w0, [x19], #-1
  406ec8:	bl	406dd4 <clear@@Base+0x3c54>
  406ecc:	b	406eb0 <clear@@Base+0x3d30>
  406ed0:	stp	x29, x30, [sp, #-32]!
  406ed4:	mov	x29, sp
  406ed8:	str	x19, [sp, #16]
  406edc:	bl	406e0c <clear@@Base+0x3c8c>
  406ee0:	sxtw	x19, w0
  406ee4:	mov	x0, x19
  406ee8:	bl	406dd4 <clear@@Base+0x3c54>
  406eec:	mov	x0, x19
  406ef0:	ldr	x19, [sp, #16]
  406ef4:	ldp	x29, x30, [sp], #32
  406ef8:	ret
  406efc:	stp	x29, x30, [sp, #-128]!
  406f00:	mov	w0, #0x1                   	// #1
  406f04:	mov	w1, #0x2                   	// #2
  406f08:	mov	x29, sp
  406f0c:	stp	x19, x20, [sp, #16]
  406f10:	adrp	x19, 432000 <PC+0x7d0>
  406f14:	add	x19, x19, #0x798
  406f18:	stp	x21, x22, [sp, #32]
  406f1c:	adrp	x22, 436000 <PC+0x47d0>
  406f20:	add	x22, x22, #0x138
  406f24:	str	w0, [x19, #12]
  406f28:	adrp	x0, 436000 <PC+0x47d0>
  406f2c:	mov	w21, #0x65                  	// #101
  406f30:	stp	x23, x24, [sp, #48]
  406f34:	ldr	w0, [x0, #360]
  406f38:	str	x25, [sp, #64]
  406f3c:	add	w0, w0, #0x1
  406f40:	sdiv	w0, w0, w1
  406f44:	adrp	x1, 436000 <PC+0x47d0>
  406f48:	str	w0, [x1, #336]
  406f4c:	adrp	x23, 436000 <PC+0x47d0>
  406f50:	adrp	x25, 436000 <PC+0x47d0>
  406f54:	add	x23, x23, #0x2a0
  406f58:	add	x25, x25, #0x1fc
  406f5c:	ldr	w0, [x19, #8]
  406f60:	cbz	w0, 406f6c <clear@@Base+0x3dec>
  406f64:	str	wzr, [x19, #8]
  406f68:	bl	402ee0 <setlocale@plt+0x12c0>
  406f6c:	bl	405cf4 <clear@@Base+0x2b74>
  406f70:	str	xzr, [x19, #24]
  406f74:	ldr	w0, [x23]
  406f78:	str	xzr, [x19, #40]
  406f7c:	cbz	w0, 406f94 <clear@@Base+0x3e14>
  406f80:	bl	412d00 <winch@@Base+0x16c>
  406f84:	ldr	w0, [x22]
  406f88:	cbz	w0, 406f94 <clear@@Base+0x3e14>
  406f8c:	mov	w0, #0xffffffff            	// #-1
  406f90:	bl	40210c <setlocale@plt+0x4ec>
  406f94:	bl	403108 <setlocale@plt+0x14e8>
  406f98:	bl	405a34 <clear@@Base+0x28b4>
  406f9c:	ldr	x0, [x19]
  406fa0:	cbz	x0, 406fb4 <clear@@Base+0x3e34>
  406fa4:	ldr	x1, [x0, #8]
  406fa8:	mov	x0, #0x40000000            	// #1073741824
  406fac:	cmp	x1, x0
  406fb0:	b.ne	40706c <clear@@Base+0x3eec>  // b.any
  406fb4:	bl	406924 <clear@@Base+0x37a4>
  406fb8:	mov	w0, #0xfffffffe            	// #-2
  406fbc:	bl	4109c8 <error@@Base+0x4fc>
  406fc0:	str	x0, [x19, #64]
  406fc4:	bl	40fc5c <clear@@Base+0xcadc>
  406fc8:	cmp	w0, #0x2
  406fcc:	b.ne	406ff4 <clear@@Base+0x3e74>  // b.any
  406fd0:	bl	40a6f0 <clear@@Base+0x7570>
  406fd4:	cbz	w0, 406ff4 <clear@@Base+0x3e74>
  406fd8:	bl	404190 <clear@@Base+0x1010>
  406fdc:	tbnz	w0, #3, 406ff4 <clear@@Base+0x3e74>
  406fe0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  406fe4:	ldr	x0, [x0, #2136]
  406fe8:	bl	40adc8 <clear@@Base+0x7c48>
  406fec:	cbnz	x0, 406ff4 <clear@@Base+0x3e74>
  406ff0:	bl	40210c <setlocale@plt+0x4ec>
  406ff4:	ldr	w0, [x25]
  406ff8:	cbz	w0, 407020 <clear@@Base+0x3ea0>
  406ffc:	bl	40a758 <clear@@Base+0x75d8>
  407000:	cbz	w0, 407020 <clear@@Base+0x3ea0>
  407004:	bl	404190 <clear@@Base+0x1010>
  407008:	tbnz	w0, #3, 407020 <clear@@Base+0x3ea0>
  40700c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  407010:	ldr	x0, [x0, #2136]
  407014:	bl	40adc8 <clear@@Base+0x7c48>
  407018:	cbnz	x0, 407020 <clear@@Base+0x3ea0>
  40701c:	bl	40210c <setlocale@plt+0x4ec>
  407020:	adrp	x24, 436000 <PC+0x47d0>
  407024:	ldr	w0, [x24, #448]
  407028:	cbnz	w0, 407030 <clear@@Base+0x3eb0>
  40702c:	bl	4032f4 <clear@@Base+0x174>
  407030:	bl	405a64 <clear@@Base+0x28e4>
  407034:	str	wzr, [x24, #448]
  407038:	bl	4114a0 <error@@Base+0xfd4>
  40703c:	mov	x24, x0
  407040:	bl	4124a8 <error@@Base+0x1fdc>
  407044:	cbz	w0, 407054 <clear@@Base+0x3ed4>
  407048:	adrp	x0, 414000 <winch@@Base+0x146c>
  40704c:	add	x0, x0, #0x397
  407050:	bl	410240 <clear@@Base+0xd0c0>
  407054:	cbz	x24, 407060 <clear@@Base+0x3ee0>
  407058:	ldrb	w0, [x24]
  40705c:	cbnz	w0, 4070e4 <clear@@Base+0x3f64>
  407060:	mov	w0, #0x3a                  	// #58
  407064:	bl	410140 <clear@@Base+0xcfc0>
  407068:	bl	40319c <clear@@Base+0x1c>
  40706c:	ldr	w0, [x23]
  407070:	cbnz	w0, 406f5c <clear@@Base+0x3ddc>
  407074:	cmp	w21, #0x65
  407078:	b.ne	407084 <clear@@Base+0x3f04>  // b.any
  40707c:	bl	406e0c <clear@@Base+0x3c8c>
  407080:	mov	w20, w0
  407084:	adrp	x24, 414000 <winch@@Base+0x146c>
  407088:	adrp	x25, 414000 <winch@@Base+0x146c>
  40708c:	add	x24, x24, #0x398
  407090:	add	x25, x25, #0x4e8
  407094:	ldr	w0, [x23]
  407098:	cbnz	w0, 406f4c <clear@@Base+0x3dcc>
  40709c:	cmp	w21, #0x65
  4070a0:	b.ne	407190 <clear@@Base+0x4010>  // b.any
  4070a4:	ldr	w0, [x19, #8]
  4070a8:	cbz	w0, 407150 <clear@@Base+0x3fd0>
  4070ac:	cmp	w0, #0x16
  4070b0:	b.eq	407150 <clear@@Base+0x3fd0>  // b.none
  4070b4:	b.gt	4070fc <clear@@Base+0x3f7c>
  4070b8:	cmp	w0, #0x6
  4070bc:	b.eq	40710c <clear@@Base+0x3f8c>  // b.none
  4070c0:	cmp	w0, #0xf
  4070c4:	b.eq	4073ec <clear@@Base+0x426c>  // b.none
  4070c8:	cmp	w0, #0x5
  4070cc:	b.eq	4073ec <clear@@Base+0x426c>  // b.none
  4070d0:	cmp	w20, #0xa
  4070d4:	ccmp	w20, #0xd, #0x4, ne  // ne = any
  4070d8:	b.ne	4074a4 <clear@@Base+0x4324>  // b.any
  4070dc:	bl	406b90 <clear@@Base+0x3a10>
  4070e0:	b	406f4c <clear@@Base+0x3dcc>
  4070e4:	mov	w0, #0x8                   	// #8
  4070e8:	bl	403268 <clear@@Base+0xe8>
  4070ec:	mov	x0, x24
  4070f0:	bl	410240 <clear@@Base+0xd0c0>
  4070f4:	bl	4031b4 <clear@@Base+0x34>
  4070f8:	b	407068 <clear@@Base+0x3ee8>
  4070fc:	cmp	w0, #0x2f
  407100:	b.eq	4071b8 <clear@@Base+0x4038>  // b.none
  407104:	cmp	w0, #0x37
  407108:	b	4070cc <clear@@Base+0x3f4c>
  40710c:	sub	w0, w20, #0x30
  407110:	cmp	w20, #0x2e
  407114:	ccmp	w0, #0x9, #0x0, ne  // ne = any
  407118:	b.ls	4070d0 <clear@@Base+0x3f50>  // b.plast
  40711c:	mov	w0, w20
  407120:	mov	w1, #0xf                   	// #15
  407124:	bl	408b00 <clear@@Base+0x5980>
  407128:	cmp	w0, #0x64
  40712c:	b.ne	4070d0 <clear@@Base+0x3f50>  // b.any
  407130:	add	x0, x19, #0x48
  407134:	bl	4063d8 <clear@@Base+0x3258>
  407138:	str	x0, [x19, #24]
  40713c:	ldr	w0, [x19, #8]
  407140:	cbz	w0, 40714c <clear@@Base+0x3fcc>
  407144:	str	wzr, [x19, #8]
  407148:	bl	402ee0 <setlocale@plt+0x12c0>
  40714c:	bl	405cf4 <clear@@Base+0x2b74>
  407150:	ldr	w0, [x19, #8]
  407154:	cbz	w0, 4074d4 <clear@@Base+0x4354>
  407158:	mov	w0, w20
  40715c:	bl	405d44 <clear@@Base+0x2bc4>
  407160:	cmp	w0, #0x1
  407164:	b.eq	406f4c <clear@@Base+0x3dcc>  // b.none
  407168:	bl	405b6c <clear@@Base+0x29ec>
  40716c:	cbz	w0, 406f4c <clear@@Base+0x3dcc>
  407170:	bl	406460 <clear@@Base+0x32e0>
  407174:	add	x1, sp, #0x60
  407178:	str	xzr, [sp, #96]
  40717c:	bl	408724 <clear@@Base+0x55a4>
  407180:	mov	w21, w0
  407184:	ldr	x0, [sp, #96]
  407188:	cbz	x0, 407190 <clear@@Base+0x4010>
  40718c:	bl	406e94 <clear@@Base+0x3d14>
  407190:	cmp	w21, #0x16
  407194:	b.eq	407f50 <clear@@Base+0x4dd0>  // b.none
  407198:	bl	405a34 <clear@@Base+0x28b4>
  40719c:	sub	w0, w21, #0x2
  4071a0:	cmp	w0, #0x63
  4071a4:	b.hi	407c88 <clear@@Base+0x4b08>  // b.pmore
  4071a8:	ldrh	w0, [x25, w0, uxtw #1]
  4071ac:	adr	x1, 4071b8 <clear@@Base+0x4038>
  4071b0:	add	x0, x1, w0, sxth #2
  4071b4:	br	x0
  4071b8:	ldr	x0, [x19, #40]
  4071bc:	cbnz	x0, 407208 <clear@@Base+0x4088>
  4071c0:	bl	405b6c <clear@@Base+0x29ec>
  4071c4:	cbnz	w0, 407208 <clear@@Base+0x4088>
  4071c8:	ldr	w0, [x19, #16]
  4071cc:	ands	w1, w0, #0xffffffbf
  4071d0:	b.ne	4071ec <clear@@Base+0x406c>  // b.any
  4071d4:	cmp	w20, #0x5f
  4071d8:	b.ne	407208 <clear@@Base+0x4088>  // b.any
  4071dc:	mov	w0, #0x1                   	// #1
  4071e0:	str	w0, [x19, #20]
  4071e4:	bl	4067dc <clear@@Base+0x365c>
  4071e8:	b	407230 <clear@@Base+0x40b0>
  4071ec:	cmp	w20, #0x2b
  4071f0:	b.eq	407244 <clear@@Base+0x40c4>  // b.none
  4071f4:	b.gt	40723c <clear@@Base+0x40bc>
  4071f8:	cmp	w20, #0x10
  4071fc:	b.eq	407268 <clear@@Base+0x40e8>  // b.none
  407200:	cmp	w20, #0x21
  407204:	b.eq	407258 <clear@@Base+0x40d8>  // b.none
  407208:	ldr	w0, [x19, #20]
  40720c:	cbz	w0, 40736c <clear@@Base+0x41ec>
  407210:	cmp	w20, #0xa
  407214:	ccmp	w20, #0xd, #0x4, ne  // ne = any
  407218:	ldr	x0, [x19, #40]
  40721c:	b.eq	407318 <clear@@Base+0x4198>  // b.none
  407220:	cbz	x0, 407270 <clear@@Base+0x40f0>
  407224:	mov	w0, w20
  407228:	bl	4068e8 <clear@@Base+0x3768>
  40722c:	cbnz	w0, 406f4c <clear@@Base+0x3dcc>
  407230:	bl	406e0c <clear@@Base+0x3c8c>
  407234:	mov	w20, w0
  407238:	b	4074fc <clear@@Base+0x437c>
  40723c:	cmp	w20, #0x2d
  407240:	b	4071d8 <clear@@Base+0x4058>
  407244:	cmp	w1, #0x2
  407248:	cset	w0, ne  // ne = any
  40724c:	add	w0, w0, #0x1
  407250:	str	w0, [x19, #16]
  407254:	b	4071e4 <clear@@Base+0x4064>
  407258:	cmp	w1, #0x3
  40725c:	mov	w0, #0x3                   	// #3
  407260:	csinc	w0, w0, wzr, ne  // ne = any
  407264:	b	407250 <clear@@Base+0x40d0>
  407268:	eor	w0, w0, #0x40
  40726c:	b	407250 <clear@@Base+0x40d0>
  407270:	mov	w0, w20
  407274:	bl	405d44 <clear@@Base+0x2bc4>
  407278:	cmp	w0, #0x1
  40727c:	b.eq	406f4c <clear@@Base+0x3dcc>  // b.none
  407280:	bl	406460 <clear@@Base+0x32e0>
  407284:	str	x0, [sp, #112]
  407288:	add	x2, sp, #0x5c
  40728c:	add	x1, sp, #0x78
  407290:	ldrb	w0, [x0]
  407294:	str	wzr, [sp, #92]
  407298:	sub	w0, w0, #0x61
  40729c:	and	w0, w0, #0xff
  4072a0:	cmp	w0, #0x19
  4072a4:	cset	w0, ls  // ls = plast
  4072a8:	str	w0, [x19, #32]
  4072ac:	add	x0, sp, #0x70
  4072b0:	bl	40fd38 <clear@@Base+0xcbb8>
  4072b4:	str	x0, [x19, #40]
  4072b8:	cbz	x0, 407304 <clear@@Base+0x4184>
  4072bc:	bl	405a34 <clear@@Base+0x28b4>
  4072c0:	bl	4067dc <clear@@Base+0x365c>
  4072c4:	ldr	x0, [sp, #120]
  4072c8:	str	x0, [sp, #112]
  4072cc:	ldr	x0, [sp, #112]
  4072d0:	ldrb	w0, [x0]
  4072d4:	cbz	w0, 407230 <clear@@Base+0x40b0>
  4072d8:	ldr	w1, [x19, #32]
  4072dc:	cbnz	w1, 4072f0 <clear@@Base+0x4170>
  4072e0:	sub	w1, w0, #0x61
  4072e4:	cmp	w1, #0x19
  4072e8:	b.hi	4072f0 <clear@@Base+0x4170>  // b.pmore
  4072ec:	sub	w0, w0, #0x20
  4072f0:	bl	405d44 <clear@@Base+0x2bc4>
  4072f4:	cbnz	w0, 406f4c <clear@@Base+0x3dcc>
  4072f8:	ldr	x0, [sp, #112]
  4072fc:	add	x0, x0, #0x1
  407300:	b	4072c8 <clear@@Base+0x4148>
  407304:	ldr	w0, [sp, #92]
  407308:	cmp	w0, #0x1
  40730c:	b.eq	407230 <clear@@Base+0x40b0>  // b.none
  407310:	bl	403164 <setlocale@plt+0x1544>
  407314:	b	407230 <clear@@Base+0x40b0>
  407318:	cbnz	x0, 407338 <clear@@Base+0x41b8>
  40731c:	bl	406460 <clear@@Base+0x32e0>
  407320:	str	x0, [sp, #120]
  407324:	add	x1, sp, #0x78
  407328:	adrp	x0, 414000 <winch@@Base+0x146c>
  40732c:	add	x0, x0, #0x39a
  407330:	bl	4104cc <error@@Base>
  407334:	b	406f4c <clear@@Base+0x3dcc>
  407338:	str	wzr, [x19, #20]
  40733c:	bl	405a34 <clear@@Base+0x28b4>
  407340:	ldr	w0, [x19, #16]
  407344:	and	w0, w0, #0xffffffbf
  407348:	cmp	w0, #0x1
  40734c:	b.eq	4073c0 <clear@@Base+0x4240>  // b.none
  407350:	ldr	w3, [x19, #16]
  407354:	adrp	x2, 413000 <winch@@Base+0x46c>
  407358:	ldr	w1, [x19, #32]
  40735c:	add	x2, x2, #0xc2d
  407360:	ldr	x0, [x19, #40]
  407364:	bl	40f8ac <clear@@Base+0xc72c>
  407368:	b	406f4c <clear@@Base+0x3dcc>
  40736c:	mov	w0, w20
  407370:	bl	4068e8 <clear@@Base+0x3768>
  407374:	cbnz	w0, 4070d0 <clear@@Base+0x3f50>
  407378:	ldr	x0, [x19, #40]
  40737c:	cbnz	x0, 4070d0 <clear@@Base+0x3f50>
  407380:	mov	w0, w20
  407384:	bl	40fcf8 <clear@@Base+0xcb78>
  407388:	str	x0, [x19, #40]
  40738c:	cbnz	x0, 4073ac <clear@@Base+0x422c>
  407390:	mov	w0, w20
  407394:	bl	40f33c <clear@@Base+0xc1bc>
  407398:	add	x1, sp, #0x78
  40739c:	str	x0, [sp, #120]
  4073a0:	adrp	x0, 414000 <winch@@Base+0x146c>
  4073a4:	add	x0, x0, #0x3b2
  4073a8:	b	407330 <clear@@Base+0x41b0>
  4073ac:	sub	w0, w20, #0x61
  4073b0:	cmp	w0, #0x19
  4073b4:	cset	w0, ls  // ls = plast
  4073b8:	str	w0, [x19, #32]
  4073bc:	b	407340 <clear@@Base+0x41c0>
  4073c0:	ldr	x0, [x19, #40]
  4073c4:	bl	40f380 <clear@@Base+0xc200>
  4073c8:	cbz	w0, 407350 <clear@@Base+0x41d0>
  4073cc:	ldr	x0, [x19, #40]
  4073d0:	bl	40f3a0 <clear@@Base+0xc220>
  4073d4:	mov	x1, x0
  4073d8:	mov	w3, #0x0                   	// #0
  4073dc:	mov	x2, #0x0                   	// #0
  4073e0:	mov	w0, #0x2f                  	// #47
  4073e4:	bl	406890 <clear@@Base+0x3710>
  4073e8:	b	407230 <clear@@Base+0x40b0>
  4073ec:	bl	405b6c <clear@@Base+0x29ec>
  4073f0:	cmp	w0, #0x0
  4073f4:	b.gt	4070d0 <clear@@Base+0x3f50>
  4073f8:	cmp	w20, #0x12
  4073fc:	b.gt	407440 <clear@@Base+0x42c0>
  407400:	cmp	w20, #0x4
  407404:	b.le	4070d0 <clear@@Base+0x3f50>
  407408:	sub	w1, w20, #0x5
  40740c:	cmp	w1, #0xd
  407410:	b.hi	4070d0 <clear@@Base+0x3f50>  // b.pmore
  407414:	adrp	x0, 414000 <winch@@Base+0x146c>
  407418:	add	x0, x0, #0x5b0
  40741c:	ldrh	w0, [x0, w1, uxtw #1]
  407420:	adr	x1, 40742c <clear@@Base+0x42ac>
  407424:	add	x0, x1, w0, sxth #2
  407428:	br	x0
  40742c:	mov	w0, #0x1000                	// #4096
  407430:	ldr	w1, [x19, #12]
  407434:	eor	w0, w1, w0
  407438:	str	w0, [x19, #12]
  40743c:	b	4078f4 <clear@@Base+0x4774>
  407440:	cmp	w20, #0x2a
  407444:	b.eq	407460 <clear@@Base+0x42e0>  // b.none
  407448:	cmp	w20, #0x40
  40744c:	b.eq	407474 <clear@@Base+0x42f4>  // b.none
  407450:	cmp	w20, #0x21
  407454:	mov	w0, #0x100                 	// #256
  407458:	b.eq	407430 <clear@@Base+0x42b0>  // b.none
  40745c:	b	4070d0 <clear@@Base+0x3f50>
  407460:	ldr	w0, [x19, #8]
  407464:	cmp	w0, #0x37
  407468:	b.eq	4070d0 <clear@@Base+0x3f50>  // b.none
  40746c:	mov	w0, #0x200                 	// #512
  407470:	b	407430 <clear@@Base+0x42b0>
  407474:	ldr	w0, [x19, #8]
  407478:	cmp	w0, #0x37
  40747c:	b.eq	4070d0 <clear@@Base+0x3f50>  // b.none
  407480:	mov	w0, #0x400                 	// #1024
  407484:	b	407430 <clear@@Base+0x42b0>
  407488:	ldr	w0, [x19, #8]
  40748c:	cmp	w0, #0x37
  407490:	b.eq	4070d0 <clear@@Base+0x3f50>  // b.none
  407494:	mov	w0, #0x4                   	// #4
  407498:	b	407430 <clear@@Base+0x42b0>
  40749c:	mov	w0, #0x100                 	// #256
  4074a0:	b	407430 <clear@@Base+0x42b0>
  4074a4:	mov	w0, w20
  4074a8:	bl	405d44 <clear@@Base+0x2bc4>
  4074ac:	cmp	w0, #0x1
  4074b0:	b.eq	406f4c <clear@@Base+0x3dcc>  // b.none
  4074b4:	ldr	w0, [x19, #8]
  4074b8:	sub	w0, w0, #0x23
  4074bc:	cmp	w0, #0x1
  4074c0:	b.hi	407230 <clear@@Base+0x40b0>  // b.pmore
  4074c4:	bl	405b6c <clear@@Base+0x29ec>
  4074c8:	cmp	w0, #0x1
  4074cc:	b.le	407230 <clear@@Base+0x40b0>
  4074d0:	b	4070dc <clear@@Base+0x3f5c>
  4074d4:	add	x0, sp, #0x58
  4074d8:	strb	w20, [sp, #88]
  4074dc:	strb	wzr, [sp, #89]
  4074e0:	b	407174 <clear@@Base+0x3ff4>
  4074e4:	adrp	x1, 414000 <winch@@Base+0x146c>
  4074e8:	mov	w3, #0x1                   	// #1
  4074ec:	add	x1, x1, #0x2c4
  4074f0:	mov	x2, #0x0                   	// #0
  4074f4:	mov	w0, #0x6                   	// #6
  4074f8:	bl	406890 <clear@@Base+0x3710>
  4074fc:	mov	w21, #0x65                  	// #101
  407500:	b	407094 <clear@@Base+0x3f14>
  407504:	ldr	x0, [x19, #24]
  407508:	cmp	x0, #0x0
  40750c:	b.le	407518 <clear@@Base+0x4398>
  407510:	adrp	x1, 436000 <PC+0x47d0>
  407514:	str	w0, [x1, #476]
  407518:	ldr	x0, [x19, #24]
  40751c:	cmp	x0, #0x0
  407520:	b.gt	407530 <clear@@Base+0x43b0>
  407524:	bl	40f1ec <clear@@Base+0xc06c>
  407528:	sxtw	x0, w0
  40752c:	str	x0, [x19, #24]
  407530:	bl	4068d0 <clear@@Base+0x3750>
  407534:	adrp	x0, 436000 <PC+0x47d0>
  407538:	ldr	w0, [x0, #556]
  40753c:	cbz	w0, 407548 <clear@@Base+0x43c8>
  407540:	ldr	x0, [x19, #64]
  407544:	bl	40b664 <clear@@Base+0x84e4>
  407548:	mov	w2, #0x1                   	// #1
  40754c:	mov	w1, #0x0                   	// #0
  407550:	ldr	w0, [x19, #24]
  407554:	bl	40abe4 <clear@@Base+0x7a64>
  407558:	mov	w21, #0x65                  	// #101
  40755c:	b	406f4c <clear@@Base+0x3dcc>
  407560:	ldr	x0, [x19, #24]
  407564:	cmp	x0, #0x0
  407568:	b.le	407574 <clear@@Base+0x43f4>
  40756c:	adrp	x1, 436000 <PC+0x47d0>
  407570:	str	w0, [x1, #476]
  407574:	ldr	x0, [x19, #24]
  407578:	cmp	x0, #0x0
  40757c:	b.gt	40758c <clear@@Base+0x440c>
  407580:	bl	40f1ec <clear@@Base+0xc06c>
  407584:	sxtw	x0, w0
  407588:	str	x0, [x19, #24]
  40758c:	bl	4068d0 <clear@@Base+0x3750>
  407590:	mov	w2, #0x1                   	// #1
  407594:	mov	w1, #0x0                   	// #0
  407598:	ldr	w0, [x19, #24]
  40759c:	bl	40acfc <clear@@Base+0x7b7c>
  4075a0:	b	407558 <clear@@Base+0x43d8>
  4075a4:	ldr	x0, [x19, #24]
  4075a8:	cmp	x0, #0x0
  4075ac:	b.gt	4075b8 <clear@@Base+0x4438>
  4075b0:	mov	x0, #0x1                   	// #1
  4075b4:	str	x0, [x19, #24]
  4075b8:	bl	4068d0 <clear@@Base+0x3750>
  4075bc:	adrp	x0, 436000 <PC+0x47d0>
  4075c0:	ldr	w0, [x0, #556]
  4075c4:	cmp	w0, #0x2
  4075c8:	b.ne	4075e0 <clear@@Base+0x4460>  // b.any
  4075cc:	ldr	x0, [x19, #24]
  4075d0:	cmp	x0, #0x1
  4075d4:	b.le	4075e0 <clear@@Base+0x4460>
  4075d8:	ldr	x0, [x19, #64]
  4075dc:	bl	40b664 <clear@@Base+0x84e4>
  4075e0:	mov	w2, #0x0                   	// #0
  4075e4:	b	40754c <clear@@Base+0x43cc>
  4075e8:	ldr	x0, [x19, #24]
  4075ec:	cmp	x0, #0x0
  4075f0:	b.gt	4075fc <clear@@Base+0x447c>
  4075f4:	mov	x0, #0x1                   	// #1
  4075f8:	str	x0, [x19, #24]
  4075fc:	bl	4068d0 <clear@@Base+0x3750>
  407600:	mov	w2, #0x0                   	// #0
  407604:	b	407594 <clear@@Base+0x4414>
  407608:	bl	4068d0 <clear@@Base+0x3750>
  40760c:	adrp	x0, 436000 <PC+0x47d0>
  407610:	mov	w2, #0x0                   	// #0
  407614:	mov	w1, #0x0                   	// #0
  407618:	ldr	w0, [x0, #528]
  40761c:	b	407554 <clear@@Base+0x43d4>
  407620:	bl	4068d0 <clear@@Base+0x3750>
  407624:	adrp	x0, 436000 <PC+0x47d0>
  407628:	mov	w2, #0x0                   	// #0
  40762c:	mov	w1, #0x0                   	// #0
  407630:	ldr	w0, [x0, #528]
  407634:	b	40759c <clear@@Base+0x441c>
  407638:	ldr	x0, [x19, #24]
  40763c:	cmp	x0, #0x0
  407640:	b.gt	40764c <clear@@Base+0x44cc>
  407644:	mov	x0, #0x1                   	// #1
  407648:	str	x0, [x19, #24]
  40764c:	bl	4068d0 <clear@@Base+0x3750>
  407650:	adrp	x0, 436000 <PC+0x47d0>
  407654:	ldr	w0, [x0, #556]
  407658:	cmp	w0, #0x2
  40765c:	b.ne	4076c8 <clear@@Base+0x4548>  // b.any
  407660:	ldr	x0, [x19, #24]
  407664:	cmp	x0, #0x1
  407668:	b.le	4076c8 <clear@@Base+0x4548>
  40766c:	ldr	x0, [x19, #64]
  407670:	bl	40b664 <clear@@Base+0x84e4>
  407674:	b	4076c8 <clear@@Base+0x4548>
  407678:	ldr	x0, [x19, #24]
  40767c:	cmp	x0, #0x0
  407680:	b.gt	40768c <clear@@Base+0x450c>
  407684:	mov	x0, #0x1                   	// #1
  407688:	str	x0, [x19, #24]
  40768c:	bl	4068d0 <clear@@Base+0x3750>
  407690:	mov	w2, #0x0                   	// #0
  407694:	mov	w1, #0x1                   	// #1
  407698:	b	407598 <clear@@Base+0x4418>
  40769c:	ldr	x0, [x19, #24]
  4076a0:	cmp	x0, #0x0
  4076a4:	b.gt	4076b4 <clear@@Base+0x4534>
  4076a8:	bl	40f1ec <clear@@Base+0xc06c>
  4076ac:	sxtw	x0, w0
  4076b0:	str	x0, [x19, #24]
  4076b4:	bl	4068d0 <clear@@Base+0x3750>
  4076b8:	adrp	x0, 436000 <PC+0x47d0>
  4076bc:	ldr	w0, [x0, #556]
  4076c0:	cmp	w0, #0x2
  4076c4:	b.eq	40766c <clear@@Base+0x44ec>  // b.none
  4076c8:	mov	w2, #0x0                   	// #0
  4076cc:	mov	w1, #0x1                   	// #1
  4076d0:	b	407550 <clear@@Base+0x43d0>
  4076d4:	adrp	x0, 436000 <PC+0x47d0>
  4076d8:	ldr	w0, [x0, #556]
  4076dc:	cbz	w0, 4076e8 <clear@@Base+0x4568>
  4076e0:	ldr	x0, [x19, #64]
  4076e4:	bl	40b664 <clear@@Base+0x84e4>
  4076e8:	mov	w0, #0x0                   	// #0
  4076ec:	bl	4069cc <clear@@Base+0x384c>
  4076f0:	mov	w21, w0
  4076f4:	b	406f4c <clear@@Base+0x3dcc>
  4076f8:	mov	w0, #0x1                   	// #1
  4076fc:	b	4076ec <clear@@Base+0x456c>
  407700:	ldr	x0, [x19, #24]
  407704:	adrp	x21, 436000 <PC+0x47d0>
  407708:	cmp	x0, #0x0
  40770c:	b.le	407714 <clear@@Base+0x4594>
  407710:	str	w0, [x21, #336]
  407714:	bl	4068d0 <clear@@Base+0x3750>
  407718:	adrp	x0, 436000 <PC+0x47d0>
  40771c:	ldr	w0, [x0, #556]
  407720:	cmp	w0, #0x2
  407724:	b.ne	407730 <clear@@Base+0x45b0>  // b.any
  407728:	ldr	x0, [x19, #64]
  40772c:	bl	40b664 <clear@@Base+0x84e4>
  407730:	ldr	w0, [x21, #336]
  407734:	mov	w2, #0x0                   	// #0
  407738:	mov	w1, #0x0                   	// #0
  40773c:	b	407554 <clear@@Base+0x43d4>
  407740:	ldr	x0, [x19, #24]
  407744:	adrp	x21, 436000 <PC+0x47d0>
  407748:	cmp	x0, #0x0
  40774c:	b.le	407754 <clear@@Base+0x45d4>
  407750:	str	w0, [x21, #336]
  407754:	bl	4068d0 <clear@@Base+0x3750>
  407758:	ldr	w0, [x21, #336]
  40775c:	mov	w2, #0x0                   	// #0
  407760:	mov	w1, #0x0                   	// #0
  407764:	b	40759c <clear@@Base+0x441c>
  407768:	bl	404190 <clear@@Base+0x1010>
  40776c:	tbz	w0, #0, 40777c <clear@@Base+0x45fc>
  407770:	bl	403f00 <clear@@Base+0xd80>
  407774:	bl	40d64c <clear@@Base+0xa4cc>
  407778:	bl	411dc4 <error@@Base+0x18f8>
  40777c:	bl	4068d0 <clear@@Base+0x3750>
  407780:	bl	40b9d4 <clear@@Base+0x8854>
  407784:	b	407558 <clear@@Base+0x43d8>
  407788:	ldr	x0, [x19, #24]
  40778c:	cmp	x0, #0x0
  407790:	b.gt	40779c <clear@@Base+0x461c>
  407794:	mov	x0, #0x1                   	// #1
  407798:	str	x0, [x19, #24]
  40779c:	bl	4068d0 <clear@@Base+0x3750>
  4077a0:	ldr	x0, [x19, #24]
  4077a4:	bl	40b934 <clear@@Base+0x87b4>
  4077a8:	b	407558 <clear@@Base+0x43d8>
  4077ac:	ldr	x0, [x19, #24]
  4077b0:	tbz	x0, #63, 4077bc <clear@@Base+0x463c>
  4077b4:	str	xzr, [x19, #24]
  4077b8:	str	xzr, [x19, #72]
  4077bc:	ldr	x0, [x19, #24]
  4077c0:	cmp	x0, #0x64
  4077c4:	b.gt	4077d4 <clear@@Base+0x4654>
  4077c8:	b.ne	4077e0 <clear@@Base+0x4660>  // b.any
  4077cc:	ldr	x0, [x19, #72]
  4077d0:	cbz	x0, 4077e0 <clear@@Base+0x4660>
  4077d4:	mov	x0, #0x64                  	// #100
  4077d8:	str	x0, [x19, #24]
  4077dc:	str	xzr, [x19, #72]
  4077e0:	bl	4068d0 <clear@@Base+0x3750>
  4077e4:	ldr	w0, [x19, #24]
  4077e8:	ldr	x1, [x19, #72]
  4077ec:	bl	40bb60 <clear@@Base+0x89e0>
  4077f0:	b	407558 <clear@@Base+0x43d8>
  4077f4:	bl	4068d0 <clear@@Base+0x3750>
  4077f8:	ldr	x0, [x19, #24]
  4077fc:	cmp	x0, #0x0
  407800:	b.gt	4077a4 <clear@@Base+0x4624>
  407804:	bl	40ba14 <clear@@Base+0x8894>
  407808:	b	407558 <clear@@Base+0x43d8>
  40780c:	bl	4068d0 <clear@@Base+0x3750>
  407810:	ldr	x0, [x19, #24]
  407814:	cmp	x0, #0x0
  407818:	b.gt	4077a4 <clear@@Base+0x4624>
  40781c:	bl	40bb10 <clear@@Base+0x8990>
  407820:	b	407558 <clear@@Base+0x43d8>
  407824:	bl	4068d0 <clear@@Base+0x3750>
  407828:	ldr	x0, [x19, #24]
  40782c:	tbz	x0, #63, 407834 <clear@@Base+0x46b4>
  407830:	str	xzr, [x19, #24]
  407834:	adrp	x0, 436000 <PC+0x47d0>
  407838:	ldr	w1, [x0, #540]
  40783c:	ldr	x0, [x19, #24]
  407840:	bl	40baa8 <clear@@Base+0x8928>
  407844:	b	407558 <clear@@Base+0x43d8>
  407848:	bl	404190 <clear@@Base+0x1010>
  40784c:	tbnz	w0, #3, 407558 <clear@@Base+0x43d8>
  407850:	bl	4068d0 <clear@@Base+0x3750>
  407854:	bl	411490 <error@@Base+0xfc4>
  407858:	str	x0, [sp, #104]
  40785c:	add	x1, sp, #0x68
  407860:	adrp	x0, 414000 <winch@@Base+0x146c>
  407864:	add	x0, x0, #0x830
  407868:	bl	4104cc <error@@Base>
  40786c:	b	407558 <clear@@Base+0x43d8>
  407870:	bl	4068d0 <clear@@Base+0x3750>
  407874:	bl	406da8 <clear@@Base+0x3c28>
  407878:	b	407558 <clear@@Base+0x43d8>
  40787c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  407880:	ldr	x0, [x0, #2136]
  407884:	cbnz	x0, 40789c <clear@@Base+0x471c>
  407888:	ldr	x0, [sp, #96]
  40788c:	cbnz	x0, 4078cc <clear@@Base+0x474c>
  407890:	mov	w0, #0x0                   	// #0
  407894:	bl	40210c <setlocale@plt+0x4ec>
  407898:	b	407558 <clear@@Base+0x43d8>
  40789c:	bl	404190 <clear@@Base+0x1010>
  4078a0:	tbz	w0, #3, 407888 <clear@@Base+0x4708>
  4078a4:	adrp	x0, 436000 <PC+0x47d0>
  4078a8:	ldr	w1, [x19, #80]
  4078ac:	str	w1, [x0, #464]
  4078b0:	adrp	x0, 436000 <PC+0x47d0>
  4078b4:	ldr	w1, [x19, #84]
  4078b8:	str	w1, [x0, #572]
  4078bc:	mov	w0, #0x1                   	// #1
  4078c0:	bl	4095d4 <clear@@Base+0x6454>
  4078c4:	cbz	w0, 407558 <clear@@Base+0x43d8>
  4078c8:	b	407888 <clear@@Base+0x4708>
  4078cc:	ldrb	w0, [x0]
  4078d0:	bl	40210c <setlocale@plt+0x4ec>
  4078d4:	b	407890 <clear@@Base+0x4710>
  4078d8:	mov	w0, #0x1                   	// #1
  4078dc:	str	w0, [x19, #12]
  4078e0:	ldr	x0, [x19, #24]
  4078e4:	cmp	x0, #0x0
  4078e8:	b.gt	4078f4 <clear@@Base+0x4774>
  4078ec:	mov	x0, #0x1                   	// #1
  4078f0:	str	x0, [x19, #24]
  4078f4:	bl	4066f0 <clear@@Base+0x3570>
  4078f8:	b	407230 <clear@@Base+0x40b0>
  4078fc:	mov	w0, #0x2                   	// #2
  407900:	b	4078dc <clear@@Base+0x475c>
  407904:	mov	w0, #0x2001                	// #8193
  407908:	b	407438 <clear@@Base+0x42b8>
  40790c:	ldr	w0, [x19, #12]
  407910:	orr	w0, w0, #0x200
  407914:	str	w0, [x19, #12]
  407918:	ldr	x0, [x19, #24]
  40791c:	cmp	x0, #0x0
  407920:	b.gt	40792c <clear@@Base+0x47ac>
  407924:	mov	x0, #0x1                   	// #1
  407928:	str	x0, [x19, #24]
  40792c:	bl	4066f0 <clear@@Base+0x3570>
  407930:	bl	4068d0 <clear@@Base+0x3750>
  407934:	ldr	w1, [x19, #24]
  407938:	mov	x0, #0x0                   	// #0
  40793c:	bl	406aa4 <clear@@Base+0x3924>
  407940:	b	407558 <clear@@Base+0x43d8>
  407944:	ldr	w21, [x19, #12]
  407948:	and	w0, w21, #0xfffffffc
  40794c:	orr	w1, w0, #0x2
  407950:	tst	x21, #0x1
  407954:	orr	w0, w0, #0x1
  407958:	csel	w0, w0, w1, eq  // eq = none
  40795c:	str	w0, [x19, #12]
  407960:	ldr	x0, [x19, #24]
  407964:	cmp	x0, #0x0
  407968:	b.gt	407974 <clear@@Base+0x47f4>
  40796c:	mov	x0, #0x1                   	// #1
  407970:	str	x0, [x19, #24]
  407974:	bl	4066f0 <clear@@Base+0x3570>
  407978:	bl	4068d0 <clear@@Base+0x3750>
  40797c:	ldr	w1, [x19, #24]
  407980:	mov	x0, #0x0                   	// #0
  407984:	bl	406aa4 <clear@@Base+0x3924>
  407988:	str	w21, [x19, #12]
  40798c:	b	407558 <clear@@Base+0x43d8>
  407990:	ldr	w21, [x19, #12]
  407994:	and	w0, w21, #0xfffffffc
  407998:	orr	w1, w0, #0x2
  40799c:	tst	x21, #0x1
  4079a0:	orr	w0, w0, #0x1
  4079a4:	csel	w0, w0, w1, eq  // eq = none
  4079a8:	orr	w0, w0, #0x200
  4079ac:	b	40795c <clear@@Base+0x47dc>
  4079b0:	bl	411dd4 <error@@Base+0x1908>
  4079b4:	b	407558 <clear@@Base+0x43d8>
  4079b8:	bl	404190 <clear@@Base+0x1010>
  4079bc:	tbnz	w0, #3, 407558 <clear@@Base+0x43d8>
  4079c0:	bl	4068d0 <clear@@Base+0x3750>
  4079c4:	adrp	x0, 436000 <PC+0x47d0>
  4079c8:	ldr	w1, [x0, #464]
  4079cc:	str	wzr, [x0, #464]
  4079d0:	adrp	x0, 436000 <PC+0x47d0>
  4079d4:	str	w1, [x19, #80]
  4079d8:	ldr	w1, [x0, #572]
  4079dc:	str	wzr, [x0, #572]
  4079e0:	adrp	x0, 413000 <winch@@Base+0x46c>
  4079e4:	add	x0, x0, #0xaf8
  4079e8:	str	w1, [x19, #84]
  4079ec:	bl	4094a4 <clear@@Base+0x6324>
  4079f0:	b	407558 <clear@@Base+0x43d8>
  4079f4:	adrp	x0, 436000 <PC+0x47d0>
  4079f8:	ldr	w0, [x0, #316]
  4079fc:	cbnz	w0, 407e4c <clear@@Base+0x4ccc>
  407a00:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  407a04:	adrp	x1, 414000 <winch@@Base+0x146c>
  407a08:	mov	w3, #0x0                   	// #0
  407a0c:	add	x1, x1, #0x3c8
  407a10:	ldr	x2, [x0, #1192]
  407a14:	mov	w0, #0x9                   	// #9
  407a18:	b	4073e4 <clear@@Base+0x4264>
  407a1c:	adrp	x0, 436000 <PC+0x47d0>
  407a20:	ldr	w0, [x0, #316]
  407a24:	cbnz	w0, 407e4c <clear@@Base+0x4ccc>
  407a28:	bl	404190 <clear@@Base+0x1010>
  407a2c:	tbnz	w0, #3, 407558 <clear@@Base+0x43d8>
  407a30:	adrp	x21, 431000 <winch@@Base+0x1e46c>
  407a34:	ldr	x0, [x21, #2136]
  407a38:	bl	40b010 <clear@@Base+0x7e90>
  407a3c:	adrp	x1, 413000 <winch@@Base+0x46c>
  407a40:	add	x1, x1, #0xacd
  407a44:	bl	401a70 <strcmp@plt>
  407a48:	cbnz	w0, 407a5c <clear@@Base+0x48dc>
  407a4c:	adrp	x0, 414000 <winch@@Base+0x146c>
  407a50:	mov	x1, #0x0                   	// #0
  407a54:	add	x0, x0, #0x3e8
  407a58:	b	407868 <clear@@Base+0x46e8>
  407a5c:	ldr	x0, [x21, #2136]
  407a60:	bl	40b0b8 <clear@@Base+0x7f38>
  407a64:	cbz	x0, 407a78 <clear@@Base+0x48f8>
  407a68:	adrp	x0, 414000 <winch@@Base+0x146c>
  407a6c:	mov	x1, #0x0                   	// #0
  407a70:	add	x0, x0, #0x403
  407a74:	bl	4104cc <error@@Base>
  407a78:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  407a7c:	adrp	x1, 414000 <winch@@Base+0x146c>
  407a80:	add	x1, x1, #0x367
  407a84:	mov	w3, #0x0                   	// #0
  407a88:	ldr	x2, [x0, #1216]
  407a8c:	mov	w0, #0x1b                  	// #27
  407a90:	bl	406890 <clear@@Base+0x3710>
  407a94:	bl	406924 <clear@@Base+0x37a4>
  407a98:	bl	4068d0 <clear@@Base+0x3750>
  407a9c:	adrp	x0, 436000 <PC+0x47d0>
  407aa0:	mov	w1, #0x0                   	// #0
  407aa4:	ldr	x0, [x0, #304]
  407aa8:	bl	410f94 <error@@Base+0xac8>
  407aac:	mov	x1, #0x0                   	// #0
  407ab0:	bl	40db18 <clear@@Base+0xa998>
  407ab4:	b	407558 <clear@@Base+0x43d8>
  407ab8:	bl	4138f4 <winch@@Base+0xd60>
  407abc:	cbz	w0, 407ad0 <clear@@Base+0x4950>
  407ac0:	adrp	x0, 414000 <winch@@Base+0x146c>
  407ac4:	mov	x1, #0x0                   	// #0
  407ac8:	add	x0, x0, #0x42e
  407acc:	b	407868 <clear@@Base+0x46e8>
  407ad0:	ldr	x0, [x19, #24]
  407ad4:	cmp	x0, #0x0
  407ad8:	b.gt	407ae4 <clear@@Base+0x4964>
  407adc:	mov	x0, #0x1                   	// #1
  407ae0:	str	x0, [x19, #24]
  407ae4:	ldr	w0, [x19, #24]
  407ae8:	bl	409594 <clear@@Base+0x6414>
  407aec:	cbz	w0, 407558 <clear@@Base+0x43d8>
  407af0:	bl	40fc5c <clear@@Base+0xcadc>
  407af4:	cbz	w0, 407b10 <clear@@Base+0x4990>
  407af8:	bl	40a6f0 <clear@@Base+0x7570>
  407afc:	cbz	w0, 407b10 <clear@@Base+0x4990>
  407b00:	bl	404190 <clear@@Base+0x1010>
  407b04:	tbnz	w0, #3, 407b10 <clear@@Base+0x4990>
  407b08:	mov	w0, #0x0                   	// #0
  407b0c:	bl	40210c <setlocale@plt+0x4ec>
  407b10:	ldr	x2, [x19, #24]
  407b14:	adrp	x1, 413000 <winch@@Base+0x46c>
  407b18:	adrp	x0, 414000 <winch@@Base+0x146c>
  407b1c:	add	x1, x1, #0xc2d
  407b20:	add	x0, x0, #0x38f
  407b24:	cmp	x2, #0x1
  407b28:	csel	x0, x0, x1, gt
  407b2c:	add	x1, sp, #0x68
  407b30:	str	x0, [sp, #104]
  407b34:	adrp	x0, 414000 <winch@@Base+0x146c>
  407b38:	add	x0, x0, #0x43b
  407b3c:	b	407868 <clear@@Base+0x46e8>
  407b40:	bl	4138f4 <winch@@Base+0xd60>
  407b44:	cbz	w0, 407b58 <clear@@Base+0x49d8>
  407b48:	adrp	x0, 414000 <winch@@Base+0x146c>
  407b4c:	mov	x1, #0x0                   	// #0
  407b50:	add	x0, x0, #0x44a
  407b54:	b	407868 <clear@@Base+0x46e8>
  407b58:	ldr	x0, [x19, #24]
  407b5c:	cmp	x0, #0x0
  407b60:	b.gt	407b6c <clear@@Base+0x49ec>
  407b64:	mov	x0, #0x1                   	// #1
  407b68:	str	x0, [x19, #24]
  407b6c:	ldr	w0, [x19, #24]
  407b70:	bl	4095d4 <clear@@Base+0x6454>
  407b74:	cbz	w0, 407558 <clear@@Base+0x43d8>
  407b78:	ldr	x2, [x19, #24]
  407b7c:	adrp	x1, 413000 <winch@@Base+0x46c>
  407b80:	adrp	x0, 414000 <winch@@Base+0x146c>
  407b84:	add	x1, x1, #0xc2d
  407b88:	add	x0, x0, #0x38f
  407b8c:	cmp	x2, #0x1
  407b90:	csel	x0, x0, x1, gt
  407b94:	add	x1, sp, #0x68
  407b98:	str	x0, [sp, #104]
  407b9c:	adrp	x0, 414000 <winch@@Base+0x146c>
  407ba0:	add	x0, x0, #0x45b
  407ba4:	b	407868 <clear@@Base+0x46e8>
  407ba8:	ldr	x0, [x19, #24]
  407bac:	cmp	x0, #0x0
  407bb0:	b.gt	407bbc <clear@@Base+0x4a3c>
  407bb4:	mov	x0, #0x1                   	// #1
  407bb8:	str	x0, [x19, #24]
  407bbc:	ldr	w0, [x19, #24]
  407bc0:	bl	41381c <winch@@Base+0xc88>
  407bc4:	mov	x21, x0
  407bc8:	cbnz	x0, 407c10 <clear@@Base+0x4a90>
  407bcc:	adrp	x0, 414000 <winch@@Base+0x146c>
  407bd0:	mov	x1, #0x0                   	// #0
  407bd4:	add	x0, x0, #0x46e
  407bd8:	b	407868 <clear@@Base+0x46e8>
  407bdc:	ldr	x0, [x19, #24]
  407be0:	cmp	x0, #0x0
  407be4:	b.gt	407bf0 <clear@@Base+0x4a70>
  407be8:	mov	x0, #0x1                   	// #1
  407bec:	str	x0, [x19, #24]
  407bf0:	ldr	w0, [x19, #24]
  407bf4:	bl	413888 <winch@@Base+0xcf4>
  407bf8:	mov	x21, x0
  407bfc:	cbnz	x0, 407c10 <clear@@Base+0x4a90>
  407c00:	adrp	x0, 414000 <winch@@Base+0x146c>
  407c04:	mov	x1, #0x0                   	// #0
  407c08:	add	x0, x0, #0x47a
  407c0c:	b	407868 <clear@@Base+0x46e8>
  407c10:	bl	4068d0 <clear@@Base+0x3750>
  407c14:	mov	x0, x21
  407c18:	bl	4094a4 <clear@@Base+0x6324>
  407c1c:	cbnz	w0, 407558 <clear@@Base+0x43d8>
  407c20:	bl	4136bc <winch@@Base+0xb28>
  407c24:	cmn	x0, #0x1
  407c28:	b.eq	407558 <clear@@Base+0x43d8>  // b.none
  407c2c:	adrp	x1, 436000 <PC+0x47d0>
  407c30:	ldr	w1, [x1, #540]
  407c34:	bl	40b6e8 <clear@@Base+0x8568>
  407c38:	b	407558 <clear@@Base+0x43d8>
  407c3c:	ldr	x0, [x19, #24]
  407c40:	cmp	x0, #0x0
  407c44:	b.gt	407c50 <clear@@Base+0x4ad0>
  407c48:	mov	x0, #0x1                   	// #1
  407c4c:	str	x0, [x19, #24]
  407c50:	ldr	w0, [x19, #24]
  407c54:	bl	4095f8 <clear@@Base+0x6478>
  407c58:	cbz	w0, 407558 <clear@@Base+0x43d8>
  407c5c:	adrp	x0, 414000 <winch@@Base+0x146c>
  407c60:	mov	x1, #0x0                   	// #0
  407c64:	add	x0, x0, #0x48a
  407c68:	b	407868 <clear@@Base+0x46e8>
  407c6c:	bl	404190 <clear@@Base+0x1010>
  407c70:	tbnz	w0, #3, 407558 <clear@@Base+0x43d8>
  407c74:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  407c78:	ldr	x21, [x0, #2136]
  407c7c:	mov	x0, x21
  407c80:	bl	40ae08 <clear@@Base+0x7c88>
  407c84:	cbnz	x0, 407c90 <clear@@Base+0x4b10>
  407c88:	bl	403164 <setlocale@plt+0x1544>
  407c8c:	b	407558 <clear@@Base+0x43d8>
  407c90:	bl	409060 <clear@@Base+0x5ee0>
  407c94:	cbz	w0, 407ca4 <clear@@Base+0x4b24>
  407c98:	mov	x0, x21
  407c9c:	bl	409648 <clear@@Base+0x64c8>
  407ca0:	b	407558 <clear@@Base+0x43d8>
  407ca4:	mov	x0, x21
  407ca8:	bl	40ae2c <clear@@Base+0x7cac>
  407cac:	b	407558 <clear@@Base+0x43d8>
  407cb0:	mov	w0, #0x1                   	// #1
  407cb4:	str	w0, [x19, #16]
  407cb8:	str	wzr, [x19, #20]
  407cbc:	b	4071e4 <clear@@Base+0x4064>
  407cc0:	str	wzr, [x19, #16]
  407cc4:	b	407cb8 <clear@@Base+0x4b38>
  407cc8:	adrp	x1, 414000 <winch@@Base+0x146c>
  407ccc:	mov	w3, #0x0                   	// #0
  407cd0:	add	x1, x1, #0x365
  407cd4:	mov	x2, #0x0                   	// #0
  407cd8:	mov	w0, #0xa                   	// #10
  407cdc:	b	4073e4 <clear@@Base+0x4264>
  407ce0:	adrp	x0, 436000 <PC+0x47d0>
  407ce4:	ldr	w0, [x0, #316]
  407ce8:	cbnz	w0, 407e4c <clear@@Base+0x4ccc>
  407cec:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  407cf0:	adrp	x1, 414000 <winch@@Base+0x146c>
  407cf4:	mov	w3, #0x0                   	// #0
  407cf8:	add	x1, x1, #0x367
  407cfc:	ldr	x2, [x0, #1216]
  407d00:	mov	w0, #0x1b                  	// #27
  407d04:	b	4073e4 <clear@@Base+0x4264>
  407d08:	bl	404190 <clear@@Base+0x1010>
  407d0c:	tbnz	w0, #3, 407558 <clear@@Base+0x43d8>
  407d10:	adrp	x1, 414000 <winch@@Base+0x146c>
  407d14:	add	x1, x1, #0x497
  407d18:	mov	w3, #0x0                   	// #0
  407d1c:	mov	x2, #0x0                   	// #0
  407d20:	mov	w0, #0x1a                  	// #26
  407d24:	bl	406890 <clear@@Base+0x3710>
  407d28:	bl	406e0c <clear@@Base+0x3c8c>
  407d2c:	mov	w20, w0
  407d30:	bl	4068e8 <clear@@Base+0x3768>
  407d34:	cbnz	w0, 407558 <clear@@Base+0x43d8>
  407d38:	cmp	w20, #0xd
  407d3c:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  407d40:	b.eq	407558 <clear@@Base+0x43d8>  // b.none
  407d44:	cmp	w21, #0x3f
  407d48:	mov	w0, w20
  407d4c:	csetm	w1, eq  // eq = none
  407d50:	bl	40e148 <clear@@Base+0xafc8>
  407d54:	b	407780 <clear@@Base+0x4600>
  407d58:	adrp	x1, 414000 <winch@@Base+0x146c>
  407d5c:	add	x1, x1, #0x4a2
  407d60:	mov	w3, #0x0                   	// #0
  407d64:	mov	x2, #0x0                   	// #0
  407d68:	mov	w0, #0x3e                  	// #62
  407d6c:	bl	406890 <clear@@Base+0x3710>
  407d70:	bl	406e0c <clear@@Base+0x3c8c>
  407d74:	mov	w20, w0
  407d78:	bl	4068e8 <clear@@Base+0x3768>
  407d7c:	cbnz	w0, 407558 <clear@@Base+0x43d8>
  407d80:	cmp	w20, #0xd
  407d84:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  407d88:	b.eq	407558 <clear@@Base+0x43d8>  // b.none
  407d8c:	mov	w0, w20
  407d90:	bl	40e1b4 <clear@@Base+0xb034>
  407d94:	b	407780 <clear@@Base+0x4600>
  407d98:	adrp	x1, 414000 <winch@@Base+0x146c>
  407d9c:	add	x1, x1, #0x4af
  407da0:	mov	w3, #0x0                   	// #0
  407da4:	mov	x2, #0x0                   	// #0
  407da8:	mov	w0, #0x12                  	// #18
  407dac:	bl	406890 <clear@@Base+0x3710>
  407db0:	bl	406e0c <clear@@Base+0x3c8c>
  407db4:	mov	w20, w0
  407db8:	bl	4068e8 <clear@@Base+0x3768>
  407dbc:	cbnz	w0, 407558 <clear@@Base+0x43d8>
  407dc0:	cmp	w20, #0xa
  407dc4:	ccmp	w20, #0xd, #0x4, ne  // ne = any
  407dc8:	b.eq	407558 <clear@@Base+0x43d8>  // b.none
  407dcc:	bl	4068d0 <clear@@Base+0x3750>
  407dd0:	mov	w0, w20
  407dd4:	bl	40e248 <clear@@Base+0xb0c8>
  407dd8:	b	407558 <clear@@Base+0x43d8>
  407ddc:	adrp	x0, 436000 <PC+0x47d0>
  407de0:	ldr	w0, [x0, #316]
  407de4:	cbnz	w0, 407e4c <clear@@Base+0x4ccc>
  407de8:	adrp	x1, 414000 <winch@@Base+0x146c>
  407dec:	add	x1, x1, #0x4bb
  407df0:	mov	w3, #0x0                   	// #0
  407df4:	mov	x2, #0x0                   	// #0
  407df8:	mov	w0, #0x25                  	// #37
  407dfc:	bl	406890 <clear@@Base+0x3710>
  407e00:	bl	406e0c <clear@@Base+0x3c8c>
  407e04:	mov	w20, w0
  407e08:	bl	4068e8 <clear@@Base+0x3768>
  407e0c:	cbnz	w0, 407558 <clear@@Base+0x43d8>
  407e10:	cmp	w20, #0xa
  407e14:	mov	w0, #0x2e                  	// #46
  407e18:	ccmp	w20, #0xd, #0x4, ne  // ne = any
  407e1c:	csel	w20, w20, w0, ne  // ne = any
  407e20:	mov	w0, w20
  407e24:	bl	40e12c <clear@@Base+0xafac>
  407e28:	cbnz	w0, 407558 <clear@@Base+0x43d8>
  407e2c:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  407e30:	adrp	x1, 414000 <winch@@Base+0x146c>
  407e34:	mov	w3, #0x0                   	// #0
  407e38:	add	x1, x1, #0x367
  407e3c:	ldr	x2, [x0, #1216]
  407e40:	mov	w0, #0x25                  	// #37
  407e44:	strb	w20, [x19, #56]
  407e48:	b	4073e4 <clear@@Base+0x4264>
  407e4c:	adrp	x0, 414000 <winch@@Base+0x146c>
  407e50:	mov	x1, #0x0                   	// #0
  407e54:	add	x0, x0, #0x3d2
  407e58:	b	407868 <clear@@Base+0x46e8>
  407e5c:	adrp	x1, 414000 <winch@@Base+0x146c>
  407e60:	mov	w0, w21
  407e64:	add	x1, x1, #0x4c3
  407e68:	mov	w3, #0x0                   	// #0
  407e6c:	mov	x2, #0x0                   	// #0
  407e70:	b	4073e4 <clear@@Base+0x4264>
  407e74:	ldr	x1, [x19, #24]
  407e78:	adrp	x0, 436000 <PC+0x47d0>
  407e7c:	cmp	x1, #0x0
  407e80:	b.le	407eb4 <clear@@Base+0x4d34>
  407e84:	str	w1, [x0, #516]
  407e88:	adrp	x1, 436000 <PC+0x47d0>
  407e8c:	ldr	x3, [x19, #24]
  407e90:	ldr	w0, [x1, #464]
  407e94:	sxtw	x2, w0
  407e98:	cmp	x3, w0, sxtw
  407e9c:	b.le	407ea4 <clear@@Base+0x4d24>
  407ea0:	str	x2, [x19, #24]
  407ea4:	ldr	x2, [x19, #24]
  407ea8:	sub	w0, w0, w2
  407eac:	str	w0, [x1, #464]
  407eb0:	b	407f34 <clear@@Base+0x4db4>
  407eb4:	ldr	w0, [x0, #516]
  407eb8:	cmp	w0, #0x0
  407ebc:	b.gt	407ed0 <clear@@Base+0x4d50>
  407ec0:	adrp	x0, 436000 <PC+0x47d0>
  407ec4:	mov	w1, #0x2                   	// #2
  407ec8:	ldr	w0, [x0, #372]
  407ecc:	sdiv	w0, w0, w1
  407ed0:	sxtw	x0, w0
  407ed4:	str	x0, [x19, #24]
  407ed8:	b	407e88 <clear@@Base+0x4d08>
  407edc:	ldr	x1, [x19, #24]
  407ee0:	adrp	x0, 436000 <PC+0x47d0>
  407ee4:	cmp	x1, #0x0
  407ee8:	b.le	407f04 <clear@@Base+0x4d84>
  407eec:	str	w1, [x0, #516]
  407ef0:	adrp	x1, 436000 <PC+0x47d0>
  407ef4:	ldr	x2, [x19, #24]
  407ef8:	ldr	w0, [x1, #464]
  407efc:	add	w0, w0, w2
  407f00:	b	407eac <clear@@Base+0x4d2c>
  407f04:	ldr	w0, [x0, #516]
  407f08:	cmp	w0, #0x0
  407f0c:	b.gt	407f20 <clear@@Base+0x4da0>
  407f10:	adrp	x0, 436000 <PC+0x47d0>
  407f14:	mov	w1, #0x2                   	// #2
  407f18:	ldr	w0, [x0, #372]
  407f1c:	sdiv	w0, w0, w1
  407f20:	sxtw	x0, w0
  407f24:	str	x0, [x19, #24]
  407f28:	b	407ef0 <clear@@Base+0x4d70>
  407f2c:	adrp	x0, 436000 <PC+0x47d0>
  407f30:	str	wzr, [x0, #464]
  407f34:	adrp	x0, 436000 <PC+0x47d0>
  407f38:	mov	w1, #0x1                   	// #1
  407f3c:	str	w1, [x0, #444]
  407f40:	b	407558 <clear@@Base+0x43d8>
  407f44:	bl	40d4e8 <clear@@Base+0xa368>
  407f48:	adrp	x1, 436000 <PC+0x47d0>
  407f4c:	b	407eac <clear@@Base+0x4d2c>
  407f50:	ldr	w0, [x19, #8]
  407f54:	cmp	w0, #0x16
  407f58:	b.eq	407230 <clear@@Base+0x40b0>  // b.none
  407f5c:	bl	405a34 <clear@@Base+0x28b4>
  407f60:	mov	x1, x24
  407f64:	mov	w3, #0x1                   	// #1
  407f68:	mov	x2, #0x0                   	// #0
  407f6c:	mov	w0, w21
  407f70:	bl	406890 <clear@@Base+0x3710>
  407f74:	mov	w0, w20
  407f78:	bl	405d44 <clear@@Base+0x2bc4>
  407f7c:	b	407230 <clear@@Base+0x40b0>
  407f80:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  407f84:	ldr	w1, [x1, #3792]
  407f88:	cbz	w1, 407f90 <clear@@Base+0x4e10>
  407f8c:	lsl	w0, w0, #2
  407f90:	add	w0, w0, #0x1
  407f94:	ret
  407f98:	stp	x29, x30, [sp, #-32]!
  407f9c:	mov	w1, w0
  407fa0:	mov	x29, sp
  407fa4:	str	x19, [sp, #16]
  407fa8:	mov	w19, w0
  407fac:	mov	w0, #0x4                   	// #4
  407fb0:	bl	402180 <setlocale@plt+0x560>
  407fb4:	mov	x2, #0x0                   	// #0
  407fb8:	mov	w1, #0xffffffff            	// #-1
  407fbc:	cmp	w19, w2
  407fc0:	b.gt	407fd0 <clear@@Base+0x4e50>
  407fc4:	ldr	x19, [sp, #16]
  407fc8:	ldp	x29, x30, [sp], #32
  407fcc:	ret
  407fd0:	str	w1, [x0, x2, lsl #2]
  407fd4:	add	x2, x2, #0x1
  407fd8:	b	407fbc <clear@@Base+0x4e3c>
  407fdc:	stp	x29, x30, [sp, #-128]!
  407fe0:	mov	x29, sp
  407fe4:	stp	x19, x20, [sp, #16]
  407fe8:	mov	x20, x0
  407fec:	stp	x21, x22, [sp, #32]
  407ff0:	mov	x22, x1
  407ff4:	stp	x23, x24, [sp, #48]
  407ff8:	mov	x23, x3
  407ffc:	mov	w24, w4
  408000:	stp	x25, x26, [sp, #64]
  408004:	mov	x26, x2
  408008:	stp	x27, x28, [sp, #80]
  40800c:	cbz	x3, 40807c <clear@@Base+0x4efc>
  408010:	ldrsw	x21, [x3]
  408014:	add	x21, x1, x21
  408018:	adrp	x27, 431000 <winch@@Base+0x1e46c>
  40801c:	mov	x19, x20
  408020:	add	x27, x27, #0xed0
  408024:	stp	x20, x22, [sp, #112]
  408028:	ldr	x25, [sp, #120]
  40802c:	cmp	x25, x21
  408030:	b.cc	40808c <clear@@Base+0x4f0c>  // b.lo, b.ul, b.last
  408034:	tbz	w24, #2, 408050 <clear@@Base+0x4ed0>
  408038:	cmp	x19, x20
  40803c:	b.ls	408050 <clear@@Base+0x4ed0>  // b.plast
  408040:	ldurb	w0, [x19, #-1]
  408044:	cmp	w0, #0xd
  408048:	cset	x0, eq  // eq = none
  40804c:	sub	x19, x19, x0
  408050:	strb	wzr, [x19]
  408054:	cbz	x23, 408060 <clear@@Base+0x4ee0>
  408058:	sub	x19, x19, x20
  40805c:	str	w19, [x23]
  408060:	ldp	x19, x20, [sp, #16]
  408064:	ldp	x21, x22, [sp, #32]
  408068:	ldp	x23, x24, [sp, #48]
  40806c:	ldp	x25, x26, [sp, #64]
  408070:	ldp	x27, x28, [sp, #80]
  408074:	ldp	x29, x30, [sp], #128
  408078:	ret
  40807c:	mov	x0, x1
  408080:	bl	4017b0 <strlen@plt>
  408084:	add	x21, x22, x0
  408088:	b	408018 <clear@@Base+0x4e98>
  40808c:	mov	w1, #0x1                   	// #1
  408090:	mov	x2, x21
  408094:	add	x0, sp, #0x78
  408098:	ldr	x28, [sp, #112]
  40809c:	bl	404b48 <clear@@Base+0x19c8>
  4080a0:	mov	x1, x0
  4080a4:	tbz	w24, #1, 408108 <clear@@Base+0x4f88>
  4080a8:	ldr	x0, [sp, #112]
  4080ac:	cmp	x0, x20
  4080b0:	ccmp	x1, #0x8, #0x0, hi  // hi = pmore
  4080b4:	b.ne	408108 <clear@@Base+0x4f88>  // b.any
  4080b8:	ldr	w2, [x27]
  4080bc:	ldr	x1, [sp, #112]
  4080c0:	sub	x0, x1, #0x1
  4080c4:	str	x0, [sp, #112]
  4080c8:	cmp	x0, x20
  4080cc:	b.ls	4080f8 <clear@@Base+0x4f78>  // b.plast
  4080d0:	cbz	w2, 4080f8 <clear@@Base+0x4f78>
  4080d4:	ldurb	w0, [x1, #-1]
  4080d8:	ldursb	w1, [x1, #-1]
  4080dc:	tbz	w1, #31, 4080f8 <clear@@Base+0x4f78>
  4080e0:	and	w1, w0, #0xc0
  4080e4:	cmp	w1, #0xc0
  4080e8:	b.ne	4080bc <clear@@Base+0x4f3c>  // b.any
  4080ec:	and	w0, w0, #0xfe
  4080f0:	cmp	w0, #0xfe
  4080f4:	b.eq	4080bc <clear@@Base+0x4f3c>  // b.none
  4080f8:	ldr	x0, [sp, #112]
  4080fc:	cmp	x19, x0
  408100:	csel	x19, x19, x0, cs  // cs = hs, nlast
  408104:	b	408028 <clear@@Base+0x4ea8>
  408108:	tbz	w24, #3, 408148 <clear@@Base+0x4fc8>
  40810c:	and	x0, x1, #0xffffffffffffff7f
  408110:	cmp	x0, #0x1b
  408114:	b.ne	408148 <clear@@Base+0x4fc8>  // b.any
  408118:	ldr	x0, [sp, #120]
  40811c:	add	x0, x0, #0x1
  408120:	str	x0, [sp, #120]
  408124:	ldr	x0, [sp, #120]
  408128:	cmp	x0, x21
  40812c:	b.cs	4080f8 <clear@@Base+0x4f78>  // b.hs, b.nlast
  408130:	add	x1, x0, #0x1
  408134:	str	x1, [sp, #120]
  408138:	ldrb	w0, [x0]
  40813c:	bl	40c1ec <clear@@Base+0x906c>
  408140:	cbnz	w0, 408124 <clear@@Base+0x4fa4>
  408144:	b	4080f8 <clear@@Base+0x4f78>
  408148:	tbz	w24, #0, 40816c <clear@@Base+0x4fec>
  40814c:	mov	w0, w1
  408150:	str	x1, [sp, #104]
  408154:	bl	401b00 <iswupper@plt>
  408158:	ldr	x1, [sp, #104]
  40815c:	cbz	w0, 40816c <clear@@Base+0x4fec>
  408160:	mov	w0, w1
  408164:	bl	401bd0 <towlower@plt>
  408168:	mov	w1, w0
  40816c:	add	x0, sp, #0x70
  408170:	bl	404a18 <clear@@Base+0x1898>
  408174:	cbz	x26, 4080f8 <clear@@Base+0x4f78>
  408178:	sub	x28, x28, x20
  40817c:	sub	x25, x25, x22
  408180:	str	w25, [x26, w28, sxtw #2]
  408184:	b	4080f8 <clear@@Base+0x4f78>
  408188:	ldr	x1, [x0]
  40818c:	add	x2, x1, #0x1
  408190:	str	x2, [x0]
  408194:	mov	x2, x1
  408198:	ldrb	w3, [x2], #2
  40819c:	str	x2, [x0]
  4081a0:	ldrb	w0, [x1, #1]
  4081a4:	add	w0, w3, w0, lsl #6
  4081a8:	ret
  4081ac:	stp	x29, x30, [sp, #-80]!
  4081b0:	mov	x29, sp
  4081b4:	stp	x19, x20, [sp, #16]
  4081b8:	mov	x20, x0
  4081bc:	stp	x23, x24, [sp, #48]
  4081c0:	adrp	x24, 414000 <winch@@Base+0x146c>
  4081c4:	add	x24, x24, #0x5cc
  4081c8:	stp	x21, x22, [sp, #32]
  4081cc:	str	x25, [sp, #64]
  4081d0:	cbnz	x20, 4081ec <clear@@Base+0x506c>
  4081d4:	ldp	x19, x20, [sp, #16]
  4081d8:	ldp	x21, x22, [sp, #32]
  4081dc:	ldp	x23, x24, [sp, #48]
  4081e0:	ldr	x25, [sp, #64]
  4081e4:	ldp	x29, x30, [sp], #80
  4081e8:	ret
  4081ec:	ldp	x19, x23, [x20, #8]
  4081f0:	sub	w23, w23, w19
  4081f4:	add	x23, x19, w23, sxtw
  4081f8:	cmp	x19, x23
  4081fc:	b.cc	4082a0 <clear@@Base+0x5120>  // b.lo, b.ul, b.last
  408200:	ldr	x20, [x20]
  408204:	b	4081d0 <clear@@Base+0x5050>
  408208:	cmp	w1, #0xb
  40820c:	b.eq	408254 <clear@@Base+0x50d4>  // b.none
  408210:	add	x19, x19, #0x1
  408214:	strb	w1, [x22]
  408218:	mov	x22, x0
  40821c:	ldrb	w1, [x19]
  408220:	add	x0, x22, #0x1
  408224:	cbnz	w1, 408208 <clear@@Base+0x5088>
  408228:	mov	w1, #0x7f                  	// #127
  40822c:	strb	wzr, [x22]
  408230:	cmp	x19, x0
  408234:	b.cs	4082a8 <clear@@Base+0x5128>  // b.hs, b.nlast
  408238:	ldrsb	w1, [x19, #1]
  40823c:	add	x0, x19, #0x2
  408240:	tbz	w1, #31, 40824c <clear@@Base+0x50cc>
  408244:	ldrb	w1, [x0], #1
  408248:	cbnz	w1, 408244 <clear@@Base+0x50c4>
  40824c:	mov	x19, x0
  408250:	b	4081f8 <clear@@Base+0x5078>
  408254:	ldrb	w0, [x19, #1]
  408258:	bl	402800 <setlocale@plt+0xbe0>
  40825c:	ldrb	w25, [x19, #2]
  408260:	ldrb	w1, [x19, #2]
  408264:	mov	x21, x0
  408268:	add	x19, x19, x1
  40826c:	cbz	x0, 408298 <clear@@Base+0x5118>
  408270:	bl	4017b0 <strlen@plt>
  408274:	cmp	w25, w0
  408278:	csel	x21, x21, x24, ge  // ge = tcont
  40827c:	mov	x1, #0x0                   	// #0
  408280:	ldrb	w2, [x21, x1]
  408284:	add	x0, x22, x1
  408288:	cbz	w2, 408218 <clear@@Base+0x5098>
  40828c:	strb	w2, [x22, x1]
  408290:	add	x1, x1, #0x1
  408294:	b	408280 <clear@@Base+0x5100>
  408298:	mov	x21, x24
  40829c:	b	40827c <clear@@Base+0x50fc>
  4082a0:	mov	x22, x19
  4082a4:	b	40821c <clear@@Base+0x509c>
  4082a8:	strb	w1, [x0], #1
  4082ac:	b	408230 <clear@@Base+0x50b0>
  4082b0:	stp	x29, x30, [sp, #-48]!
  4082b4:	mov	x29, sp
  4082b8:	stp	x21, x22, [sp, #32]
  4082bc:	mov	x21, x0
  4082c0:	mov	w22, #0xa                   	// #10
  4082c4:	stp	x19, x20, [sp, #16]
  4082c8:	mov	w20, #0x0                   	// #0
  4082cc:	mov	w19, #0x0                   	// #0
  4082d0:	bl	406e0c <clear@@Base+0x3c8c>
  4082d4:	and	w2, w0, #0xff
  4082d8:	sub	w1, w2, #0x30
  4082dc:	and	w1, w1, #0xff
  4082e0:	cmp	w1, #0x9
  4082e4:	b.hi	4082fc <clear@@Base+0x517c>  // b.pmore
  4082e8:	and	w1, w0, #0xff
  4082ec:	add	w20, w20, #0x1
  4082f0:	sub	w1, w1, #0x30
  4082f4:	madd	w19, w19, w22, w1
  4082f8:	b	4082d0 <clear@@Base+0x5150>
  4082fc:	cmp	w20, #0x0
  408300:	strb	w2, [x21]
  408304:	csinv	w19, w19, wzr, ne  // ne = any
  408308:	mov	w0, w19
  40830c:	ldp	x19, x20, [sp, #16]
  408310:	ldp	x21, x22, [sp, #32]
  408314:	ldp	x29, x30, [sp], #48
  408318:	ret
  40831c:	stp	x29, x30, [sp, #-48]!
  408320:	mov	x29, sp
  408324:	stp	x19, x20, [sp, #16]
  408328:	mov	x20, x0
  40832c:	mov	w19, w2
  408330:	mov	x0, #0x1                   	// #1
  408334:	str	x21, [sp, #32]
  408338:	mov	x21, x1
  40833c:	mov	x1, #0x18                  	// #24
  408340:	bl	4019e0 <calloc@plt>
  408344:	cbz	x0, 408370 <clear@@Base+0x51f0>
  408348:	ldr	x1, [x20]
  40834c:	add	x19, x21, w19, sxtw
  408350:	stp	x1, x21, [x0]
  408354:	str	x0, [x20]
  408358:	str	x19, [x0, #16]
  40835c:	mov	w0, #0x0                   	// #0
  408360:	ldp	x19, x20, [sp, #16]
  408364:	ldr	x21, [sp, #32]
  408368:	ldp	x29, x30, [sp], #48
  40836c:	ret
  408370:	mov	w0, #0xffffffff            	// #-1
  408374:	b	408360 <clear@@Base+0x51e0>
  408378:	mov	x4, x0
  40837c:	cbnz	x4, 4085a4 <clear@@Base+0x5424>
  408380:	mov	w0, #0x64                  	// #100
  408384:	ret
  408388:	mov	x0, x1
  40838c:	ldp	x3, x7, [x4, #8]
  408390:	str	xzr, [x2]
  408394:	cmp	x7, x3
  408398:	b.hi	4083a8 <clear@@Base+0x5228>  // b.pmore
  40839c:	ldr	x4, [x4]
  4083a0:	cbnz	x4, 408388 <clear@@Base+0x5208>
  4083a4:	b	408594 <clear@@Base+0x5414>
  4083a8:	ldrb	w5, [x3]
  4083ac:	ldrb	w6, [x0]
  4083b0:	cmp	w5, w6
  4083b4:	b.ne	408534 <clear@@Base+0x53b4>  // b.any
  4083b8:	cbnz	w5, 408578 <clear@@Base+0x53f8>
  4083bc:	ldrb	w0, [x3, #1]
  4083c0:	add	x5, x3, #0x1
  4083c4:	cmp	w0, #0x7f
  4083c8:	b.eq	40841c <clear@@Base+0x529c>  // b.none
  4083cc:	cmp	w0, #0x67
  4083d0:	b.eq	408594 <clear@@Base+0x5414>  // b.none
  4083d4:	tbz	w0, #7, 4083e4 <clear@@Base+0x5264>
  4083d8:	and	w0, w0, #0xffffff7f
  4083dc:	add	x5, x5, #0x1
  4083e0:	str	x5, [x2]
  4083e4:	cmp	w0, #0x40
  4083e8:	b.ne	408488 <clear@@Base+0x5308>  // b.any
  4083ec:	bl	406e0c <clear@@Base+0x3c8c>
  4083f0:	sub	w19, w0, #0x20
  4083f4:	bl	406e0c <clear@@Base+0x3c8c>
  4083f8:	bl	406e0c <clear@@Base+0x3c8c>
  4083fc:	cmp	w19, #0x40
  408400:	b.eq	408444 <clear@@Base+0x52c4>  // b.none
  408404:	cmp	w19, #0x41
  408408:	b.eq	408424 <clear@@Base+0x52a4>  // b.none
  40840c:	cmp	w19, #0x3
  408410:	b.eq	408458 <clear@@Base+0x52d8>  // b.none
  408414:	mov	w0, #0x65                  	// #101
  408418:	b	408438 <clear@@Base+0x52b8>
  40841c:	ldrb	w0, [x5, #1]!
  408420:	b	4083c4 <clear@@Base+0x5244>
  408424:	adrp	x0, 436000 <PC+0x47d0>
  408428:	ldr	w0, [x0, #488]
  40842c:	cmp	w0, #0x2
  408430:	cset	w0, eq  // eq = none
  408434:	add	w0, w0, #0x42
  408438:	ldr	x19, [sp, #16]
  40843c:	ldp	x29, x30, [sp], #48
  408440:	ret
  408444:	adrp	x0, 436000 <PC+0x47d0>
  408448:	ldr	w0, [x0, #488]
  40844c:	cmp	w0, #0x2
  408450:	cset	w0, ne  // ne = any
  408454:	b	408434 <clear@@Base+0x52b4>
  408458:	sub	w1, w0, #0x21
  40845c:	adrp	x0, 436000 <PC+0x47d0>
  408460:	ldr	w0, [x0, #360]
  408464:	sub	w0, w0, #0x1
  408468:	cmp	w1, w0
  40846c:	b.ge	408414 <clear@@Base+0x5294>  // b.tcont
  408470:	mov	w0, #0x23                  	// #35
  408474:	bl	40e148 <clear@@Base+0xafc8>
  408478:	adrp	x0, 436000 <PC+0x47d0>
  40847c:	mov	w1, #0x1                   	// #1
  408480:	str	w1, [x0, #444]
  408484:	b	408414 <clear@@Base+0x5294>
  408488:	cmp	w0, #0x44
  40848c:	b.ne	408584 <clear@@Base+0x5404>  // b.any
  408490:	add	x0, sp, #0x2f
  408494:	bl	4082b0 <clear@@Base+0x5130>
  408498:	mov	w19, w0
  40849c:	tbnz	w0, #31, 408414 <clear@@Base+0x5294>
  4084a0:	ldrb	w0, [sp, #47]
  4084a4:	cmp	w0, #0x3b
  4084a8:	b.ne	408414 <clear@@Base+0x5294>  // b.any
  4084ac:	add	x0, sp, #0x2f
  4084b0:	bl	4082b0 <clear@@Base+0x5130>
  4084b4:	cmp	w0, #0x0
  4084b8:	b.le	408414 <clear@@Base+0x5294>
  4084bc:	ldrb	w0, [sp, #47]
  4084c0:	cmp	w0, #0x3b
  4084c4:	b.ne	408414 <clear@@Base+0x5294>  // b.any
  4084c8:	add	x0, sp, #0x2f
  4084cc:	bl	4082b0 <clear@@Base+0x5130>
  4084d0:	subs	w1, w0, #0x1
  4084d4:	b.mi	408414 <clear@@Base+0x5294>  // b.first
  4084d8:	cmp	w19, #0x40
  4084dc:	b.eq	408500 <clear@@Base+0x5380>  // b.none
  4084e0:	cmp	w19, #0x41
  4084e4:	b.ne	408518 <clear@@Base+0x5398>  // b.any
  4084e8:	adrp	x0, 436000 <PC+0x47d0>
  4084ec:	ldr	w0, [x0, #488]
  4084f0:	cmp	w0, #0x2
  4084f4:	b.ne	408510 <clear@@Base+0x5390>  // b.any
  4084f8:	mov	w0, #0x43                  	// #67
  4084fc:	b	408438 <clear@@Base+0x52b8>
  408500:	adrp	x0, 436000 <PC+0x47d0>
  408504:	ldr	w0, [x0, #488]
  408508:	cmp	w0, #0x2
  40850c:	b.ne	4084f8 <clear@@Base+0x5378>  // b.any
  408510:	mov	w0, #0x42                  	// #66
  408514:	b	408438 <clear@@Base+0x52b8>
  408518:	ldrb	w2, [sp, #47]
  40851c:	cmp	w2, #0x6d
  408520:	b.ne	408414 <clear@@Base+0x5294>  // b.any
  408524:	adrp	x2, 436000 <PC+0x47d0>
  408528:	ldr	w2, [x2, #360]
  40852c:	cmp	w0, w2
  408530:	b	40846c <clear@@Base+0x52ec>
  408534:	cbz	w6, 40859c <clear@@Base+0x541c>
  408538:	cbnz	w5, 408548 <clear@@Base+0x53c8>
  40853c:	ldrb	w0, [x3, #1]
  408540:	cmp	w0, #0x67
  408544:	b.eq	408594 <clear@@Base+0x5414>  // b.none
  408548:	mov	x0, x3
  40854c:	ldrb	w3, [x0], #1
  408550:	cbnz	w3, 40854c <clear@@Base+0x53cc>
  408554:	ldrb	w5, [x0]
  408558:	mov	x3, x0
  40855c:	add	x0, x0, #0x1
  408560:	cmp	w5, #0x7f
  408564:	b.eq	408554 <clear@@Base+0x53d4>  // b.none
  408568:	tbz	w5, #7, 408574 <clear@@Base+0x53f4>
  40856c:	ldrb	w0, [x3, #1]!
  408570:	cbnz	w0, 40856c <clear@@Base+0x53ec>
  408574:	sub	x0, x1, #0x1
  408578:	add	x3, x3, #0x1
  40857c:	add	x0, x0, #0x1
  408580:	b	408394 <clear@@Base+0x5214>
  408584:	cmp	w0, #0x64
  408588:	b.eq	40839c <clear@@Base+0x521c>  // b.none
  40858c:	cmp	w0, #0x66
  408590:	b.ne	408438 <clear@@Base+0x52b8>  // b.any
  408594:	mov	w0, #0x64                  	// #100
  408598:	b	408438 <clear@@Base+0x52b8>
  40859c:	mov	w0, #0x16                  	// #22
  4085a0:	b	408438 <clear@@Base+0x52b8>
  4085a4:	mov	x0, x1
  4085a8:	ldp	x3, x7, [x4, #8]
  4085ac:	str	xzr, [x2]
  4085b0:	cmp	x7, x3
  4085b4:	b.hi	4085c0 <clear@@Base+0x5440>  // b.pmore
  4085b8:	ldr	x4, [x4]
  4085bc:	b	40837c <clear@@Base+0x51fc>
  4085c0:	ldrb	w5, [x3]
  4085c4:	ldrb	w6, [x0]
  4085c8:	cmp	w5, w6
  4085cc:	b.ne	408604 <clear@@Base+0x5484>  // b.any
  4085d0:	cbnz	w5, 408648 <clear@@Base+0x54c8>
  4085d4:	ldrb	w0, [x3, #1]
  4085d8:	add	x5, x3, #0x1
  4085dc:	cmp	w0, #0x7f
  4085e0:	b.eq	4085fc <clear@@Base+0x547c>  // b.none
  4085e4:	cmp	w0, #0x67
  4085e8:	b.eq	408380 <clear@@Base+0x5200>  // b.none
  4085ec:	stp	x29, x30, [sp, #-48]!
  4085f0:	mov	x29, sp
  4085f4:	str	x19, [sp, #16]
  4085f8:	b	4083d4 <clear@@Base+0x5254>
  4085fc:	ldrb	w0, [x5, #1]!
  408600:	b	4085dc <clear@@Base+0x545c>
  408604:	cbz	w6, 408654 <clear@@Base+0x54d4>
  408608:	cbnz	w5, 408618 <clear@@Base+0x5498>
  40860c:	ldrb	w0, [x3, #1]
  408610:	cmp	w0, #0x67
  408614:	b.eq	408380 <clear@@Base+0x5200>  // b.none
  408618:	mov	x0, x3
  40861c:	ldrb	w3, [x0], #1
  408620:	cbnz	w3, 40861c <clear@@Base+0x549c>
  408624:	ldrb	w5, [x0]
  408628:	mov	x3, x0
  40862c:	add	x0, x0, #0x1
  408630:	cmp	w5, #0x7f
  408634:	b.eq	408624 <clear@@Base+0x54a4>  // b.none
  408638:	tbz	w5, #7, 408644 <clear@@Base+0x54c4>
  40863c:	ldrb	w0, [x3, #1]!
  408640:	cbnz	w0, 40863c <clear@@Base+0x54bc>
  408644:	sub	x0, x1, #0x1
  408648:	add	x3, x3, #0x1
  40864c:	add	x0, x0, #0x1
  408650:	b	4085b0 <clear@@Base+0x5430>
  408654:	mov	w0, #0x16                  	// #22
  408658:	ret
  40865c:	stp	x29, x30, [sp, #-32]!
  408660:	adrp	x0, 432000 <PC+0x7d0>
  408664:	mov	x29, sp
  408668:	str	x19, [sp, #16]
  40866c:	add	x19, x0, #0x7f0
  408670:	ldr	x0, [x0, #2032]
  408674:	bl	4081ac <clear@@Base+0x502c>
  408678:	ldr	x0, [x19, #8]
  40867c:	bl	4081ac <clear@@Base+0x502c>
  408680:	ldr	x0, [x19, #16]
  408684:	bl	4081ac <clear@@Base+0x502c>
  408688:	ldr	x0, [x19, #24]
  40868c:	ldr	x19, [sp, #16]
  408690:	ldp	x29, x30, [sp], #32
  408694:	b	4081ac <clear@@Base+0x502c>
  408698:	cbz	w1, 4086d8 <clear@@Base+0x5558>
  40869c:	stp	x29, x30, [sp, #-16]!
  4086a0:	mov	w2, w1
  4086a4:	mov	x1, x0
  4086a8:	mov	x29, sp
  4086ac:	adrp	x0, 432000 <PC+0x7d0>
  4086b0:	add	x0, x0, #0x7f0
  4086b4:	bl	40831c <clear@@Base+0x519c>
  4086b8:	tbz	w0, #31, 4086d0 <clear@@Base+0x5550>
  4086bc:	ldp	x29, x30, [sp], #16
  4086c0:	mov	x1, #0x0                   	// #0
  4086c4:	adrp	x0, 414000 <winch@@Base+0x146c>
  4086c8:	add	x0, x0, #0x5ce
  4086cc:	b	4104cc <error@@Base>
  4086d0:	ldp	x29, x30, [sp], #16
  4086d4:	ret
  4086d8:	ret
  4086dc:	cbz	w1, 408720 <clear@@Base+0x55a0>
  4086e0:	stp	x29, x30, [sp, #-16]!
  4086e4:	mov	w2, w1
  4086e8:	mov	x1, x0
  4086ec:	adrp	x0, 432000 <PC+0x7d0>
  4086f0:	add	x0, x0, #0x7f0
  4086f4:	mov	x29, sp
  4086f8:	add	x0, x0, #0x8
  4086fc:	bl	40831c <clear@@Base+0x519c>
  408700:	tbz	w0, #31, 408718 <clear@@Base+0x5598>
  408704:	ldp	x29, x30, [sp], #16
  408708:	mov	x1, #0x0                   	// #0
  40870c:	adrp	x0, 414000 <winch@@Base+0x146c>
  408710:	add	x0, x0, #0x5ee
  408714:	b	4104cc <error@@Base>
  408718:	ldp	x29, x30, [sp], #16
  40871c:	ret
  408720:	ret
  408724:	mov	x2, x1
  408728:	mov	x1, x0
  40872c:	adrp	x0, 432000 <PC+0x7d0>
  408730:	ldr	x0, [x0, #2032]
  408734:	b	408378 <clear@@Base+0x51f8>
  408738:	mov	x2, x1
  40873c:	mov	x1, x0
  408740:	adrp	x0, 432000 <PC+0x7d0>
  408744:	ldr	x0, [x0, #2040]
  408748:	b	408378 <clear@@Base+0x51f8>
  40874c:	stp	x29, x30, [sp, #-48]!
  408750:	mov	x1, x0
  408754:	mov	x29, sp
  408758:	stp	x19, x20, [sp, #16]
  40875c:	adrp	x20, 432000 <PC+0x7d0>
  408760:	add	x20, x20, #0x7f0
  408764:	mov	x19, x0
  408768:	add	x2, sp, #0x28
  40876c:	ldr	x0, [x20, #16]
  408770:	bl	408378 <clear@@Base+0x51f8>
  408774:	cmp	w0, #0x1
  408778:	b.ne	40878c <clear@@Base+0x560c>  // b.any
  40877c:	ldr	x0, [sp, #40]
  408780:	ldp	x19, x20, [sp, #16]
  408784:	ldp	x29, x30, [sp], #48
  408788:	ret
  40878c:	mov	x0, x19
  408790:	bl	401bb0 <getenv@plt>
  408794:	str	x0, [sp, #40]
  408798:	cbz	x0, 4087a4 <clear@@Base+0x5624>
  40879c:	ldrb	w1, [x0]
  4087a0:	cbnz	w1, 408780 <clear@@Base+0x5600>
  4087a4:	ldr	x0, [x20, #24]
  4087a8:	add	x2, sp, #0x28
  4087ac:	mov	x1, x19
  4087b0:	bl	408378 <clear@@Base+0x51f8>
  4087b4:	cmp	w0, #0x1
  4087b8:	ldr	x0, [sp, #40]
  4087bc:	csel	x0, x0, xzr, eq  // eq = none
  4087c0:	b	408780 <clear@@Base+0x5600>
  4087c4:	cbz	x0, 4087d8 <clear@@Base+0x5658>
  4087c8:	ldrb	w0, [x0]
  4087cc:	cmp	w0, #0x0
  4087d0:	cset	w0, eq  // eq = none
  4087d4:	ret
  4087d8:	mov	w0, #0x1                   	// #1
  4087dc:	b	4087d4 <clear@@Base+0x5654>
  4087e0:	stp	x29, x30, [sp, #-96]!
  4087e4:	mov	x29, sp
  4087e8:	stp	x23, x24, [sp, #48]
  4087ec:	mov	w24, w1
  4087f0:	adrp	x1, 436000 <PC+0x47d0>
  4087f4:	stp	x19, x20, [sp, #16]
  4087f8:	ldr	w20, [x1, #316]
  4087fc:	stp	x21, x22, [sp, #32]
  408800:	str	x25, [sp, #64]
  408804:	cbz	w20, 408828 <clear@@Base+0x56a8>
  408808:	mov	w20, #0x1                   	// #1
  40880c:	mov	w0, w20
  408810:	ldp	x19, x20, [sp, #16]
  408814:	ldp	x21, x22, [sp, #32]
  408818:	ldp	x23, x24, [sp, #48]
  40881c:	ldr	x25, [sp, #64]
  408820:	ldp	x29, x30, [sp], #96
  408824:	ret
  408828:	mov	w1, #0x0                   	// #0
  40882c:	bl	401930 <open@plt>
  408830:	mov	w21, w0
  408834:	tbnz	w0, #31, 408808 <clear@@Base+0x5688>
  408838:	bl	40a648 <clear@@Base+0x74c8>
  40883c:	mov	x23, x0
  408840:	cmp	x0, #0x2
  408844:	b.gt	408858 <clear@@Base+0x56d8>
  408848:	mov	w0, w21
  40884c:	bl	401a30 <close@plt>
  408850:	mov	w20, #0xffffffff            	// #-1
  408854:	b	40880c <clear@@Base+0x568c>
  408858:	sxtw	x22, w0
  40885c:	mov	x1, #0x1                   	// #1
  408860:	mov	x0, x22
  408864:	bl	4019e0 <calloc@plt>
  408868:	mov	x19, x0
  40886c:	cbz	x0, 408848 <clear@@Base+0x56c8>
  408870:	mov	w0, w21
  408874:	mov	w2, #0x0                   	// #0
  408878:	mov	x1, #0x0                   	// #0
  40887c:	bl	401850 <lseek@plt>
  408880:	cmn	x0, #0x1
  408884:	b.ne	408894 <clear@@Base+0x5714>  // b.any
  408888:	mov	x0, x19
  40888c:	bl	401a90 <free@plt>
  408890:	b	408848 <clear@@Base+0x56c8>
  408894:	mov	w2, w23
  408898:	mov	x1, x19
  40889c:	mov	w0, w21
  4088a0:	bl	401ad0 <read@plt>
  4088a4:	mov	x25, x0
  4088a8:	mov	w0, w21
  4088ac:	bl	401a30 <close@plt>
  4088b0:	cmp	x23, x25
  4088b4:	b.eq	4088c4 <clear@@Base+0x5744>  // b.none
  4088b8:	mov	x0, x19
  4088bc:	bl	401a90 <free@plt>
  4088c0:	b	408850 <clear@@Base+0x56d0>
  4088c4:	ldrb	w0, [x19]
  4088c8:	add	x2, x19, x22
  4088cc:	cbnz	w0, 4088f4 <clear@@Base+0x5774>
  4088d0:	ldrb	w0, [x19, #1]
  4088d4:	cmp	w0, #0x4d
  4088d8:	b.ne	4088f4 <clear@@Base+0x5774>  // b.any
  4088dc:	ldrb	w0, [x19, #2]
  4088e0:	cmp	w0, #0x2b
  4088e4:	b.ne	4088f4 <clear@@Base+0x5774>  // b.any
  4088e8:	ldrb	w0, [x19, #3]
  4088ec:	cmp	w0, #0x47
  4088f0:	b.eq	408914 <clear@@Base+0x5794>  // b.none
  4088f4:	ldurb	w0, [x2, #-1]
  4088f8:	cbz	w0, 408904 <clear@@Base+0x5784>
  4088fc:	ldurb	w0, [x2, #-2]
  408900:	cbnz	w0, 408850 <clear@@Base+0x56d0>
  408904:	mov	w1, w23
  408908:	mov	x0, x19
  40890c:	bl	408698 <clear@@Base+0x5518>
  408910:	b	40880c <clear@@Base+0x568c>
  408914:	ldurb	w0, [x2, #-3]
  408918:	cmp	w0, #0x45
  40891c:	b.ne	408850 <clear@@Base+0x56d0>  // b.any
  408920:	ldurb	w0, [x2, #-2]
  408924:	cmp	w0, #0x6e
  408928:	b.ne	408850 <clear@@Base+0x56d0>  // b.any
  40892c:	ldurb	w0, [x2, #-1]
  408930:	cmp	w0, #0x64
  408934:	b.ne	408850 <clear@@Base+0x56d0>  // b.any
  408938:	adrp	x0, 432000 <PC+0x7d0>
  40893c:	add	x0, x0, #0x7f0
  408940:	add	x20, x0, #0x18
  408944:	cmp	w24, #0x0
  408948:	add	x0, x0, #0x10
  40894c:	adrp	x21, 414000 <winch@@Base+0x146c>
  408950:	csel	x20, x20, x0, ne  // ne = any
  408954:	add	x21, x21, #0x613
  408958:	add	x19, x19, #0x4
  40895c:	str	x19, [sp, #88]
  408960:	ldr	x0, [sp, #88]
  408964:	add	x1, x0, #0x1
  408968:	str	x1, [sp, #88]
  40896c:	ldrb	w0, [x0]
  408970:	cmp	w0, #0x76
  408974:	b.eq	4089dc <clear@@Base+0x585c>  // b.none
  408978:	b.hi	4089a8 <clear@@Base+0x5828>  // b.pmore
  40897c:	cmp	w0, #0x63
  408980:	b.eq	4089b4 <clear@@Base+0x5834>  // b.none
  408984:	cmp	w0, #0x65
  408988:	b.ne	408850 <clear@@Base+0x56d0>  // b.any
  40898c:	add	x0, sp, #0x58
  408990:	bl	408188 <clear@@Base+0x5008>
  408994:	mov	w19, w0
  408998:	mov	w1, w0
  40899c:	ldr	x0, [sp, #88]
  4089a0:	bl	4086dc <clear@@Base+0x555c>
  4089a4:	b	4089cc <clear@@Base+0x584c>
  4089a8:	cmp	w0, #0x78
  4089ac:	csetm	w20, ne  // ne = any
  4089b0:	b	40880c <clear@@Base+0x568c>
  4089b4:	add	x0, sp, #0x58
  4089b8:	bl	408188 <clear@@Base+0x5008>
  4089bc:	mov	w19, w0
  4089c0:	mov	w1, w0
  4089c4:	ldr	x0, [sp, #88]
  4089c8:	bl	408698 <clear@@Base+0x5518>
  4089cc:	ldr	x1, [sp, #88]
  4089d0:	add	x19, x1, w19, sxtw
  4089d4:	str	x19, [sp, #88]
  4089d8:	b	408960 <clear@@Base+0x57e0>
  4089dc:	add	x0, sp, #0x58
  4089e0:	bl	408188 <clear@@Base+0x5008>
  4089e4:	mov	w19, w0
  4089e8:	cbz	w0, 408a0c <clear@@Base+0x588c>
  4089ec:	ldr	x1, [sp, #88]
  4089f0:	mov	w2, w0
  4089f4:	mov	x0, x20
  4089f8:	bl	40831c <clear@@Base+0x519c>
  4089fc:	tbz	w0, #31, 408a0c <clear@@Base+0x588c>
  408a00:	mov	x0, x21
  408a04:	mov	x1, #0x0                   	// #0
  408a08:	bl	4104cc <error@@Base>
  408a0c:	ldr	x2, [sp, #88]
  408a10:	add	x19, x2, w19, sxtw
  408a14:	b	4089d4 <clear@@Base+0x5854>
  408a18:	stp	x29, x30, [sp, #-48]!
  408a1c:	mov	x29, sp
  408a20:	stp	x19, x20, [sp, #16]
  408a24:	mov	x19, x1
  408a28:	mov	w20, w2
  408a2c:	cbz	x0, 408a78 <clear@@Base+0x58f8>
  408a30:	bl	40874c <clear@@Base+0x55cc>
  408a34:	cbz	x0, 408a78 <clear@@Base+0x58f8>
  408a38:	bl	4021b8 <setlocale@plt+0x598>
  408a3c:	mov	x19, x0
  408a40:	cbz	x0, 408a6c <clear@@Base+0x58ec>
  408a44:	mov	w1, w20
  408a48:	bl	4087e0 <clear@@Base+0x5660>
  408a4c:	tbz	w0, #31, 408a64 <clear@@Base+0x58e4>
  408a50:	adrp	x0, 414000 <winch@@Base+0x146c>
  408a54:	add	x1, sp, #0x28
  408a58:	add	x0, x0, #0x650
  408a5c:	str	x19, [sp, #40]
  408a60:	bl	4104cc <error@@Base>
  408a64:	mov	x0, x19
  408a68:	bl	401a90 <free@plt>
  408a6c:	ldp	x19, x20, [sp, #16]
  408a70:	ldp	x29, x30, [sp], #48
  408a74:	ret
  408a78:	mov	x0, x19
  408a7c:	cbnz	w20, 408a38 <clear@@Base+0x58b8>
  408a80:	bl	409ccc <clear@@Base+0x6b4c>
  408a84:	b	408a3c <clear@@Base+0x58bc>
  408a88:	stp	x29, x30, [sp, #-32]!
  408a8c:	mov	w1, #0x1f1                 	// #497
  408a90:	mov	x29, sp
  408a94:	str	x19, [sp, #16]
  408a98:	adrp	x19, 430000 <winch@@Base+0x1d46c>
  408a9c:	add	x19, x19, #0x4f0
  408aa0:	mov	x0, x19
  408aa4:	bl	408698 <clear@@Base+0x5518>
  408aa8:	add	x0, x19, #0x1f1
  408aac:	mov	w1, #0xc9                  	// #201
  408ab0:	bl	4086dc <clear@@Base+0x555c>
  408ab4:	mov	w2, #0x1                   	// #1
  408ab8:	mov	x0, #0x0                   	// #0
  408abc:	adrp	x1, 414000 <winch@@Base+0x146c>
  408ac0:	add	x1, x1, #0x66d
  408ac4:	bl	408a18 <clear@@Base+0x5898>
  408ac8:	mov	w2, #0x1                   	// #1
  408acc:	adrp	x1, 414000 <winch@@Base+0x146c>
  408ad0:	adrp	x0, 414000 <winch@@Base+0x146c>
  408ad4:	add	x1, x1, #0x67f
  408ad8:	add	x0, x0, #0x68c
  408adc:	bl	408a18 <clear@@Base+0x5898>
  408ae0:	ldr	x19, [sp, #16]
  408ae4:	mov	w2, #0x0                   	// #0
  408ae8:	ldp	x29, x30, [sp], #32
  408aec:	adrp	x1, 414000 <winch@@Base+0x146c>
  408af0:	adrp	x0, 414000 <winch@@Base+0x146c>
  408af4:	add	x1, x1, #0x69b
  408af8:	add	x0, x0, #0x6a1
  408afc:	b	408a18 <clear@@Base+0x5898>
  408b00:	stp	x29, x30, [sp, #-96]!
  408b04:	mov	x29, sp
  408b08:	stp	x21, x22, [sp, #32]
  408b0c:	mov	w21, w1
  408b10:	adrp	x1, 436000 <PC+0x47d0>
  408b14:	stp	x19, x20, [sp, #16]
  408b18:	ldr	w1, [x1, #356]
  408b1c:	str	x23, [sp, #48]
  408b20:	cmp	w1, w0
  408b24:	b.eq	408c18 <clear@@Base+0x5a98>  // b.none
  408b28:	adrp	x1, 436000 <PC+0x47d0>
  408b2c:	ldr	w1, [x1, #380]
  408b30:	cmp	w1, w0
  408b34:	b.eq	408c18 <clear@@Base+0x5a98>  // b.none
  408b38:	adrp	x1, 436000 <PC+0x47d0>
  408b3c:	ldr	w1, [x1, #352]
  408b40:	cmp	w1, w0
  408b44:	b.eq	408c20 <clear@@Base+0x5aa0>  // b.none
  408b48:	add	x22, sp, #0x48
  408b4c:	mov	w20, #0x0                   	// #0
  408b50:	mov	x23, x22
  408b54:	add	x1, sp, #0x40
  408b58:	add	w20, w20, #0x1
  408b5c:	strb	w0, [x22]
  408b60:	mov	x0, x23
  408b64:	strb	wzr, [x22, #1]!
  408b68:	bl	408738 <clear@@Base+0x55b8>
  408b6c:	mov	w19, w0
  408b70:	cmp	w0, #0x16
  408b74:	b.eq	408bec <clear@@Base+0x5a6c>  // b.none
  408b78:	tbz	w21, #3, 408b8c <clear@@Base+0x5a0c>
  408b7c:	sub	w0, w0, #0x3
  408b80:	cmp	w0, #0x1
  408b84:	mov	w0, #0x64                  	// #100
  408b88:	csel	w19, w19, w0, hi  // hi = pmore
  408b8c:	tbz	w21, #1, 408ba0 <clear@@Base+0x5a20>
  408b90:	sub	w0, w19, #0xd
  408b94:	cmp	w0, #0x1
  408b98:	mov	w0, #0x64                  	// #100
  408b9c:	csel	w19, w19, w0, hi  // hi = pmore
  408ba0:	tbz	w21, #2, 408bbc <clear@@Base+0x5a3c>
  408ba4:	cmp	w19, #0xf
  408ba8:	b.eq	408bf4 <clear@@Base+0x5a74>  // b.none
  408bac:	sub	w0, w19, #0x11
  408bb0:	cmp	w0, #0x1
  408bb4:	mov	w0, #0x64                  	// #100
  408bb8:	csel	w19, w19, w0, hi  // hi = pmore
  408bbc:	tbnz	w21, #0, 408bc8 <clear@@Base+0x5a48>
  408bc0:	cmp	w19, #0x64
  408bc4:	b.ne	408c08 <clear@@Base+0x5a88>  // b.any
  408bc8:	sxtw	x20, w20
  408bcc:	sub	x20, x20, #0x1
  408bd0:	cbnz	w20, 408bfc <clear@@Base+0x5a7c>
  408bd4:	mov	w0, w19
  408bd8:	ldp	x19, x20, [sp, #16]
  408bdc:	ldp	x21, x22, [sp, #32]
  408be0:	ldr	x23, [sp, #48]
  408be4:	ldp	x29, x30, [sp], #96
  408be8:	ret
  408bec:	bl	406e0c <clear@@Base+0x3c8c>
  408bf0:	b	408b54 <clear@@Base+0x59d4>
  408bf4:	mov	w19, #0x64                  	// #100
  408bf8:	b	408bbc <clear@@Base+0x5a3c>
  408bfc:	ldrb	w0, [x23, x20]
  408c00:	bl	406dd4 <clear@@Base+0x3c54>
  408c04:	b	408bcc <clear@@Base+0x5a4c>
  408c08:	ldr	x0, [sp, #64]
  408c0c:	cbz	x0, 408bd4 <clear@@Base+0x5a54>
  408c10:	bl	406e94 <clear@@Base+0x3d14>
  408c14:	b	408bd4 <clear@@Base+0x5a54>
  408c18:	mov	w19, #0x1                   	// #1
  408c1c:	b	408bd4 <clear@@Base+0x5a54>
  408c20:	mov	w19, #0x2                   	// #2
  408c24:	b	408bd4 <clear@@Base+0x5a54>
  408c28:	stp	x29, x30, [sp, #-64]!
  408c2c:	mov	w1, #0x0                   	// #0
  408c30:	mov	x29, sp
  408c34:	add	x0, sp, #0x30
  408c38:	stp	x19, x20, [sp, #16]
  408c3c:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  408c40:	str	x21, [sp, #32]
  408c44:	bl	410b68 <error@@Base+0x69c>
  408c48:	ldr	x0, [sp, #48]
  408c4c:	cmn	x0, #0x1
  408c50:	b.eq	408c64 <clear@@Base+0x5ae4>  // b.none
  408c54:	ldr	x0, [x19, #2136]
  408c58:	add	x1, sp, #0x30
  408c5c:	bl	40b024 <clear@@Base+0x7ea4>
  408c60:	bl	40e1f4 <clear@@Base+0xb074>
  408c64:	bl	404190 <clear@@Base+0x1010>
  408c68:	mov	w21, w0
  408c6c:	bl	4040cc <clear@@Base+0xf4c>
  408c70:	ldr	x0, [x19, #2136]
  408c74:	bl	40b0b8 <clear@@Base+0x7f38>
  408c78:	mov	x20, x0
  408c7c:	cbz	x0, 408cc0 <clear@@Base+0x5b40>
  408c80:	ldr	x0, [x19, #2136]
  408c84:	bl	40b080 <clear@@Base+0x7f00>
  408c88:	cbz	x0, 408ca0 <clear@@Base+0x5b20>
  408c8c:	tbnz	w21, #1, 408ca0 <clear@@Base+0x5b20>
  408c90:	bl	401b90 <pclose@plt>
  408c94:	ldr	x0, [x19, #2136]
  408c98:	mov	x1, #0x0                   	// #0
  408c9c:	bl	40b078 <clear@@Base+0x7ef8>
  408ca0:	ldr	x0, [x19, #2136]
  408ca4:	bl	40b010 <clear@@Base+0x7e90>
  408ca8:	mov	x1, x0
  408cac:	mov	x0, x20
  408cb0:	bl	40a438 <clear@@Base+0x72b8>
  408cb4:	ldr	x0, [x19, #2136]
  408cb8:	mov	x1, #0x0                   	// #0
  408cbc:	bl	40b088 <clear@@Base+0x7f08>
  408cc0:	adrp	x0, 436000 <PC+0x47d0>
  408cc4:	str	xzr, [x19, #2136]
  408cc8:	ldp	x19, x20, [sp, #16]
  408ccc:	str	xzr, [x0, #432]
  408cd0:	adrp	x0, 436000 <PC+0x47d0>
  408cd4:	ldr	x21, [sp, #32]
  408cd8:	str	xzr, [x0, #424]
  408cdc:	ldp	x29, x30, [sp], #64
  408ce0:	ret
  408ce4:	stp	x29, x30, [sp, #-96]!
  408ce8:	mov	x29, sp
  408cec:	stp	x21, x22, [sp, #32]
  408cf0:	mov	x21, x0
  408cf4:	stp	x19, x20, [sp, #16]
  408cf8:	mov	x19, x1
  408cfc:	stp	x23, x24, [sp, #48]
  408d00:	mov	w23, #0x0                   	// #0
  408d04:	stp	x25, x26, [sp, #64]
  408d08:	adrp	x25, 430000 <winch@@Base+0x1d46c>
  408d0c:	adrp	x26, 430000 <winch@@Base+0x1d46c>
  408d10:	stp	x27, x28, [sp, #80]
  408d14:	bl	409974 <clear@@Base+0x67f4>
  408d18:	mov	x24, x0
  408d1c:	bl	4017b0 <strlen@plt>
  408d20:	sxtw	x27, w0
  408d24:	mov	x0, x19
  408d28:	bl	402084 <setlocale@plt+0x464>
  408d2c:	str	x0, [x21]
  408d30:	mov	x20, x0
  408d34:	mov	x22, x27
  408d38:	add	x25, x25, #0x4b8
  408d3c:	bl	4017b0 <strlen@plt>
  408d40:	add	x26, x26, #0x4b9
  408d44:	add	x20, x20, x0
  408d48:	sub	x28, x27, #0x1
  408d4c:	str	x20, [x21, #8]
  408d50:	mov	w20, #0x0                   	// #0
  408d54:	ldr	x0, [x21, #8]
  408d58:	cmp	x0, x19
  408d5c:	b.hi	408d7c <clear@@Base+0x5bfc>  // b.pmore
  408d60:	ldp	x19, x20, [sp, #16]
  408d64:	ldp	x21, x22, [sp, #32]
  408d68:	ldp	x23, x24, [sp, #48]
  408d6c:	ldp	x25, x26, [sp, #64]
  408d70:	ldp	x27, x28, [sp, #80]
  408d74:	ldp	x29, x30, [sp], #96
  408d78:	ret
  408d7c:	cbnz	w20, 408de8 <clear@@Base+0x5c68>
  408d80:	cmp	w22, #0x0
  408d84:	b.le	408db8 <clear@@Base+0x5c38>
  408d88:	add	x1, x19, x27
  408d8c:	cmp	x0, x1
  408d90:	b.ls	408db8 <clear@@Base+0x5c38>  // b.plast
  408d94:	mov	x2, x27
  408d98:	mov	x1, x24
  408d9c:	mov	x0, x19
  408da0:	bl	401960 <strncmp@plt>
  408da4:	cbnz	w0, 408db8 <clear@@Base+0x5c38>
  408da8:	add	x19, x19, x28
  408dac:	mov	w20, #0x1                   	// #1
  408db0:	add	x19, x19, #0x1
  408db4:	b	408d54 <clear@@Base+0x5bd4>
  408db8:	ldrb	w0, [x19]
  408dbc:	cbz	w23, 408dd0 <clear@@Base+0x5c50>
  408dc0:	ldrb	w1, [x26]
  408dc4:	cmp	w1, w0
  408dc8:	cset	w23, ne  // ne = any
  408dcc:	b	408db0 <clear@@Base+0x5c30>
  408dd0:	ldrb	w1, [x25]
  408dd4:	cmp	w1, w0
  408dd8:	b.eq	408df0 <clear@@Base+0x5c70>  // b.none
  408ddc:	cmp	w0, #0x20
  408de0:	b.ne	408de8 <clear@@Base+0x5c68>  // b.any
  408de4:	strb	wzr, [x19]
  408de8:	mov	w20, #0x0                   	// #0
  408dec:	b	408db0 <clear@@Base+0x5c30>
  408df0:	mov	w20, #0x0                   	// #0
  408df4:	mov	w23, #0x1                   	// #1
  408df8:	b	408db0 <clear@@Base+0x5c30>
  408dfc:	stp	x29, x30, [sp, #-32]!
  408e00:	mov	x29, sp
  408e04:	stp	x19, x20, [sp, #16]
  408e08:	mov	x20, x0
  408e0c:	cbnz	x1, 408e28 <clear@@Base+0x5ca8>
  408e10:	ldr	x0, [x0]
  408e14:	ldr	x1, [x20, #8]
  408e18:	cmp	x1, x0
  408e1c:	b.hi	408e40 <clear@@Base+0x5cc0>  // b.pmore
  408e20:	mov	x0, #0x0                   	// #0
  408e24:	b	408e50 <clear@@Base+0x5cd0>
  408e28:	mov	x19, x1
  408e2c:	mov	x0, x1
  408e30:	bl	4017b0 <strlen@plt>
  408e34:	add	x0, x19, x0
  408e38:	b	408e14 <clear@@Base+0x5c94>
  408e3c:	add	x0, x0, #0x1
  408e40:	ldrb	w2, [x0]
  408e44:	cbz	w2, 408e3c <clear@@Base+0x5cbc>
  408e48:	cmp	x1, x0
  408e4c:	csel	x0, x0, xzr, hi  // hi = pmore
  408e50:	ldp	x19, x20, [sp, #16]
  408e54:	ldp	x29, x30, [sp], #32
  408e58:	ret
  408e5c:	ldr	x2, [x0]
  408e60:	cbnz	x1, 408e80 <clear@@Base+0x5d00>
  408e64:	ldr	x0, [x0, #8]
  408e68:	ldrb	w1, [x0]
  408e6c:	cbz	w1, 408e90 <clear@@Base+0x5d10>
  408e70:	cmp	x2, x0
  408e74:	b.cc	408e9c <clear@@Base+0x5d1c>  // b.lo, b.ul, b.last
  408e78:	mov	x0, #0x0                   	// #0
  408e7c:	b	408eac <clear@@Base+0x5d2c>
  408e80:	cmp	x2, x1
  408e84:	b.cs	408e78 <clear@@Base+0x5cf8>  // b.hs, b.nlast
  408e88:	sub	x0, x1, #0x1
  408e8c:	b	408e68 <clear@@Base+0x5ce8>
  408e90:	sub	x0, x0, #0x1
  408e94:	b	408e68 <clear@@Base+0x5ce8>
  408e98:	sub	x0, x0, #0x1
  408e9c:	ldurb	w1, [x0, #-1]
  408ea0:	cbz	w1, 408eac <clear@@Base+0x5d2c>
  408ea4:	cmp	x2, x0
  408ea8:	b.ne	408e98 <clear@@Base+0x5d18>  // b.any
  408eac:	ret
  408eb0:	stp	x29, x30, [sp, #-32]!
  408eb4:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  408eb8:	mov	x29, sp
  408ebc:	ldr	x0, [x1, #2136]
  408ec0:	str	x19, [sp, #16]
  408ec4:	mov	x19, x1
  408ec8:	cbz	x0, 408ed4 <clear@@Base+0x5d54>
  408ecc:	mov	w1, #0x1                   	// #1
  408ed0:	bl	40b050 <clear@@Base+0x7ed0>
  408ed4:	ldr	x0, [x19, #2136]
  408ed8:	ldr	x19, [sp, #16]
  408edc:	ldp	x29, x30, [sp], #32
  408ee0:	ret
  408ee4:	cbz	x0, 408ef0 <clear@@Base+0x5d70>
  408ee8:	mov	w1, #0xffffffff            	// #-1
  408eec:	b	40b050 <clear@@Base+0x7ed0>
  408ef0:	ret
  408ef4:	stp	x29, x30, [sp, #-16]!
  408ef8:	mov	x29, sp
  408efc:	bl	403b14 <clear@@Base+0x994>
  408f00:	cmn	w0, #0x1
  408f04:	b.ne	408f10 <clear@@Base+0x5d90>  // b.any
  408f08:	ldp	x29, x30, [sp], #16
  408f0c:	b	4100c4 <clear@@Base+0xcf44>
  408f10:	bl	410140 <clear@@Base+0xcfc0>
  408f14:	b	408efc <clear@@Base+0x5d7c>
  408f18:	stp	x29, x30, [sp, #-64]!
  408f1c:	mov	x29, sp
  408f20:	stp	x19, x20, [sp, #16]
  408f24:	mov	x19, x0
  408f28:	str	x21, [sp, #32]
  408f2c:	bl	404190 <clear@@Base+0x1010>
  408f30:	tbnz	w0, #0, 408fe0 <clear@@Base+0x5e60>
  408f34:	mov	x0, x19
  408f38:	mov	w1, #0x0                   	// #0
  408f3c:	bl	401930 <open@plt>
  408f40:	tbnz	w0, #31, 408fc0 <clear@@Base+0x5e40>
  408f44:	bl	401a30 <close@plt>
  408f48:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  408f4c:	ldr	w0, [x0, #2120]
  408f50:	cbnz	w0, 408fc0 <clear@@Base+0x5e40>
  408f54:	adrp	x0, 414000 <winch@@Base+0x146c>
  408f58:	adrp	x20, 414000 <winch@@Base+0x146c>
  408f5c:	add	x1, sp, #0x38
  408f60:	add	x0, x0, #0x6a9
  408f64:	add	x20, x20, #0x6e0
  408f68:	str	x19, [sp, #56]
  408f6c:	bl	410630 <error@@Base+0x164>
  408f70:	cmp	w0, #0x61
  408f74:	b.eq	408ff0 <clear@@Base+0x5e70>  // b.none
  408f78:	b.gt	408fa4 <clear@@Base+0x5e24>
  408f7c:	cmp	w0, #0x44
  408f80:	b.eq	409040 <clear@@Base+0x5ec0>  // b.none
  408f84:	cmp	w0, #0x4f
  408f88:	b.eq	408fc0 <clear@@Base+0x5e40>  // b.none
  408f8c:	cmp	w0, #0x41
  408f90:	b.eq	408ff0 <clear@@Base+0x5e70>  // b.none
  408f94:	mov	x0, x20
  408f98:	mov	x1, #0x0                   	// #0
  408f9c:	bl	410630 <error@@Base+0x164>
  408fa0:	b	408f70 <clear@@Base+0x5df0>
  408fa4:	cmp	w0, #0x71
  408fa8:	b.eq	409054 <clear@@Base+0x5ed4>  // b.none
  408fac:	b.gt	408f94 <clear@@Base+0x5e14>
  408fb0:	cmp	w0, #0x64
  408fb4:	b.eq	409040 <clear@@Base+0x5ec0>  // b.none
  408fb8:	cmp	w0, #0x6f
  408fbc:	b.ne	408f94 <clear@@Base+0x5e14>  // b.any
  408fc0:	mov	w1, #0x1a4                 	// #420
  408fc4:	mov	x0, x19
  408fc8:	bl	401c00 <creat@plt>
  408fcc:	adrp	x1, 42e000 <winch@@Base+0x1b46c>
  408fd0:	str	w0, [x1, #600]
  408fd4:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  408fd8:	ldr	w0, [x0, #600]
  408fdc:	tbnz	w0, #31, 409028 <clear@@Base+0x5ea8>
  408fe0:	ldp	x19, x20, [sp, #16]
  408fe4:	ldr	x21, [sp, #32]
  408fe8:	ldp	x29, x30, [sp], #64
  408fec:	ret
  408ff0:	adrp	x21, 42e000 <winch@@Base+0x1b46c>
  408ff4:	mov	w1, #0x401                 	// #1025
  408ff8:	mov	x0, x19
  408ffc:	bl	401930 <open@plt>
  409000:	mov	w2, #0x2                   	// #2
  409004:	str	w0, [x21, #600]
  409008:	mov	x1, #0x0                   	// #0
  40900c:	bl	401850 <lseek@plt>
  409010:	mov	x20, x0
  409014:	cmn	x0, #0x1
  409018:	b.ne	408fd4 <clear@@Base+0x5e54>  // b.any
  40901c:	ldr	w0, [x21, #600]
  409020:	bl	401a30 <close@plt>
  409024:	str	w20, [x21, #600]
  409028:	add	x1, sp, #0x38
  40902c:	adrp	x0, 414000 <winch@@Base+0x146c>
  409030:	add	x0, x0, #0x71e
  409034:	str	x19, [sp, #56]
  409038:	bl	4104cc <error@@Base>
  40903c:	b	408fe0 <clear@@Base+0x5e60>
  409040:	mov	x0, x19
  409044:	ldp	x19, x20, [sp, #16]
  409048:	ldr	x21, [sp, #32]
  40904c:	ldp	x29, x30, [sp], #64
  409050:	b	401a90 <free@plt>
  409054:	mov	w0, #0x0                   	// #0
  409058:	bl	40210c <setlocale@plt+0x4ec>
  40905c:	b	408f94 <clear@@Base+0x5e14>
  409060:	stp	x29, x30, [sp, #-240]!
  409064:	mov	x29, sp
  409068:	str	x25, [sp, #64]
  40906c:	adrp	x25, 431000 <winch@@Base+0x1e46c>
  409070:	stp	x21, x22, [sp, #32]
  409074:	mov	x22, x0
  409078:	ldr	x0, [x25, #2136]
  40907c:	stp	x19, x20, [sp, #16]
  409080:	stp	x23, x24, [sp, #48]
  409084:	cmp	x0, x22
  409088:	b.eq	4090e4 <clear@@Base+0x5f64>  // b.none
  40908c:	bl	403b80 <clear@@Base+0xa00>
  409090:	bl	408eb0 <clear@@Base+0x5d30>
  409094:	mov	x23, x0
  409098:	ldr	x0, [x25, #2136]
  40909c:	cbz	x0, 4090d8 <clear@@Base+0x5f58>
  4090a0:	bl	404190 <clear@@Base+0x1010>
  4090a4:	mov	w19, w0
  4090a8:	ldr	x0, [x25, #2136]
  4090ac:	cbz	x0, 4090b4 <clear@@Base+0x5f34>
  4090b0:	bl	408c28 <clear@@Base+0x5aa8>
  4090b4:	tbz	w19, #3, 4090d8 <clear@@Base+0x5f58>
  4090b8:	mov	x0, x23
  4090bc:	bl	40b060 <clear@@Base+0x7ee0>
  4090c0:	cmp	w0, #0x1
  4090c4:	b.gt	4090d8 <clear@@Base+0x5f58>
  4090c8:	mov	x0, x23
  4090cc:	bl	40ae2c <clear@@Base+0x7cac>
  4090d0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4090d4:	ldr	x23, [x0, #2128]
  4090d8:	cbnz	x22, 4090ec <clear@@Base+0x5f6c>
  4090dc:	mov	x0, x23
  4090e0:	bl	408ee4 <clear@@Base+0x5d64>
  4090e4:	mov	w0, #0x0                   	// #0
  4090e8:	b	409404 <clear@@Base+0x6284>
  4090ec:	mov	x0, x22
  4090f0:	bl	40b010 <clear@@Base+0x7e90>
  4090f4:	bl	4021b8 <setlocale@plt+0x598>
  4090f8:	mov	x19, x0
  4090fc:	mov	x0, x22
  409100:	bl	40b080 <clear@@Base+0x7f00>
  409104:	str	x0, [sp, #96]
  409108:	mov	x20, x0
  40910c:	cbz	x0, 409134 <clear@@Base+0x5fb4>
  409110:	mov	w0, #0xffffffff            	// #-1
  409114:	str	w0, [sp, #92]
  409118:	mov	x0, x22
  40911c:	bl	40b0b8 <clear@@Base+0x7f38>
  409120:	mov	x20, x0
  409124:	cbnz	x0, 409494 <clear@@Base+0x6314>
  409128:	mov	x24, x19
  40912c:	mov	w21, #0x0                   	// #0
  409130:	b	4091a4 <clear@@Base+0x6024>
  409134:	adrp	x21, 413000 <winch@@Base+0x46c>
  409138:	add	x21, x21, #0xaf8
  40913c:	mov	x1, x21
  409140:	mov	x0, x19
  409144:	bl	401a70 <strcmp@plt>
  409148:	cbz	w0, 409328 <clear@@Base+0x61a8>
  40914c:	adrp	x1, 414000 <winch@@Base+0x146c>
  409150:	mov	x0, x19
  409154:	add	x1, x1, #0x733
  409158:	bl	401a70 <strcmp@plt>
  40915c:	cbz	w0, 409328 <clear@@Base+0x61a8>
  409160:	add	x2, sp, #0x60
  409164:	add	x1, sp, #0x5c
  409168:	mov	x0, x19
  40916c:	bl	40a264 <clear@@Base+0x70e4>
  409170:	cmp	x0, #0x0
  409174:	mov	x20, x0
  409178:	csel	x24, x0, x19, ne  // ne = any
  40917c:	mov	x0, x19
  409180:	adrp	x1, 413000 <winch@@Base+0x46c>
  409184:	add	x1, x1, #0xacd
  409188:	bl	401a70 <strcmp@plt>
  40918c:	ldr	x1, [sp, #96]
  409190:	cbz	x1, 409330 <clear@@Base+0x61b0>
  409194:	cmp	w0, #0x0
  409198:	mov	w21, #0x4                   	// #4
  40919c:	mov	w0, #0x6                   	// #6
  4091a0:	csel	w21, w21, w0, ne  // ne = any
  4091a4:	cbz	x23, 4091b8 <clear@@Base+0x6038>
  4091a8:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4091ac:	str	x23, [x0, #2128]
  4091b0:	mov	x0, x23
  4091b4:	bl	408ee4 <clear@@Base+0x5d64>
  4091b8:	mov	x1, x20
  4091bc:	mov	x0, x22
  4091c0:	str	x22, [x25, #2136]
  4091c4:	bl	40b088 <clear@@Base+0x7f08>
  4091c8:	ldr	x0, [x25, #2136]
  4091cc:	adrp	x20, 436000 <PC+0x47d0>
  4091d0:	ldr	x1, [sp, #96]
  4091d4:	bl	40b078 <clear@@Base+0x7ef8>
  4091d8:	ldr	x0, [x25, #2136]
  4091dc:	bl	40b03c <clear@@Base+0x7ebc>
  4091e0:	ldr	x0, [x25, #2136]
  4091e4:	adrp	x1, 436000 <PC+0x47d0>
  4091e8:	add	x1, x1, #0x118
  4091ec:	bl	40b030 <clear@@Base+0x7eb0>
  4091f0:	adrp	x0, 436000 <PC+0x47d0>
  4091f4:	mov	w1, #0x1                   	// #1
  4091f8:	str	w1, [x0, #320]
  4091fc:	mov	w1, w21
  409200:	ldr	w0, [sp, #92]
  409204:	bl	404004 <clear@@Base+0xe84>
  409208:	tbnz	w21, #3, 40927c <clear@@Base+0x60fc>
  40920c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  409210:	ldr	x0, [x0, #2112]
  409214:	cbz	x0, 409224 <clear@@Base+0x60a4>
  409218:	ldr	w1, [x20, #300]
  40921c:	cbz	w1, 409224 <clear@@Base+0x60a4>
  409220:	bl	408f18 <clear@@Base+0x5d98>
  409224:	adrp	x1, 413000 <winch@@Base+0x46c>
  409228:	mov	x0, x24
  40922c:	add	x1, x1, #0xacd
  409230:	bl	401a70 <strcmp@plt>
  409234:	cbz	w0, 409260 <clear@@Base+0x60e0>
  409238:	add	x1, sp, #0x70
  40923c:	mov	x0, x24
  409240:	bl	413a58 <winch@@Base+0xec4>
  409244:	cbnz	w0, 409260 <clear@@Base+0x60e0>
  409248:	adrp	x0, 436000 <PC+0x47d0>
  40924c:	ldr	x1, [sp, #120]
  409250:	str	x1, [x0, #424]
  409254:	adrp	x0, 436000 <PC+0x47d0>
  409258:	ldr	x1, [sp, #112]
  40925c:	str	x1, [x0, #432]
  409260:	adrp	x21, 431000 <winch@@Base+0x1e46c>
  409264:	ldr	x0, [x21, #2144]
  409268:	cbz	x0, 40927c <clear@@Base+0x60fc>
  40926c:	mov	x0, #0x40000000            	// #1073741824
  409270:	bl	406dd4 <clear@@Base+0x3c54>
  409274:	ldr	x0, [x21, #2144]
  409278:	bl	406e94 <clear@@Base+0x3d14>
  40927c:	adrp	x22, 431000 <winch@@Base+0x1e46c>
  409280:	mov	w21, #0x1                   	// #1
  409284:	ldr	w23, [x22, #2108]
  409288:	bl	4100c4 <clear@@Base+0xcf44>
  40928c:	ldr	w0, [x20, #300]
  409290:	str	w21, [x22, #2108]
  409294:	cbz	w0, 40931c <clear@@Base+0x619c>
  409298:	bl	410a9c <error@@Base+0x5d0>
  40929c:	bl	40d64c <clear@@Base+0xa4cc>
  4092a0:	bl	411dc4 <error@@Base+0x18f8>
  4092a4:	adrp	x1, 413000 <winch@@Base+0x46c>
  4092a8:	mov	x0, x19
  4092ac:	add	x1, x1, #0xaf8
  4092b0:	bl	401a70 <strcmp@plt>
  4092b4:	cbz	w0, 4092f4 <clear@@Base+0x6174>
  4092b8:	adrp	x1, 414000 <winch@@Base+0x146c>
  4092bc:	mov	x0, x19
  4092c0:	add	x1, x1, #0x733
  4092c4:	bl	401a70 <strcmp@plt>
  4092c8:	cbz	w0, 4092f4 <clear@@Base+0x6174>
  4092cc:	mov	x0, x19
  4092d0:	bl	409a84 <clear@@Base+0x6904>
  4092d4:	mov	x20, x0
  4092d8:	mov	x1, x0
  4092dc:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  4092e0:	mov	w2, w21
  4092e4:	ldr	x0, [x0, #1192]
  4092e8:	bl	405be4 <clear@@Base+0x2a64>
  4092ec:	mov	x0, x20
  4092f0:	bl	401a90 <free@plt>
  4092f4:	cbnz	w23, 40931c <clear@@Base+0x619c>
  4092f8:	adrp	x0, 436000 <PC+0x47d0>
  4092fc:	ldr	w0, [x0, #628]
  409300:	cmp	w0, #0x0
  409304:	b.le	40931c <clear@@Base+0x619c>
  409308:	adrp	x0, 414000 <winch@@Base+0x146c>
  40930c:	add	x1, sp, #0x68
  409310:	add	x0, x0, #0x830
  409314:	str	x19, [sp, #104]
  409318:	bl	4104cc <error@@Base>
  40931c:	mov	x0, x19
  409320:	bl	401a90 <free@plt>
  409324:	b	4090e4 <clear@@Base+0x5f64>
  409328:	mov	x24, x19
  40932c:	b	40917c <clear@@Base+0x5ffc>
  409330:	cbnz	w0, 409348 <clear@@Base+0x61c8>
  409334:	adrp	x0, 432000 <PC+0x7d0>
  409338:	mov	w21, #0x2                   	// #2
  40933c:	ldr	w0, [x0, #2064]
  409340:	str	w0, [sp, #92]
  409344:	b	4091a4 <clear@@Base+0x6024>
  409348:	adrp	x1, 414000 <winch@@Base+0x146c>
  40934c:	mov	x0, x24
  409350:	add	x1, x1, #0x733
  409354:	bl	401a70 <strcmp@plt>
  409358:	cbnz	w0, 40936c <clear@@Base+0x61ec>
  40935c:	mov	w0, #0xffffffff            	// #-1
  409360:	mov	w21, #0x10                  	// #16
  409364:	str	w0, [sp, #92]
  409368:	b	4091a4 <clear@@Base+0x6024>
  40936c:	mov	x1, x21
  409370:	mov	x0, x24
  409374:	bl	401a70 <strcmp@plt>
  409378:	cbnz	w0, 40938c <clear@@Base+0x620c>
  40937c:	mov	w0, #0xffffffff            	// #-1
  409380:	mov	w21, #0x8                   	// #8
  409384:	str	w0, [sp, #92]
  409388:	b	4091a4 <clear@@Base+0x6024>
  40938c:	mov	x0, x24
  409390:	bl	40a570 <clear@@Base+0x73f0>
  409394:	str	x0, [sp, #104]
  409398:	cbz	x0, 40941c <clear@@Base+0x629c>
  40939c:	add	x1, sp, #0x68
  4093a0:	adrp	x0, 414000 <winch@@Base+0x146c>
  4093a4:	add	x0, x0, #0x830
  4093a8:	bl	4104cc <error@@Base>
  4093ac:	ldr	x0, [sp, #104]
  4093b0:	bl	401a90 <free@plt>
  4093b4:	cbz	x20, 4093d8 <clear@@Base+0x6258>
  4093b8:	ldr	x0, [sp, #96]
  4093bc:	cbz	x0, 4093c4 <clear@@Base+0x6244>
  4093c0:	bl	401b90 <pclose@plt>
  4093c4:	mov	x1, x19
  4093c8:	mov	x0, x20
  4093cc:	bl	40a438 <clear@@Base+0x72b8>
  4093d0:	mov	x0, x20
  4093d4:	bl	401a90 <free@plt>
  4093d8:	mov	x0, x22
  4093dc:	bl	40ae2c <clear@@Base+0x7cac>
  4093e0:	mov	x0, x19
  4093e4:	bl	401a90 <free@plt>
  4093e8:	cmp	x22, x23
  4093ec:	b.ne	4093f8 <clear@@Base+0x6278>  // b.any
  4093f0:	mov	w0, #0x1                   	// #1
  4093f4:	bl	40210c <setlocale@plt+0x4ec>
  4093f8:	mov	x0, x23
  4093fc:	bl	409648 <clear@@Base+0x64c8>
  409400:	mov	w0, #0x1                   	// #1
  409404:	ldp	x19, x20, [sp, #16]
  409408:	ldp	x21, x22, [sp, #32]
  40940c:	ldp	x23, x24, [sp, #48]
  409410:	ldr	x25, [sp, #64]
  409414:	ldp	x29, x30, [sp], #240
  409418:	ret
  40941c:	mov	x0, x24
  409420:	mov	w1, #0x0                   	// #0
  409424:	bl	401930 <open@plt>
  409428:	str	w0, [sp, #92]
  40942c:	tbz	w0, #31, 409440 <clear@@Base+0x62c0>
  409430:	mov	x0, x19
  409434:	bl	40ffd8 <clear@@Base+0xce58>
  409438:	str	x0, [sp, #104]
  40943c:	b	40939c <clear@@Base+0x621c>
  409440:	adrp	x0, 436000 <PC+0x47d0>
  409444:	ldr	w0, [x0, #548]
  409448:	cbnz	w0, 40949c <clear@@Base+0x631c>
  40944c:	mov	x0, x22
  409450:	bl	40b048 <clear@@Base+0x7ec8>
  409454:	cbnz	w0, 40949c <clear@@Base+0x631c>
  409458:	ldr	w0, [sp, #92]
  40945c:	bl	409ee4 <clear@@Base+0x6d64>
  409460:	cbz	w0, 40949c <clear@@Base+0x631c>
  409464:	add	x1, sp, #0x68
  409468:	adrp	x0, 414000 <winch@@Base+0x146c>
  40946c:	add	x0, x0, #0x74b
  409470:	str	x19, [sp, #104]
  409474:	bl	410630 <error@@Base+0x164>
  409478:	and	w0, w0, #0xffffffdf
  40947c:	cmp	w0, #0x59
  409480:	mov	w21, #0x1                   	// #1
  409484:	b.eq	4091a4 <clear@@Base+0x6024>  // b.none
  409488:	ldr	w0, [sp, #92]
  40948c:	bl	401a30 <close@plt>
  409490:	b	4093b4 <clear@@Base+0x6234>
  409494:	mov	x24, x0
  409498:	b	40912c <clear@@Base+0x5fac>
  40949c:	mov	w21, #0x1                   	// #1
  4094a0:	b	4091a4 <clear@@Base+0x6024>
  4094a4:	cbnz	x0, 4094ac <clear@@Base+0x632c>
  4094a8:	b	409060 <clear@@Base+0x5ee0>
  4094ac:	stp	x29, x30, [sp, #-16]!
  4094b0:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  4094b4:	mov	x29, sp
  4094b8:	ldr	x1, [x1, #2136]
  4094bc:	bl	40aecc <clear@@Base+0x7d4c>
  4094c0:	ldp	x29, x30, [sp], #16
  4094c4:	b	4094a8 <clear@@Base+0x6328>
  4094c8:	stp	x29, x30, [sp, #-16]!
  4094cc:	adrp	x0, 432000 <PC+0x7d0>
  4094d0:	mov	x29, sp
  4094d4:	ldr	w0, [x0, #2064]
  4094d8:	bl	401af0 <isatty@plt>
  4094dc:	cbz	w0, 4094f8 <clear@@Base+0x6378>
  4094e0:	mov	x1, #0x0                   	// #0
  4094e4:	adrp	x0, 414000 <winch@@Base+0x146c>
  4094e8:	add	x0, x0, #0x777
  4094ec:	bl	4104cc <error@@Base>
  4094f0:	mov	w0, #0x0                   	// #0
  4094f4:	bl	40210c <setlocale@plt+0x4ec>
  4094f8:	ldp	x29, x30, [sp], #16
  4094fc:	adrp	x0, 413000 <winch@@Base+0x46c>
  409500:	add	x0, x0, #0xacd
  409504:	b	4094a4 <clear@@Base+0x6324>
  409508:	stp	x29, x30, [sp, #-64]!
  40950c:	mov	x29, sp
  409510:	stp	x19, x20, [sp, #16]
  409514:	mov	x20, x0
  409518:	stp	x21, x22, [sp, #32]
  40951c:	adrp	x22, 436000 <PC+0x47d0>
  409520:	mov	w21, w1
  409524:	add	x22, x22, #0x2a0
  409528:	str	x23, [sp, #48]
  40952c:	mov	w23, w2
  409530:	mov	x0, x20
  409534:	cmp	w23, #0x1
  409538:	b.ne	409558 <clear@@Base+0x63d8>  // b.any
  40953c:	bl	40adc8 <clear@@Base+0x7c48>
  409540:	mov	x19, x0
  409544:	subs	w21, w21, #0x1
  409548:	b.mi	409560 <clear@@Base+0x63e0>  // b.first
  40954c:	cbnz	x19, 409580 <clear@@Base+0x6400>
  409550:	mov	w0, #0x1                   	// #1
  409554:	b	40956c <clear@@Base+0x63ec>
  409558:	bl	40ade8 <clear@@Base+0x7c68>
  40955c:	b	409540 <clear@@Base+0x63c0>
  409560:	mov	x0, x20
  409564:	bl	409060 <clear@@Base+0x5ee0>
  409568:	cbnz	w0, 40954c <clear@@Base+0x63cc>
  40956c:	ldp	x19, x20, [sp, #16]
  409570:	ldp	x21, x22, [sp, #32]
  409574:	ldr	x23, [sp, #48]
  409578:	ldp	x29, x30, [sp], #64
  40957c:	ret
  409580:	ldr	w0, [x22]
  409584:	tst	x0, #0x3
  409588:	b.ne	409550 <clear@@Base+0x63d0>  // b.any
  40958c:	mov	x20, x19
  409590:	b	409530 <clear@@Base+0x63b0>
  409594:	mov	w1, w0
  409598:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40959c:	mov	w2, #0x1                   	// #1
  4095a0:	ldr	x0, [x0, #2136]
  4095a4:	b	409508 <clear@@Base+0x6388>
  4095a8:	stp	x29, x30, [sp, #-16]!
  4095ac:	mov	x29, sp
  4095b0:	bl	40aec0 <clear@@Base+0x7d40>
  4095b4:	cbnz	w0, 4095c0 <clear@@Base+0x6440>
  4095b8:	ldp	x29, x30, [sp], #16
  4095bc:	b	4094c8 <clear@@Base+0x6348>
  4095c0:	ldp	x29, x30, [sp], #16
  4095c4:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4095c8:	str	xzr, [x0, #2136]
  4095cc:	mov	w0, #0x1                   	// #1
  4095d0:	b	409594 <clear@@Base+0x6414>
  4095d4:	mov	w1, w0
  4095d8:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4095dc:	mov	w2, #0xffffffff            	// #-1
  4095e0:	ldr	x0, [x0, #2136]
  4095e4:	b	409508 <clear@@Base+0x6388>
  4095e8:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4095ec:	str	xzr, [x0, #2136]
  4095f0:	mov	w0, #0x1                   	// #1
  4095f4:	b	4095d4 <clear@@Base+0x6454>
  4095f8:	stp	x29, x30, [sp, #-32]!
  4095fc:	mov	x29, sp
  409600:	stp	x19, x20, [sp, #16]
  409604:	mov	w20, w0
  409608:	mov	x19, #0x0                   	// #0
  40960c:	mov	x0, x19
  409610:	bl	40adc8 <clear@@Base+0x7c48>
  409614:	mov	x19, x0
  409618:	cbz	x0, 409638 <clear@@Base+0x64b8>
  40961c:	bl	40b01c <clear@@Base+0x7e9c>
  409620:	cmp	w0, w20
  409624:	b.ne	40960c <clear@@Base+0x648c>  // b.any
  409628:	mov	x0, x19
  40962c:	ldp	x19, x20, [sp, #16]
  409630:	ldp	x29, x30, [sp], #32
  409634:	b	409060 <clear@@Base+0x5ee0>
  409638:	mov	w0, #0x1                   	// #1
  40963c:	ldp	x19, x20, [sp, #16]
  409640:	ldp	x29, x30, [sp], #32
  409644:	ret
  409648:	stp	x29, x30, [sp, #-48]!
  40964c:	mov	x29, sp
  409650:	stp	x19, x20, [sp, #16]
  409654:	mov	x19, x0
  409658:	str	x21, [sp, #32]
  40965c:	bl	408ee4 <clear@@Base+0x5d64>
  409660:	mov	x0, x19
  409664:	bl	40adc8 <clear@@Base+0x7c48>
  409668:	mov	x21, x0
  40966c:	mov	x0, x19
  409670:	bl	40ade8 <clear@@Base+0x7c68>
  409674:	mov	x20, x0
  409678:	mov	x0, x19
  40967c:	bl	409060 <clear@@Base+0x5ee0>
  409680:	cbz	w0, 4096b4 <clear@@Base+0x6534>
  409684:	cbnz	x21, 4096a0 <clear@@Base+0x6520>
  409688:	cbnz	x20, 4096c4 <clear@@Base+0x6544>
  40968c:	ldp	x19, x20, [sp, #16]
  409690:	mov	w0, #0x1                   	// #1
  409694:	ldr	x21, [sp, #32]
  409698:	ldp	x29, x30, [sp], #48
  40969c:	b	40210c <setlocale@plt+0x4ec>
  4096a0:	mov	x0, x21
  4096a4:	mov	w2, #0x1                   	// #1
  4096a8:	mov	w1, #0x0                   	// #0
  4096ac:	bl	409508 <clear@@Base+0x6388>
  4096b0:	cbnz	w0, 409688 <clear@@Base+0x6508>
  4096b4:	ldp	x19, x20, [sp, #16]
  4096b8:	ldr	x21, [sp, #32]
  4096bc:	ldp	x29, x30, [sp], #48
  4096c0:	ret
  4096c4:	mov	x0, x20
  4096c8:	mov	w2, #0xffffffff            	// #-1
  4096cc:	mov	w1, #0x0                   	// #0
  4096d0:	bl	409508 <clear@@Base+0x6388>
  4096d4:	cbnz	w0, 40968c <clear@@Base+0x650c>
  4096d8:	b	4096b4 <clear@@Base+0x6534>
  4096dc:	stp	x29, x30, [sp, #-112]!
  4096e0:	mov	x29, sp
  4096e4:	stp	x19, x20, [sp, #16]
  4096e8:	mov	x19, x0
  4096ec:	stp	x21, x22, [sp, #32]
  4096f0:	mov	x21, #0x0                   	// #0
  4096f4:	stp	x23, x24, [sp, #48]
  4096f8:	str	x25, [sp, #64]
  4096fc:	bl	408eb0 <clear@@Base+0x5d30>
  409700:	mov	x1, x19
  409704:	adrp	x25, 431000 <winch@@Base+0x1e46c>
  409708:	mov	x19, #0x0                   	// #0
  40970c:	mov	x20, x0
  409710:	add	x0, sp, #0x50
  409714:	bl	408ce4 <clear@@Base+0x5b64>
  409718:	mov	x1, x21
  40971c:	add	x0, sp, #0x50
  409720:	bl	408dfc <clear@@Base+0x5c7c>
  409724:	mov	x21, x0
  409728:	cbnz	x0, 409754 <clear@@Base+0x65d4>
  40972c:	cbnz	x19, 4097b8 <clear@@Base+0x6638>
  409730:	mov	x0, x20
  409734:	bl	408ee4 <clear@@Base+0x5d64>
  409738:	mov	w0, #0x1                   	// #1
  40973c:	ldp	x19, x20, [sp, #16]
  409740:	ldp	x21, x22, [sp, #32]
  409744:	ldp	x23, x24, [sp, #48]
  409748:	ldr	x25, [sp, #64]
  40974c:	ldp	x29, x30, [sp], #112
  409750:	ret
  409754:	mov	x22, #0x0                   	// #0
  409758:	bl	409ff8 <clear@@Base+0x6e78>
  40975c:	mov	x1, x0
  409760:	mov	x24, x0
  409764:	add	x0, sp, #0x60
  409768:	bl	408ce4 <clear@@Base+0x5b64>
  40976c:	mov	x1, x22
  409770:	add	x0, sp, #0x60
  409774:	bl	408dfc <clear@@Base+0x5c7c>
  409778:	mov	x22, x0
  40977c:	cbnz	x0, 40978c <clear@@Base+0x660c>
  409780:	mov	x0, x24
  409784:	bl	401a90 <free@plt>
  409788:	b	409718 <clear@@Base+0x6598>
  40978c:	bl	40999c <clear@@Base+0x681c>
  409790:	mov	x23, x0
  409794:	bl	4094a4 <clear@@Base+0x6324>
  409798:	cbnz	w0, 4097ac <clear@@Base+0x662c>
  40979c:	cbnz	x19, 4097ac <clear@@Base+0x662c>
  4097a0:	ldr	x0, [x25, #2136]
  4097a4:	bl	40b010 <clear@@Base+0x7e90>
  4097a8:	mov	x19, x0
  4097ac:	mov	x0, x23
  4097b0:	bl	401a90 <free@plt>
  4097b4:	b	40976c <clear@@Base+0x65ec>
  4097b8:	adrp	x21, 431000 <winch@@Base+0x1e46c>
  4097bc:	mov	x0, x19
  4097c0:	ldr	x1, [x21, #2136]
  4097c4:	bl	40aecc <clear@@Base+0x7d4c>
  4097c8:	ldr	x1, [x21, #2136]
  4097cc:	cmp	x1, x0
  4097d0:	mov	x0, x20
  4097d4:	b.ne	4097e4 <clear@@Base+0x6664>  // b.any
  4097d8:	bl	408ee4 <clear@@Base+0x5d64>
  4097dc:	mov	w0, #0x0                   	// #0
  4097e0:	b	40973c <clear@@Base+0x65bc>
  4097e4:	bl	409648 <clear@@Base+0x64c8>
  4097e8:	mov	x0, x19
  4097ec:	bl	4094a4 <clear@@Base+0x6324>
  4097f0:	b	40973c <clear@@Base+0x65bc>
  4097f4:	stp	x29, x30, [sp, #-32]!
  4097f8:	mov	x29, sp
  4097fc:	str	x19, [sp, #16]
  409800:	bl	408eb0 <clear@@Base+0x5d30>
  409804:	mov	x19, x0
  409808:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40980c:	ldr	x0, [x0, #2136]
  409810:	cbz	x0, 409818 <clear@@Base+0x6698>
  409814:	bl	408c28 <clear@@Base+0x5aa8>
  409818:	mov	x0, x19
  40981c:	ldr	x19, [sp, #16]
  409820:	ldp	x29, x30, [sp], #32
  409824:	b	409648 <clear@@Base+0x64c8>
  409828:	mov	x1, x0
  40982c:	mov	w0, #0x0                   	// #0
  409830:	ldrb	w2, [x1]
  409834:	cbnz	w2, 40983c <clear@@Base+0x66bc>
  409838:	ret
  40983c:	ldrb	w3, [x1, #1]
  409840:	cmp	w2, #0x25
  409844:	b.ne	409854 <clear@@Base+0x66d4>  // b.any
  409848:	cmp	w3, #0x25
  40984c:	b.ne	40985c <clear@@Base+0x66dc>  // b.any
  409850:	add	x1, x1, #0x1
  409854:	add	x1, x1, #0x1
  409858:	b	409830 <clear@@Base+0x66b0>
  40985c:	cmp	w3, #0x73
  409860:	b.ne	40986c <clear@@Base+0x66ec>  // b.any
  409864:	add	w0, w0, #0x1
  409868:	b	409854 <clear@@Base+0x66d4>
  40986c:	mov	w0, #0x3e7                 	// #999
  409870:	b	409838 <clear@@Base+0x66b8>
  409874:	stp	x29, x30, [sp, #-32]!
  409878:	mov	x29, sp
  40987c:	str	x19, [sp, #16]
  409880:	adrp	x19, 432000 <PC+0x7d0>
  409884:	ldr	x0, [x19, #2072]
  409888:	cbnz	x0, 4098ac <clear@@Base+0x672c>
  40988c:	adrp	x0, 414000 <winch@@Base+0x146c>
  409890:	add	x0, x0, #0x7a1
  409894:	bl	40874c <clear@@Base+0x55cc>
  409898:	cmp	x0, #0x0
  40989c:	adrp	x1, 414000 <winch@@Base+0x146c>
  4098a0:	add	x1, x1, #0x7af
  4098a4:	csel	x0, x1, x0, eq  // eq = none
  4098a8:	str	x0, [x19, #2072]
  4098ac:	ldr	x0, [x19, #2072]
  4098b0:	ldr	x19, [sp, #16]
  4098b4:	ldp	x29, x30, [sp], #32
  4098b8:	ret
  4098bc:	stp	x29, x30, [sp, #-64]!
  4098c0:	mov	w1, #0x1                   	// #1
  4098c4:	mov	x29, sp
  4098c8:	stp	x19, x20, [sp, #16]
  4098cc:	stp	x21, x22, [sp, #32]
  4098d0:	stp	x23, x24, [sp, #48]
  4098d4:	mov	x24, x0
  4098d8:	mov	w0, #0x64                  	// #100
  4098dc:	bl	402180 <setlocale@plt+0x560>
  4098e0:	mov	x19, x0
  4098e4:	mov	x20, x0
  4098e8:	mov	w23, #0x64                  	// #100
  4098ec:	mov	x0, x24
  4098f0:	bl	401a00 <getc@plt>
  4098f4:	mov	w21, w0
  4098f8:	cmp	w0, #0xa
  4098fc:	b.eq	409958 <clear@@Base+0x67d8>  // b.none
  409900:	cmn	w0, #0x1
  409904:	b.eq	409958 <clear@@Base+0x67d8>  // b.none
  409908:	sub	w1, w23, #0x1
  40990c:	sub	x0, x19, x20
  409910:	cmp	x0, w1, sxtw
  409914:	b.lt	409950 <clear@@Base+0x67d0>  // b.tstop
  409918:	strb	wzr, [x19]
  40991c:	lsl	w23, w23, #1
  409920:	mov	w1, #0x1                   	// #1
  409924:	mov	w0, w23
  409928:	bl	402180 <setlocale@plt+0x560>
  40992c:	mov	x22, x0
  409930:	mov	x1, x20
  409934:	bl	401ac0 <strcpy@plt>
  409938:	mov	x0, x20
  40993c:	mov	x20, x22
  409940:	bl	401a90 <free@plt>
  409944:	mov	x0, x22
  409948:	bl	4017b0 <strlen@plt>
  40994c:	add	x19, x22, x0
  409950:	strb	w21, [x19], #1
  409954:	b	4098ec <clear@@Base+0x676c>
  409958:	strb	wzr, [x19]
  40995c:	mov	x0, x20
  409960:	ldp	x19, x20, [sp, #16]
  409964:	ldp	x21, x22, [sp, #32]
  409968:	ldp	x23, x24, [sp, #48]
  40996c:	ldp	x29, x30, [sp], #64
  409970:	ret
  409974:	stp	x29, x30, [sp, #-16]!
  409978:	adrp	x0, 414000 <winch@@Base+0x146c>
  40997c:	add	x0, x0, #0x7cd
  409980:	mov	x29, sp
  409984:	bl	40874c <clear@@Base+0x55cc>
  409988:	cbnz	x0, 409994 <clear@@Base+0x6814>
  40998c:	adrp	x0, 414000 <winch@@Base+0x146c>
  409990:	add	x0, x0, #0x7cb
  409994:	ldp	x29, x30, [sp], #16
  409998:	ret
  40999c:	stp	x29, x30, [sp, #-64]!
  4099a0:	mov	x29, sp
  4099a4:	stp	x19, x20, [sp, #16]
  4099a8:	mov	x19, x0
  4099ac:	stp	x21, x22, [sp, #32]
  4099b0:	stp	x23, x24, [sp, #48]
  4099b4:	bl	4017b0 <strlen@plt>
  4099b8:	mov	w1, #0x1                   	// #1
  4099bc:	add	w0, w0, w1
  4099c0:	bl	402180 <setlocale@plt+0x560>
  4099c4:	mov	x21, x0
  4099c8:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  4099cc:	ldrb	w1, [x19]
  4099d0:	ldrb	w0, [x0, #1208]
  4099d4:	cmp	w1, w0
  4099d8:	b.ne	409a38 <clear@@Base+0x68b8>  // b.any
  4099dc:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  4099e0:	add	x19, x19, #0x1
  4099e4:	mov	x20, x21
  4099e8:	add	x0, x0, #0x4b9
  4099ec:	ldrb	w1, [x19]
  4099f0:	cbnz	w1, 409a10 <clear@@Base+0x6890>
  4099f4:	strb	wzr, [x20]
  4099f8:	mov	x0, x21
  4099fc:	ldp	x19, x20, [sp, #16]
  409a00:	ldp	x21, x22, [sp, #32]
  409a04:	ldp	x23, x24, [sp, #48]
  409a08:	ldp	x29, x30, [sp], #64
  409a0c:	ret
  409a10:	ldrb	w2, [x0]
  409a14:	cmp	w2, w1
  409a18:	b.ne	409a2c <clear@@Base+0x68ac>  // b.any
  409a1c:	ldrb	w1, [x19, #1]
  409a20:	cmp	w1, w2
  409a24:	b.ne	4099f4 <clear@@Base+0x6874>  // b.any
  409a28:	add	x19, x19, #0x1
  409a2c:	ldrb	w1, [x19], #1
  409a30:	strb	w1, [x20], #1
  409a34:	b	4099ec <clear@@Base+0x686c>
  409a38:	bl	409974 <clear@@Base+0x67f4>
  409a3c:	mov	x23, x0
  409a40:	bl	4017b0 <strlen@plt>
  409a44:	sxtw	x24, w0
  409a48:	mov	x22, x24
  409a4c:	mov	x20, x21
  409a50:	ldrb	w0, [x19]
  409a54:	cbz	w0, 4099f4 <clear@@Base+0x6874>
  409a58:	cmp	w22, #0x0
  409a5c:	b.le	409a78 <clear@@Base+0x68f8>
  409a60:	mov	x2, x24
  409a64:	mov	x1, x23
  409a68:	mov	x0, x19
  409a6c:	bl	401960 <strncmp@plt>
  409a70:	cbnz	w0, 409a78 <clear@@Base+0x68f8>
  409a74:	add	x19, x19, x24
  409a78:	ldrb	w0, [x19], #1
  409a7c:	strb	w0, [x20], #1
  409a80:	b	409a50 <clear@@Base+0x68d0>
  409a84:	stp	x29, x30, [sp, #-96]!
  409a88:	mov	x29, sp
  409a8c:	stp	x19, x20, [sp, #16]
  409a90:	mov	x20, x0
  409a94:	mov	w19, #0x1                   	// #1
  409a98:	stp	x21, x22, [sp, #32]
  409a9c:	mov	w22, #0x0                   	// #0
  409aa0:	stp	x23, x24, [sp, #48]
  409aa4:	stp	x25, x26, [sp, #64]
  409aa8:	mov	x26, x20
  409aac:	mov	w25, #0x0                   	// #0
  409ab0:	stp	x27, x28, [sp, #80]
  409ab4:	bl	409974 <clear@@Base+0x67f4>
  409ab8:	mov	x23, x0
  409abc:	bl	4017b0 <strlen@plt>
  409ac0:	adrp	x27, 430000 <winch@@Base+0x1d46c>
  409ac4:	adrp	x28, 430000 <winch@@Base+0x1d46c>
  409ac8:	sxtw	x21, w0
  409acc:	add	x27, x27, #0x4b8
  409ad0:	add	x28, x28, #0x4b9
  409ad4:	mov	w2, w19
  409ad8:	ldrb	w24, [x26]
  409adc:	cbnz	w24, 409b4c <clear@@Base+0x69cc>
  409ae0:	cbz	w25, 409af4 <clear@@Base+0x6974>
  409ae4:	cbnz	w22, 409bdc <clear@@Base+0x6a5c>
  409ae8:	mov	x0, x20
  409aec:	bl	4017b0 <strlen@plt>
  409af0:	add	w19, w0, #0x3
  409af4:	mov	w0, w19
  409af8:	mov	w1, #0x1                   	// #1
  409afc:	bl	402180 <setlocale@plt+0x560>
  409b00:	mov	x22, x0
  409b04:	cbz	w25, 409bd4 <clear@@Base+0x6a54>
  409b08:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  409b0c:	adrp	x2, 414000 <winch@@Base+0x146c>
  409b10:	mov	x4, x20
  409b14:	add	x2, x2, #0x7dc
  409b18:	ldrb	w5, [x1, #1209]
  409b1c:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  409b20:	ldrb	w3, [x1, #1208]
  409b24:	sxtw	x1, w19
  409b28:	bl	401870 <snprintf@plt>
  409b2c:	mov	x0, x22
  409b30:	ldp	x19, x20, [sp, #16]
  409b34:	ldp	x21, x22, [sp, #32]
  409b38:	ldp	x23, x24, [sp, #48]
  409b3c:	ldp	x25, x26, [sp, #64]
  409b40:	ldp	x27, x28, [sp, #80]
  409b44:	ldp	x29, x30, [sp], #96
  409b48:	ret
  409b4c:	ldrb	w0, [x27]
  409b50:	add	w19, w19, #0x1
  409b54:	cmp	w0, w24
  409b58:	b.eq	409b8c <clear@@Base+0x6a0c>  // b.none
  409b5c:	ldrb	w0, [x28]
  409b60:	cmp	w0, w24
  409b64:	csel	w22, w22, w2, ne  // ne = any
  409b68:	bl	409874 <clear@@Base+0x66f4>
  409b6c:	mov	w1, w24
  409b70:	bl	401aa0 <strchr@plt>
  409b74:	mov	w2, #0x1                   	// #1
  409b78:	cbz	x0, 409b84 <clear@@Base+0x6a04>
  409b7c:	cbz	w21, 409b94 <clear@@Base+0x6a14>
  409b80:	add	w19, w19, w21
  409b84:	add	x26, x26, #0x1
  409b88:	b	409ad8 <clear@@Base+0x6958>
  409b8c:	mov	w22, #0x1                   	// #1
  409b90:	b	409b68 <clear@@Base+0x69e8>
  409b94:	mov	w25, #0x1                   	// #1
  409b98:	b	409b84 <clear@@Base+0x6a04>
  409b9c:	bl	409874 <clear@@Base+0x66f4>
  409ba0:	mov	w1, w24
  409ba4:	bl	401aa0 <strchr@plt>
  409ba8:	cbz	x0, 409bbc <clear@@Base+0x6a3c>
  409bac:	mov	x0, x19
  409bb0:	add	x19, x19, x21
  409bb4:	mov	x1, x23
  409bb8:	bl	401ac0 <strcpy@plt>
  409bbc:	ldrb	w0, [x20], #1
  409bc0:	strb	w0, [x19], #1
  409bc4:	ldrb	w24, [x20]
  409bc8:	cbnz	w24, 409b9c <clear@@Base+0x6a1c>
  409bcc:	strb	wzr, [x19]
  409bd0:	b	409b2c <clear@@Base+0x69ac>
  409bd4:	mov	x19, x0
  409bd8:	b	409bc4 <clear@@Base+0x6a44>
  409bdc:	mov	x22, #0x0                   	// #0
  409be0:	b	409b2c <clear@@Base+0x69ac>
  409be4:	stp	x29, x30, [sp, #-64]!
  409be8:	mov	x29, sp
  409bec:	stp	x19, x20, [sp, #16]
  409bf0:	mov	x19, x0
  409bf4:	adrp	x0, 414000 <winch@@Base+0x146c>
  409bf8:	add	x0, x0, #0x7e3
  409bfc:	stp	x21, x22, [sp, #32]
  409c00:	adrp	x21, 413000 <winch@@Base+0x46c>
  409c04:	add	x21, x21, #0xf61
  409c08:	str	x23, [sp, #48]
  409c0c:	bl	40874c <clear@@Base+0x55cc>
  409c10:	mov	x22, x0
  409c14:	bl	4087c4 <clear@@Base+0x5644>
  409c18:	cbnz	w0, 409c2c <clear@@Base+0x6aac>
  409c1c:	mov	x0, x19
  409c20:	bl	409a84 <clear@@Base+0x6904>
  409c24:	mov	x20, x0
  409c28:	cbnz	x0, 409c48 <clear@@Base+0x6ac8>
  409c2c:	mov	x1, x21
  409c30:	mov	x0, x19
  409c34:	ldp	x19, x20, [sp, #16]
  409c38:	ldp	x21, x22, [sp, #32]
  409c3c:	ldr	x23, [sp, #48]
  409c40:	ldp	x29, x30, [sp], #64
  409c44:	b	401940 <popen@plt>
  409c48:	mov	x0, x22
  409c4c:	bl	4017b0 <strlen@plt>
  409c50:	mov	x19, x0
  409c54:	mov	x0, x20
  409c58:	bl	4017b0 <strlen@plt>
  409c5c:	add	w19, w19, w0
  409c60:	add	w19, w19, #0x5
  409c64:	mov	w1, #0x1                   	// #1
  409c68:	mov	w0, w19
  409c6c:	bl	402180 <setlocale@plt+0x560>
  409c70:	mov	x5, x20
  409c74:	mov	x3, x22
  409c78:	sxtw	x1, w19
  409c7c:	adrp	x4, 414000 <winch@@Base+0x146c>
  409c80:	adrp	x2, 414000 <winch@@Base+0x146c>
  409c84:	add	x4, x4, #0x7e9
  409c88:	add	x2, x2, #0x7ec
  409c8c:	mov	x23, x0
  409c90:	bl	401870 <snprintf@plt>
  409c94:	mov	x0, x20
  409c98:	bl	401a90 <free@plt>
  409c9c:	mov	x1, x21
  409ca0:	mov	x0, x23
  409ca4:	bl	401940 <popen@plt>
  409ca8:	mov	x19, x0
  409cac:	mov	x0, x23
  409cb0:	bl	401a90 <free@plt>
  409cb4:	mov	x0, x19
  409cb8:	ldp	x19, x20, [sp, #16]
  409cbc:	ldp	x21, x22, [sp, #32]
  409cc0:	ldr	x23, [sp, #48]
  409cc4:	ldp	x29, x30, [sp], #64
  409cc8:	ret
  409ccc:	stp	x29, x30, [sp, #-48]!
  409cd0:	mov	x29, sp
  409cd4:	stp	x19, x20, [sp, #16]
  409cd8:	stp	x21, x22, [sp, #32]
  409cdc:	mov	x22, x0
  409ce0:	adrp	x0, 414000 <winch@@Base+0x146c>
  409ce4:	add	x0, x0, #0x29e
  409ce8:	bl	40874c <clear@@Base+0x55cc>
  409cec:	cbnz	x0, 409d08 <clear@@Base+0x6b88>
  409cf0:	mov	x20, #0x0                   	// #0
  409cf4:	mov	x0, x20
  409cf8:	ldp	x19, x20, [sp, #16]
  409cfc:	ldp	x21, x22, [sp, #32]
  409d00:	ldp	x29, x30, [sp], #48
  409d04:	ret
  409d08:	ldrb	w1, [x0]
  409d0c:	mov	x21, x0
  409d10:	cbz	w1, 409cf0 <clear@@Base+0x6b70>
  409d14:	bl	4017b0 <strlen@plt>
  409d18:	mov	x19, x0
  409d1c:	mov	x0, x22
  409d20:	bl	4017b0 <strlen@plt>
  409d24:	add	w19, w19, w0
  409d28:	mov	x1, #0x1                   	// #1
  409d2c:	add	w19, w19, #0x2
  409d30:	sxtw	x19, w19
  409d34:	mov	x0, x19
  409d38:	bl	4019e0 <calloc@plt>
  409d3c:	mov	x20, x0
  409d40:	cbz	x0, 409cf0 <clear@@Base+0x6b70>
  409d44:	mov	x5, x22
  409d48:	mov	x3, x21
  409d4c:	adrp	x4, 414000 <winch@@Base+0x146c>
  409d50:	adrp	x2, 414000 <winch@@Base+0x146c>
  409d54:	add	x4, x4, #0x35d
  409d58:	add	x2, x2, #0x7f5
  409d5c:	mov	x1, x19
  409d60:	bl	401870 <snprintf@plt>
  409d64:	mov	x0, x20
  409d68:	mov	w1, #0x0                   	// #0
  409d6c:	bl	401930 <open@plt>
  409d70:	tbz	w0, #31, 409d80 <clear@@Base+0x6c00>
  409d74:	mov	x0, x20
  409d78:	bl	401a90 <free@plt>
  409d7c:	b	409cf0 <clear@@Base+0x6b70>
  409d80:	bl	401a30 <close@plt>
  409d84:	b	409cf4 <clear@@Base+0x6b74>
  409d88:	stp	x29, x30, [sp, #-64]!
  409d8c:	mov	x29, sp
  409d90:	stp	x19, x20, [sp, #16]
  409d94:	mov	x20, x0
  409d98:	mov	w19, #0x0                   	// #0
  409d9c:	stp	x21, x22, [sp, #32]
  409da0:	mov	x21, x0
  409da4:	adrp	x22, 431000 <winch@@Base+0x1e46c>
  409da8:	stp	x23, x24, [sp, #48]
  409dac:	adrp	x23, 431000 <winch@@Base+0x1e46c>
  409db0:	ldrb	w1, [x20]
  409db4:	cbnz	w1, 409dfc <clear@@Base+0x6c7c>
  409db8:	mov	w1, #0x1                   	// #1
  409dbc:	mov	x20, x21
  409dc0:	add	w0, w19, w1
  409dc4:	bl	402180 <setlocale@plt+0x560>
  409dc8:	mov	x22, x0
  409dcc:	mov	x19, x0
  409dd0:	adrp	x23, 431000 <winch@@Base+0x1e46c>
  409dd4:	adrp	x24, 431000 <winch@@Base+0x1e46c>
  409dd8:	ldrb	w1, [x20]
  409ddc:	cbnz	w1, 409e68 <clear@@Base+0x6ce8>
  409de0:	strb	wzr, [x19]
  409de4:	mov	x0, x22
  409de8:	ldp	x19, x20, [sp, #16]
  409dec:	ldp	x21, x22, [sp, #32]
  409df0:	ldp	x23, x24, [sp, #48]
  409df4:	ldp	x29, x30, [sp], #64
  409df8:	ret
  409dfc:	cmp	w1, #0x23
  409e00:	b.eq	409e0c <clear@@Base+0x6c8c>  // b.none
  409e04:	cmp	w1, #0x25
  409e08:	b.ne	409e20 <clear@@Base+0x6ca0>  // b.any
  409e0c:	cmp	x20, x21
  409e10:	b.ls	409e28 <clear@@Base+0x6ca8>  // b.plast
  409e14:	ldurb	w0, [x20, #-1]
  409e18:	cmp	w0, w1
  409e1c:	b.ne	409e28 <clear@@Base+0x6ca8>  // b.any
  409e20:	add	w19, w19, #0x1
  409e24:	b	409e58 <clear@@Base+0x6cd8>
  409e28:	ldrb	w0, [x20, #1]
  409e2c:	cmp	w0, w1
  409e30:	b.eq	409e58 <clear@@Base+0x6cd8>  // b.none
  409e34:	cmp	w1, #0x25
  409e38:	b.eq	409e60 <clear@@Base+0x6ce0>  // b.none
  409e3c:	cmp	w1, #0x23
  409e40:	b.ne	409e20 <clear@@Base+0x6ca0>  // b.any
  409e44:	ldr	x0, [x23, #2128]
  409e48:	cbz	x0, 409e20 <clear@@Base+0x6ca0>
  409e4c:	bl	40b010 <clear@@Base+0x7e90>
  409e50:	bl	4017b0 <strlen@plt>
  409e54:	add	w19, w19, w0
  409e58:	add	x20, x20, #0x1
  409e5c:	b	409db0 <clear@@Base+0x6c30>
  409e60:	ldr	x0, [x22, #2136]
  409e64:	b	409e48 <clear@@Base+0x6cc8>
  409e68:	cmp	w1, #0x23
  409e6c:	b.eq	409e78 <clear@@Base+0x6cf8>  // b.none
  409e70:	cmp	w1, #0x25
  409e74:	b.ne	409e8c <clear@@Base+0x6d0c>  // b.any
  409e78:	cmp	x20, x21
  409e7c:	b.ls	409e94 <clear@@Base+0x6d14>  // b.plast
  409e80:	ldurb	w0, [x20, #-1]
  409e84:	cmp	w0, w1
  409e88:	b.ne	409e94 <clear@@Base+0x6d14>  // b.any
  409e8c:	strb	w1, [x19], #1
  409e90:	b	409ed4 <clear@@Base+0x6d54>
  409e94:	ldrb	w0, [x20, #1]
  409e98:	cmp	w0, w1
  409e9c:	b.eq	409ed4 <clear@@Base+0x6d54>  // b.none
  409ea0:	cmp	w1, #0x25
  409ea4:	b.eq	409edc <clear@@Base+0x6d5c>  // b.none
  409ea8:	cmp	w1, #0x23
  409eac:	b.ne	409e8c <clear@@Base+0x6d0c>  // b.any
  409eb0:	ldr	x0, [x24, #2128]
  409eb4:	cbz	x0, 409e8c <clear@@Base+0x6d0c>
  409eb8:	bl	40b010 <clear@@Base+0x7e90>
  409ebc:	mov	x1, x0
  409ec0:	mov	x0, x19
  409ec4:	bl	401ac0 <strcpy@plt>
  409ec8:	mov	x0, x19
  409ecc:	bl	4017b0 <strlen@plt>
  409ed0:	add	x19, x19, x0
  409ed4:	add	x20, x20, #0x1
  409ed8:	b	409dd8 <clear@@Base+0x6c58>
  409edc:	ldr	x0, [x23, #2136]
  409ee0:	b	409eb4 <clear@@Base+0x6d34>
  409ee4:	stp	x29, x30, [sp, #-336]!
  409ee8:	mov	x29, sp
  409eec:	stp	x19, x20, [sp, #16]
  409ef0:	mov	w19, w0
  409ef4:	stp	x21, x22, [sp, #32]
  409ef8:	str	x23, [sp, #48]
  409efc:	bl	403fc8 <clear@@Base+0xe48>
  409f00:	cbnz	w0, 409f1c <clear@@Base+0x6d9c>
  409f04:	mov	w0, #0x0                   	// #0
  409f08:	ldp	x19, x20, [sp, #16]
  409f0c:	ldp	x21, x22, [sp, #32]
  409f10:	ldr	x23, [sp, #48]
  409f14:	ldp	x29, x30, [sp], #336
  409f18:	ret
  409f1c:	mov	w0, w19
  409f20:	mov	w2, #0x0                   	// #0
  409f24:	mov	x1, #0x0                   	// #0
  409f28:	bl	401850 <lseek@plt>
  409f2c:	cmn	x0, #0x1
  409f30:	b.eq	409f04 <clear@@Base+0x6d84>  // b.none
  409f34:	add	x20, sp, #0x50
  409f38:	mov	w0, w19
  409f3c:	mov	x1, x20
  409f40:	mov	x2, #0x100                 	// #256
  409f44:	bl	401ad0 <read@plt>
  409f48:	mov	w23, w0
  409f4c:	cmp	w0, #0x0
  409f50:	b.le	409f04 <clear@@Base+0x6d84>
  409f54:	adrp	x21, 431000 <winch@@Base+0x1e46c>
  409f58:	adrp	x22, 436000 <PC+0x47d0>
  409f5c:	add	x21, x21, #0xed0
  409f60:	add	x22, x22, #0x240
  409f64:	add	x19, x20, w0, sxtw
  409f68:	str	x20, [sp, #72]
  409f6c:	mov	w20, #0x0                   	// #0
  409f70:	ldr	x0, [sp, #72]
  409f74:	cmp	x0, x19
  409f78:	b.cc	409f88 <clear@@Base+0x6e08>  // b.lo, b.ul, b.last
  409f7c:	cmp	w20, #0x5
  409f80:	cset	w0, gt
  409f84:	b	409f08 <clear@@Base+0x6d88>
  409f88:	ldr	w1, [x21]
  409f8c:	cbz	w1, 409fb0 <clear@@Base+0x6e30>
  409f90:	mov	w1, w23
  409f94:	bl	40481c <clear@@Base+0x169c>
  409f98:	cbnz	w0, 409fb0 <clear@@Base+0x6e30>
  409f9c:	add	w20, w20, #0x1
  409fa0:	mov	x1, x19
  409fa4:	add	x0, sp, #0x48
  409fa8:	bl	4048cc <clear@@Base+0x174c>
  409fac:	b	409f70 <clear@@Base+0x6df0>
  409fb0:	mov	w1, #0x1                   	// #1
  409fb4:	mov	x2, x19
  409fb8:	add	x0, sp, #0x48
  409fbc:	bl	404b48 <clear@@Base+0x19c8>
  409fc0:	ldr	w1, [x22]
  409fc4:	cmp	w1, #0x2
  409fc8:	b.ne	409fe8 <clear@@Base+0x6e68>  // b.any
  409fcc:	and	x1, x0, #0xffffffffffffff7f
  409fd0:	cmp	x1, #0x1b
  409fd4:	b.ne	409fe8 <clear@@Base+0x6e68>  // b.any
  409fd8:	mov	x1, x19
  409fdc:	add	x0, sp, #0x48
  409fe0:	bl	40ce00 <clear@@Base+0x9c80>
  409fe4:	b	409f70 <clear@@Base+0x6df0>
  409fe8:	bl	404ca8 <clear@@Base+0x1b28>
  409fec:	cmp	w0, #0x0
  409ff0:	cinc	w20, w20, ne  // ne = any
  409ff4:	b	409f70 <clear@@Base+0x6df0>
  409ff8:	stp	x29, x30, [sp, #-64]!
  409ffc:	mov	x29, sp
  40a000:	stp	x19, x20, [sp, #16]
  40a004:	stp	x21, x22, [sp, #32]
  40a008:	str	x23, [sp, #48]
  40a00c:	bl	409d88 <clear@@Base+0x6c08>
  40a010:	mov	x19, x0
  40a014:	adrp	x0, 436000 <PC+0x47d0>
  40a018:	ldr	w0, [x0, #316]
  40a01c:	cbnz	w0, 40a13c <clear@@Base+0x6fbc>
  40a020:	bl	409974 <clear@@Base+0x67f4>
  40a024:	ldrb	w1, [x0]
  40a028:	cbnz	w1, 40a034 <clear@@Base+0x6eb4>
  40a02c:	adrp	x0, 413000 <winch@@Base+0x46c>
  40a030:	add	x0, x0, #0xacd
  40a034:	bl	409a84 <clear@@Base+0x6904>
  40a038:	mov	x23, x0
  40a03c:	cbz	x0, 40a13c <clear@@Base+0x6fbc>
  40a040:	adrp	x0, 414000 <winch@@Base+0x146c>
  40a044:	add	x0, x0, #0x805
  40a048:	bl	40874c <clear@@Base+0x55cc>
  40a04c:	mov	x20, x0
  40a050:	bl	4087c4 <clear@@Base+0x5644>
  40a054:	cbz	w0, 40a060 <clear@@Base+0x6ee0>
  40a058:	adrp	x20, 414000 <winch@@Base+0x146c>
  40a05c:	add	x20, x20, #0x7fc
  40a060:	mov	x0, x20
  40a064:	bl	4017b0 <strlen@plt>
  40a068:	mov	x21, x0
  40a06c:	mov	x0, x19
  40a070:	bl	4017b0 <strlen@plt>
  40a074:	add	w21, w21, w0
  40a078:	mov	w22, #0x7                   	// #7
  40a07c:	bl	409874 <clear@@Base+0x66f4>
  40a080:	bl	4017b0 <strlen@plt>
  40a084:	madd	w22, w22, w0, w21
  40a088:	mov	w1, #0x1                   	// #1
  40a08c:	add	w22, w22, #0x18
  40a090:	mov	w0, w22
  40a094:	bl	402180 <setlocale@plt+0x560>
  40a098:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40a09c:	mov	x3, x20
  40a0a0:	mov	x6, x23
  40a0a4:	mov	x21, x0
  40a0a8:	ldrb	w5, [x1, #1209]
  40a0ac:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40a0b0:	adrp	x2, 414000 <winch@@Base+0x146c>
  40a0b4:	add	x2, x2, #0x80e
  40a0b8:	ldrb	w4, [x1, #1208]
  40a0bc:	sxtw	x1, w22
  40a0c0:	adrp	x22, 414000 <winch@@Base+0x146c>
  40a0c4:	add	x22, x22, #0x825
  40a0c8:	bl	401870 <snprintf@plt>
  40a0cc:	mov	x0, x23
  40a0d0:	bl	401a90 <free@plt>
  40a0d4:	bl	409874 <clear@@Base+0x66f4>
  40a0d8:	mov	x20, x0
  40a0dc:	ldrb	w23, [x20]
  40a0e0:	mov	x0, x21
  40a0e4:	bl	4017b0 <strlen@plt>
  40a0e8:	add	x0, x21, x0
  40a0ec:	cbnz	w23, 40a154 <clear@@Base+0x6fd4>
  40a0f0:	mov	x2, x19
  40a0f4:	adrp	x1, 414000 <winch@@Base+0x146c>
  40a0f8:	add	x1, x1, #0x82d
  40a0fc:	bl	401820 <sprintf@plt>
  40a100:	mov	x0, x21
  40a104:	bl	409be4 <clear@@Base+0x6a64>
  40a108:	mov	x22, x0
  40a10c:	mov	x0, x21
  40a110:	bl	401a90 <free@plt>
  40a114:	cbz	x22, 40a13c <clear@@Base+0x6fbc>
  40a118:	mov	x0, x22
  40a11c:	bl	4098bc <clear@@Base+0x673c>
  40a120:	mov	x20, x0
  40a124:	mov	x0, x22
  40a128:	bl	401b90 <pclose@plt>
  40a12c:	ldrb	w0, [x20]
  40a130:	cbnz	w0, 40a168 <clear@@Base+0x6fe8>
  40a134:	mov	x0, x20
  40a138:	bl	401a90 <free@plt>
  40a13c:	mov	x0, x19
  40a140:	ldp	x19, x20, [sp, #16]
  40a144:	ldp	x21, x22, [sp, #32]
  40a148:	ldr	x23, [sp, #48]
  40a14c:	ldp	x29, x30, [sp], #64
  40a150:	ret
  40a154:	mov	w2, w23
  40a158:	mov	x1, x22
  40a15c:	add	x20, x20, #0x1
  40a160:	bl	401820 <sprintf@plt>
  40a164:	b	40a0dc <clear@@Base+0x6f5c>
  40a168:	mov	x0, x19
  40a16c:	mov	x19, x20
  40a170:	bl	401a90 <free@plt>
  40a174:	b	40a13c <clear@@Base+0x6fbc>
  40a178:	stp	x29, x30, [sp, #-48]!
  40a17c:	adrp	x1, 436000 <PC+0x47d0>
  40a180:	mov	x29, sp
  40a184:	ldr	w1, [x1, #316]
  40a188:	stp	x19, x20, [sp, #16]
  40a18c:	str	x21, [sp, #32]
  40a190:	cbnz	w1, 40a214 <clear@@Base+0x7094>
  40a194:	mov	x21, x0
  40a198:	bl	4017b0 <strlen@plt>
  40a19c:	add	w19, w0, #0x2
  40a1a0:	mov	w1, #0x1                   	// #1
  40a1a4:	mov	w0, w19
  40a1a8:	bl	402180 <setlocale@plt+0x560>
  40a1ac:	sxtw	x1, w19
  40a1b0:	mov	x3, x21
  40a1b4:	adrp	x2, 414000 <winch@@Base+0x146c>
  40a1b8:	add	x2, x2, #0x833
  40a1bc:	mov	x20, x0
  40a1c0:	bl	401870 <snprintf@plt>
  40a1c4:	mov	x0, x20
  40a1c8:	bl	409ff8 <clear@@Base+0x6e78>
  40a1cc:	mov	x19, x0
  40a1d0:	bl	40999c <clear@@Base+0x681c>
  40a1d4:	mov	x21, x0
  40a1d8:	mov	x1, x20
  40a1dc:	bl	401a70 <strcmp@plt>
  40a1e0:	cbnz	w0, 40a1f0 <clear@@Base+0x7070>
  40a1e4:	mov	x0, x19
  40a1e8:	mov	x19, #0x0                   	// #0
  40a1ec:	bl	401a90 <free@plt>
  40a1f0:	mov	x0, x21
  40a1f4:	bl	401a90 <free@plt>
  40a1f8:	mov	x0, x20
  40a1fc:	bl	401a90 <free@plt>
  40a200:	mov	x0, x19
  40a204:	ldp	x19, x20, [sp, #16]
  40a208:	ldr	x21, [sp, #32]
  40a20c:	ldp	x29, x30, [sp], #48
  40a210:	ret
  40a214:	mov	x19, #0x0                   	// #0
  40a218:	b	40a200 <clear@@Base+0x7080>
  40a21c:	mov	x12, #0x1020                	// #4128
  40a220:	sub	sp, sp, x12
  40a224:	add	x1, sp, #0x20
  40a228:	stp	x29, x30, [sp]
  40a22c:	mov	x29, sp
  40a230:	str	x19, [sp, #16]
  40a234:	mov	x19, x0
  40a238:	bl	401b40 <realpath@plt>
  40a23c:	cbz	x0, 40a25c <clear@@Base+0x70dc>
  40a240:	add	x0, sp, #0x20
  40a244:	bl	4021b8 <setlocale@plt+0x598>
  40a248:	mov	x12, #0x1020                	// #4128
  40a24c:	ldp	x29, x30, [sp]
  40a250:	ldr	x19, [sp, #16]
  40a254:	add	sp, sp, x12
  40a258:	ret
  40a25c:	mov	x0, x19
  40a260:	b	40a244 <clear@@Base+0x70c4>
  40a264:	stp	x29, x30, [sp, #-96]!
  40a268:	mov	x29, sp
  40a26c:	stp	x19, x20, [sp, #16]
  40a270:	mov	x19, x0
  40a274:	adrp	x0, 436000 <PC+0x47d0>
  40a278:	stp	x21, x22, [sp, #32]
  40a27c:	ldr	w0, [x0, #616]
  40a280:	stp	x23, x24, [sp, #48]
  40a284:	str	x25, [sp, #64]
  40a288:	cbz	w0, 40a320 <clear@@Base+0x71a0>
  40a28c:	adrp	x0, 436000 <PC+0x47d0>
  40a290:	ldr	w0, [x0, #316]
  40a294:	cbnz	w0, 40a320 <clear@@Base+0x71a0>
  40a298:	mov	w0, #0xffffffff            	// #-1
  40a29c:	mov	x21, x1
  40a2a0:	mov	x22, x2
  40a2a4:	bl	40354c <clear@@Base+0x3cc>
  40a2a8:	adrp	x0, 414000 <winch@@Base+0x146c>
  40a2ac:	add	x0, x0, #0x425
  40a2b0:	bl	40874c <clear@@Base+0x55cc>
  40a2b4:	cbz	x0, 40a320 <clear@@Base+0x71a0>
  40a2b8:	sub	x3, x0, #0x1
  40a2bc:	mov	x1, #0x0                   	// #0
  40a2c0:	mov	w23, w1
  40a2c4:	add	x24, x0, x1
  40a2c8:	add	x1, x1, #0x1
  40a2cc:	ldrb	w2, [x3, x1]
  40a2d0:	cmp	w2, #0x7c
  40a2d4:	b.eq	40a2c0 <clear@@Base+0x7140>  // b.none
  40a2d8:	cmp	w2, #0x2d
  40a2dc:	b.ne	40a30c <clear@@Base+0x718c>  // b.any
  40a2e0:	add	x24, x24, #0x1
  40a2e4:	mov	x0, x24
  40a2e8:	bl	409828 <clear@@Base+0x66a8>
  40a2ec:	mov	w25, w0
  40a2f0:	cmp	w0, #0x1
  40a2f4:	b.eq	40a328 <clear@@Base+0x71a8>  // b.none
  40a2f8:	mov	x1, #0x0                   	// #0
  40a2fc:	adrp	x0, 414000 <winch@@Base+0x146c>
  40a300:	add	x0, x0, #0x837
  40a304:	bl	4104cc <error@@Base>
  40a308:	b	40a320 <clear@@Base+0x71a0>
  40a30c:	adrp	x1, 413000 <winch@@Base+0x46c>
  40a310:	mov	x0, x19
  40a314:	add	x1, x1, #0xacd
  40a318:	bl	401a70 <strcmp@plt>
  40a31c:	cbnz	w0, 40a2e4 <clear@@Base+0x7164>
  40a320:	mov	x19, #0x0                   	// #0
  40a324:	b	40a3e4 <clear@@Base+0x7264>
  40a328:	mov	x0, x19
  40a32c:	bl	409a84 <clear@@Base+0x6904>
  40a330:	mov	x20, x0
  40a334:	mov	x0, x24
  40a338:	bl	4017b0 <strlen@plt>
  40a33c:	mov	x19, x0
  40a340:	mov	x0, x20
  40a344:	bl	4017b0 <strlen@plt>
  40a348:	add	w19, w19, w0
  40a34c:	mov	w1, w25
  40a350:	add	w19, w19, #0x2
  40a354:	mov	w0, w19
  40a358:	bl	402180 <setlocale@plt+0x560>
  40a35c:	mov	x3, x20
  40a360:	mov	x2, x24
  40a364:	sxtw	x1, w19
  40a368:	mov	x25, x0
  40a36c:	bl	401870 <snprintf@plt>
  40a370:	mov	x0, x20
  40a374:	bl	401a90 <free@plt>
  40a378:	mov	x0, x25
  40a37c:	bl	409be4 <clear@@Base+0x6a64>
  40a380:	mov	x20, x0
  40a384:	mov	x0, x25
  40a388:	bl	401a90 <free@plt>
  40a38c:	cbz	x20, 40a320 <clear@@Base+0x71a0>
  40a390:	mov	x0, x20
  40a394:	cbz	w23, 40a41c <clear@@Base+0x729c>
  40a398:	bl	401890 <fileno@plt>
  40a39c:	mov	w19, w0
  40a3a0:	add	x1, sp, #0x5f
  40a3a4:	mov	x2, #0x1                   	// #1
  40a3a8:	bl	401ad0 <read@plt>
  40a3ac:	cmp	x0, #0x1
  40a3b0:	b.eq	40a400 <clear@@Base+0x7280>  // b.none
  40a3b4:	mov	x0, x20
  40a3b8:	bl	401b90 <pclose@plt>
  40a3bc:	cmp	w0, #0x0
  40a3c0:	ccmp	w23, #0x1, #0x4, eq  // eq = none
  40a3c4:	b.le	40a320 <clear@@Base+0x71a0>
  40a3c8:	mov	w0, #0xffffffff            	// #-1
  40a3cc:	str	xzr, [x22]
  40a3d0:	str	w0, [x21]
  40a3d4:	adrp	x0, 414000 <winch@@Base+0x146c>
  40a3d8:	add	x0, x0, #0x733
  40a3dc:	bl	4021b8 <setlocale@plt+0x598>
  40a3e0:	mov	x19, x0
  40a3e4:	mov	x0, x19
  40a3e8:	ldp	x19, x20, [sp, #16]
  40a3ec:	ldp	x21, x22, [sp, #32]
  40a3f0:	ldp	x23, x24, [sp, #48]
  40a3f4:	ldr	x25, [sp, #64]
  40a3f8:	ldp	x29, x30, [sp], #96
  40a3fc:	ret
  40a400:	ldrb	w0, [sp, #95]
  40a404:	bl	40354c <clear@@Base+0x3cc>
  40a408:	str	x20, [x22]
  40a40c:	adrp	x0, 413000 <winch@@Base+0x46c>
  40a410:	add	x0, x0, #0xacd
  40a414:	str	w19, [x21]
  40a418:	b	40a3dc <clear@@Base+0x725c>
  40a41c:	bl	4098bc <clear@@Base+0x673c>
  40a420:	mov	x19, x0
  40a424:	mov	x0, x20
  40a428:	bl	401b90 <pclose@plt>
  40a42c:	ldrb	w0, [x19]
  40a430:	cbnz	w0, 40a3e4 <clear@@Base+0x7264>
  40a434:	b	40a320 <clear@@Base+0x71a0>
  40a438:	stp	x29, x30, [sp, #-64]!
  40a43c:	mov	x29, sp
  40a440:	stp	x23, x24, [sp, #48]
  40a444:	mov	x23, x0
  40a448:	adrp	x0, 436000 <PC+0x47d0>
  40a44c:	stp	x19, x20, [sp, #16]
  40a450:	ldr	w0, [x0, #316]
  40a454:	stp	x21, x22, [sp, #32]
  40a458:	cbnz	w0, 40a528 <clear@@Base+0x73a8>
  40a45c:	mov	x22, x1
  40a460:	mov	w0, #0xffffffff            	// #-1
  40a464:	bl	40354c <clear@@Base+0x3cc>
  40a468:	adrp	x0, 414000 <winch@@Base+0x146c>
  40a46c:	add	x0, x0, #0x866
  40a470:	bl	40874c <clear@@Base+0x55cc>
  40a474:	mov	x20, x0
  40a478:	cbz	x0, 40a528 <clear@@Base+0x73a8>
  40a47c:	bl	409828 <clear@@Base+0x66a8>
  40a480:	cmp	w0, #0x2
  40a484:	b.le	40a4a8 <clear@@Base+0x7328>
  40a488:	ldp	x19, x20, [sp, #16]
  40a48c:	mov	x1, #0x0                   	// #0
  40a490:	ldp	x21, x22, [sp, #32]
  40a494:	adrp	x0, 414000 <winch@@Base+0x146c>
  40a498:	ldp	x23, x24, [sp, #48]
  40a49c:	add	x0, x0, #0x870
  40a4a0:	ldp	x29, x30, [sp], #64
  40a4a4:	b	4104cc <error@@Base>
  40a4a8:	mov	x0, x20
  40a4ac:	bl	4017b0 <strlen@plt>
  40a4b0:	mov	x21, x0
  40a4b4:	mov	x0, x22
  40a4b8:	bl	4017b0 <strlen@plt>
  40a4bc:	mov	x24, x0
  40a4c0:	add	w21, w21, w24
  40a4c4:	mov	x0, x23
  40a4c8:	bl	4017b0 <strlen@plt>
  40a4cc:	add	w19, w0, #0x2
  40a4d0:	add	w19, w19, w21
  40a4d4:	mov	w1, #0x1                   	// #1
  40a4d8:	mov	w0, w19
  40a4dc:	bl	402180 <setlocale@plt+0x560>
  40a4e0:	sxtw	x1, w19
  40a4e4:	mov	x4, x23
  40a4e8:	mov	x3, x22
  40a4ec:	mov	x2, x20
  40a4f0:	mov	x21, x0
  40a4f4:	bl	401870 <snprintf@plt>
  40a4f8:	mov	x0, x21
  40a4fc:	bl	409be4 <clear@@Base+0x6a64>
  40a500:	mov	x19, x0
  40a504:	mov	x0, x21
  40a508:	bl	401a90 <free@plt>
  40a50c:	cbz	x19, 40a528 <clear@@Base+0x73a8>
  40a510:	mov	x0, x19
  40a514:	ldp	x19, x20, [sp, #16]
  40a518:	ldp	x21, x22, [sp, #32]
  40a51c:	ldp	x23, x24, [sp, #48]
  40a520:	ldp	x29, x30, [sp], #64
  40a524:	b	401b90 <pclose@plt>
  40a528:	ldp	x19, x20, [sp, #16]
  40a52c:	ldp	x21, x22, [sp, #32]
  40a530:	ldp	x23, x24, [sp, #48]
  40a534:	ldp	x29, x30, [sp], #64
  40a538:	ret
  40a53c:	stp	x29, x30, [sp, #-144]!
  40a540:	mov	x29, sp
  40a544:	add	x1, sp, #0x10
  40a548:	bl	413a58 <winch@@Base+0xec4>
  40a54c:	tbnz	w0, #31, 40a568 <clear@@Base+0x73e8>
  40a550:	ldr	w0, [sp, #32]
  40a554:	and	w0, w0, #0xf000
  40a558:	cmp	w0, #0x4, lsl #12
  40a55c:	cset	w0, eq  // eq = none
  40a560:	ldp	x29, x30, [sp], #144
  40a564:	ret
  40a568:	mov	w0, #0x0                   	// #0
  40a56c:	b	40a560 <clear@@Base+0x73e0>
  40a570:	stp	x29, x30, [sp, #-160]!
  40a574:	adrp	x1, 436000 <PC+0x47d0>
  40a578:	mov	x29, sp
  40a57c:	ldr	w2, [x1, #548]
  40a580:	stp	x19, x20, [sp, #16]
  40a584:	mov	x20, x0
  40a588:	mov	x19, x1
  40a58c:	cbnz	w2, 40a5cc <clear@@Base+0x744c>
  40a590:	bl	40a53c <clear@@Base+0x73bc>
  40a594:	cbz	w0, 40a5cc <clear@@Base+0x744c>
  40a598:	mov	x0, x20
  40a59c:	bl	4017b0 <strlen@plt>
  40a5a0:	mov	w1, #0x1                   	// #1
  40a5a4:	add	w0, w0, #0x10
  40a5a8:	bl	402180 <setlocale@plt+0x560>
  40a5ac:	mov	x19, x0
  40a5b0:	mov	x1, x20
  40a5b4:	bl	401ac0 <strcpy@plt>
  40a5b8:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40a5bc:	add	x1, x1, #0x7aa
  40a5c0:	mov	x0, x19
  40a5c4:	bl	401980 <strcat@plt>
  40a5c8:	b	40a5e8 <clear@@Base+0x7468>
  40a5cc:	add	x1, sp, #0x20
  40a5d0:	mov	x0, x20
  40a5d4:	bl	413a58 <winch@@Base+0xec4>
  40a5d8:	tbz	w0, #31, 40a5f8 <clear@@Base+0x7478>
  40a5dc:	mov	x0, x20
  40a5e0:	bl	40ffd8 <clear@@Base+0xce58>
  40a5e4:	mov	x19, x0
  40a5e8:	mov	x0, x19
  40a5ec:	ldp	x19, x20, [sp, #16]
  40a5f0:	ldp	x29, x30, [sp], #160
  40a5f4:	ret
  40a5f8:	ldr	w0, [x19, #548]
  40a5fc:	cbnz	w0, 40a640 <clear@@Base+0x74c0>
  40a600:	ldr	w0, [sp, #48]
  40a604:	and	w0, w0, #0xf000
  40a608:	cmp	w0, #0x8, lsl #12
  40a60c:	b.eq	40a640 <clear@@Base+0x74c0>  // b.none
  40a610:	mov	x0, x20
  40a614:	bl	4017b0 <strlen@plt>
  40a618:	mov	w1, #0x1                   	// #1
  40a61c:	add	w0, w0, #0x2a
  40a620:	bl	402180 <setlocale@plt+0x560>
  40a624:	mov	x19, x0
  40a628:	mov	x1, x20
  40a62c:	bl	401ac0 <strcpy@plt>
  40a630:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40a634:	add	x1, x1, #0x7aa
  40a638:	add	x1, x1, #0x10
  40a63c:	b	40a5c0 <clear@@Base+0x7440>
  40a640:	mov	x19, #0x0                   	// #0
  40a644:	b	40a5e8 <clear@@Base+0x7468>
  40a648:	stp	x29, x30, [sp, #-160]!
  40a64c:	mov	x29, sp
  40a650:	add	x1, sp, #0x20
  40a654:	str	x19, [sp, #16]
  40a658:	mov	w19, w0
  40a65c:	bl	413a68 <winch@@Base+0xed4>
  40a660:	tbnz	w0, #31, 40a674 <clear@@Base+0x74f4>
  40a664:	ldr	x0, [sp, #80]
  40a668:	ldr	x19, [sp, #16]
  40a66c:	ldp	x29, x30, [sp], #160
  40a670:	ret
  40a674:	mov	w0, w19
  40a678:	mov	w2, #0x2                   	// #2
  40a67c:	mov	x1, #0x0                   	// #0
  40a680:	bl	401850 <lseek@plt>
  40a684:	b	40a668 <clear@@Base+0x74e8>
  40a688:	adrp	x0, 414000 <winch@@Base+0x146c>
  40a68c:	add	x0, x0, #0x7e9
  40a690:	ret
  40a694:	stp	x29, x30, [sp, #-32]!
  40a698:	mov	x29, sp
  40a69c:	str	x19, [sp, #16]
  40a6a0:	mov	x19, x0
  40a6a4:	bl	4017b0 <strlen@plt>
  40a6a8:	add	x0, x19, x0
  40a6ac:	cmp	x0, x19
  40a6b0:	b.hi	40a6c4 <clear@@Base+0x7544>  // b.pmore
  40a6b4:	mov	x0, x19
  40a6b8:	ldr	x19, [sp, #16]
  40a6bc:	ldp	x29, x30, [sp], #32
  40a6c0:	ret
  40a6c4:	ldurb	w2, [x0, #-1]
  40a6c8:	sub	x1, x0, #0x1
  40a6cc:	cmp	w2, #0x2f
  40a6d0:	b.eq	40a6b8 <clear@@Base+0x7538>  // b.none
  40a6d4:	mov	x0, x1
  40a6d8:	b	40a6ac <clear@@Base+0x752c>
  40a6dc:	adrp	x0, 436000 <PC+0x47d0>
  40a6e0:	ldr	w0, [x0, #532]
  40a6e4:	cbnz	w0, 40a6ec <clear@@Base+0x756c>
  40a6e8:	b	403164 <setlocale@plt+0x1544>
  40a6ec:	b	40313c <setlocale@plt+0x151c>
  40a6f0:	adrp	x0, 436000 <PC+0x47d0>
  40a6f4:	ldr	w0, [x0, #420]
  40a6f8:	cbz	w0, 40a714 <clear@@Base+0x7594>
  40a6fc:	mov	w0, #0x0                   	// #0
  40a700:	ret
  40a704:	mov	w0, #0x0                   	// #0
  40a708:	ldr	x19, [sp, #16]
  40a70c:	ldp	x29, x30, [sp], #32
  40a710:	ret
  40a714:	stp	x29, x30, [sp, #-32]!
  40a718:	mov	x29, sp
  40a71c:	str	x19, [sp, #16]
  40a720:	bl	403654 <clear@@Base+0x4d4>
  40a724:	cmn	x0, #0x1
  40a728:	b.eq	40a704 <clear@@Base+0x7584>  // b.none
  40a72c:	mov	w0, #0xfffffffe            	// #-2
  40a730:	bl	4109c8 <error@@Base+0x4fc>
  40a734:	mov	x19, x0
  40a738:	cmn	x0, #0x1
  40a73c:	b.eq	40a750 <clear@@Base+0x75d0>  // b.none
  40a740:	bl	403654 <clear@@Base+0x4d4>
  40a744:	cmp	x19, x0
  40a748:	cset	w0, eq  // eq = none
  40a74c:	b	40a708 <clear@@Base+0x7588>
  40a750:	mov	w0, #0x1                   	// #1
  40a754:	b	40a708 <clear@@Base+0x7588>
  40a758:	stp	x29, x30, [sp, #-16]!
  40a75c:	mov	x29, sp
  40a760:	bl	40a6f0 <clear@@Base+0x7570>
  40a764:	cbz	w0, 40a77c <clear@@Base+0x75fc>
  40a768:	mov	w0, #0x0                   	// #0
  40a76c:	bl	4109c8 <error@@Base+0x4fc>
  40a770:	add	x0, x0, #0x1
  40a774:	cmp	x0, #0x1
  40a778:	cset	w0, ls  // ls = plast
  40a77c:	ldp	x29, x30, [sp], #16
  40a780:	ret
  40a784:	adrp	x0, 436000 <PC+0x47d0>
  40a788:	ldr	w1, [x0, #440]
  40a78c:	cbz	w1, 40a798 <clear@@Base+0x7618>
  40a790:	str	wzr, [x0, #440]
  40a794:	b	40b9d4 <clear@@Base+0x8854>
  40a798:	ret
  40a79c:	stp	x29, x30, [sp, #-96]!
  40a7a0:	mov	x29, sp
  40a7a4:	stp	x19, x20, [sp, #16]
  40a7a8:	mov	w20, w0
  40a7ac:	mov	x19, x1
  40a7b0:	stp	x21, x22, [sp, #32]
  40a7b4:	mov	w22, w3
  40a7b8:	mov	w21, w2
  40a7bc:	stp	x23, x24, [sp, #48]
  40a7c0:	mov	w23, w4
  40a7c4:	stp	x25, x26, [sp, #64]
  40a7c8:	stp	x27, x28, [sp, #80]
  40a7cc:	bl	40a784 <clear@@Base+0x7604>
  40a7d0:	cbz	w22, 40a7e4 <clear@@Base+0x7664>
  40a7d4:	adrp	x0, 436000 <PC+0x47d0>
  40a7d8:	ldr	w0, [x0, #360]
  40a7dc:	cmp	w0, w20
  40a7e0:	b.le	40a8d4 <clear@@Base+0x7754>
  40a7e4:	adrp	x0, 436000 <PC+0x47d0>
  40a7e8:	ldr	w0, [x0, #604]
  40a7ec:	tbnz	w0, #31, 40a8dc <clear@@Base+0x775c>
  40a7f0:	cmp	w0, w20
  40a7f4:	b.ge	40a8dc <clear@@Base+0x775c>  // b.tcont
  40a7f8:	adrp	x0, 436000 <PC+0x47d0>
  40a7fc:	ldr	w0, [x0, #360]
  40a800:	sub	w0, w0, #0x1
  40a804:	cmp	w0, w20
  40a808:	cset	w22, ne  // ne = any
  40a80c:	adrp	x0, 436000 <PC+0x47d0>
  40a810:	ldr	w0, [x0, #612]
  40a814:	cmp	w0, #0x2
  40a818:	b.ne	40a8e4 <clear@@Base+0x7764>  // b.any
  40a81c:	adrp	x0, 432000 <PC+0x7d0>
  40a820:	mov	w2, #0xffffffff            	// #-1
  40a824:	ldr	w1, [x0, #2088]
  40a828:	adrp	x0, 436000 <PC+0x47d0>
  40a82c:	ldr	w0, [x0, #420]
  40a830:	lsl	w1, w1, #2
  40a834:	cmp	w0, #0x0
  40a838:	mov	x0, x19
  40a83c:	add	x1, x19, w1, sxtw
  40a840:	cneg	w2, w2, ne  // ne = any
  40a844:	bl	4124d8 <error@@Base+0x200c>
  40a848:	mov	x0, x19
  40a84c:	bl	4122c0 <error@@Base+0x1df4>
  40a850:	mov	x19, x0
  40a854:	cbnz	w22, 40a904 <clear@@Base+0x7784>
  40a858:	adrp	x0, 436000 <PC+0x47d0>
  40a85c:	mov	x24, x0
  40a860:	ldr	w1, [x0, #500]
  40a864:	cbz	w1, 40a8a0 <clear@@Base+0x7720>
  40a868:	adrp	x0, 436000 <PC+0x47d0>
  40a86c:	ldr	w0, [x0, #360]
  40a870:	sub	w0, w0, #0x1
  40a874:	cmp	w0, w20
  40a878:	b.gt	40a8a0 <clear@@Base+0x7720>
  40a87c:	bl	403654 <clear@@Base+0x4d4>
  40a880:	cmp	x0, x19
  40a884:	b.eq	40a8a0 <clear@@Base+0x7720>  // b.none
  40a888:	bl	410a9c <error@@Base+0x5d0>
  40a88c:	mov	w21, #0x1                   	// #1
  40a890:	mov	x0, x19
  40a894:	bl	410a24 <error@@Base+0x558>
  40a898:	bl	403180 <clear@@Base>
  40a89c:	bl	402fc8 <setlocale@plt+0x13a8>
  40a8a0:	mov	w0, #0xfffffffe            	// #-2
  40a8a4:	bl	4109c8 <error@@Base+0x4fc>
  40a8a8:	cmp	x0, x19
  40a8ac:	b.eq	40a8fc <clear@@Base+0x777c>  // b.none
  40a8b0:	bl	410a9c <error@@Base+0x5d0>
  40a8b4:	mov	x0, x19
  40a8b8:	bl	410a24 <error@@Base+0x558>
  40a8bc:	ldr	w0, [x24, #500]
  40a8c0:	cbz	w0, 40a920 <clear@@Base+0x77a0>
  40a8c4:	bl	403180 <clear@@Base>
  40a8c8:	bl	402fc8 <setlocale@plt+0x13a8>
  40a8cc:	mov	w21, #0x1                   	// #1
  40a8d0:	b	40a904 <clear@@Base+0x7784>
  40a8d4:	mov	w22, #0x1                   	// #1
  40a8d8:	b	40a80c <clear@@Base+0x768c>
  40a8dc:	mov	w22, #0x0                   	// #0
  40a8e0:	b	40a80c <clear@@Base+0x768c>
  40a8e4:	bl	4124a8 <error@@Base+0x1fdc>
  40a8e8:	adrp	x1, 436000 <PC+0x47d0>
  40a8ec:	ldr	w1, [x1, #504]
  40a8f0:	orr	w0, w0, w1
  40a8f4:	cbnz	w0, 40a81c <clear@@Base+0x769c>
  40a8f8:	b	40a854 <clear@@Base+0x76d4>
  40a8fc:	bl	410b54 <error@@Base+0x688>
  40a900:	cbnz	w0, 40a8b0 <clear@@Base+0x7730>
  40a904:	adrp	x25, 436000 <PC+0x47d0>
  40a908:	adrp	x26, 430000 <winch@@Base+0x1d46c>
  40a90c:	mov	w24, w20
  40a910:	add	x25, x25, #0x168
  40a914:	add	x26, x26, #0x7e4
  40a918:	mov	w27, #0x1                   	// #1
  40a91c:	b	40a994 <clear@@Base+0x7814>
  40a920:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  40a924:	ldr	w0, [x0, #2020]
  40a928:	cbnz	w0, 40a8cc <clear@@Base+0x774c>
  40a92c:	adrp	x0, 414000 <winch@@Base+0x146c>
  40a930:	add	x0, x0, #0x8a3
  40a934:	bl	410240 <clear@@Base+0xd0c0>
  40a938:	b	40a8cc <clear@@Base+0x774c>
  40a93c:	cmp	w23, #0x0
  40a940:	b.le	40a9a4 <clear@@Base+0x7824>
  40a944:	subs	w23, w23, #0x1
  40a948:	csel	x19, x19, xzr, ne  // ne = any
  40a94c:	mov	x0, x19
  40a950:	bl	410a24 <error@@Base+0x558>
  40a954:	cbnz	w22, 40a994 <clear@@Base+0x7814>
  40a958:	ldr	w0, [x26]
  40a95c:	cbz	w0, 40aa28 <clear@@Base+0x78a8>
  40a960:	cmn	x19, #0x1
  40a964:	b.ne	40aa28 <clear@@Base+0x78a8>  // b.any
  40a968:	adrp	x0, 435000 <PC+0x37d0>
  40a96c:	ldr	x0, [x0, #712]
  40a970:	cbnz	x0, 40aa28 <clear@@Base+0x78a8>
  40a974:	adrp	x0, 436000 <PC+0x47d0>
  40a978:	adrp	x1, 435000 <PC+0x37d0>
  40a97c:	ldr	w0, [x0, #500]
  40a980:	ldr	w1, [x1, #784]
  40a984:	orr	w0, w0, w1
  40a988:	cbnz	w0, 40aa28 <clear@@Base+0x78a8>
  40a98c:	adrp	x0, 436000 <PC+0x47d0>
  40a990:	str	w27, [x0, #440]
  40a994:	sub	w28, w20, w24
  40a998:	subs	w24, w24, #0x1
  40a99c:	b.pl	40a93c <clear@@Base+0x77bc>  // b.nfrst
  40a9a0:	b	40aa08 <clear@@Base+0x7888>
  40a9a4:	mov	x0, x19
  40a9a8:	bl	40b0c0 <clear@@Base+0x7f40>
  40a9ac:	bl	4122c0 <error@@Base+0x1df4>
  40a9b0:	mov	x19, x0
  40a9b4:	cmn	x0, #0x1
  40a9b8:	b.ne	40a94c <clear@@Base+0x77cc>  // b.any
  40a9bc:	cbz	w21, 40a9f8 <clear@@Base+0x7878>
  40a9c0:	mov	w1, #0x0                   	// #0
  40a9c4:	mov	w0, #0x0                   	// #0
  40a9c8:	bl	410b1c <error@@Base+0x650>
  40a9cc:	cbnz	w0, 40a94c <clear@@Base+0x77cc>
  40a9d0:	mov	w1, #0x1                   	// #1
  40a9d4:	mov	w0, w1
  40a9d8:	bl	410b1c <error@@Base+0x650>
  40a9dc:	cbnz	w0, 40a94c <clear@@Base+0x77cc>
  40a9e0:	ldr	w1, [x25]
  40a9e4:	mov	w0, #0x2                   	// #2
  40a9e8:	sub	w1, w1, #0x1
  40a9ec:	bl	410b1c <error@@Base+0x650>
  40a9f0:	cbz	w0, 40a94c <clear@@Base+0x77cc>
  40a9f4:	b	40aa08 <clear@@Base+0x7888>
  40a9f8:	mov	w0, #0x0                   	// #0
  40a9fc:	bl	4109c8 <error@@Base+0x4fc>
  40aa00:	cmn	x0, #0x1
  40aa04:	b.eq	40a9c0 <clear@@Base+0x7840>  // b.none
  40aa08:	adrp	x0, 436000 <PC+0x47d0>
  40aa0c:	adrp	x19, 430000 <winch@@Base+0x1d46c>
  40aa10:	ldr	w0, [x0, #420]
  40aa14:	orr	w0, w28, w0
  40aa18:	cbz	w0, 40aa38 <clear@@Base+0x78b8>
  40aa1c:	cbz	w22, 40aa48 <clear@@Base+0x78c8>
  40aa20:	bl	40b9d4 <clear@@Base+0x8854>
  40aa24:	b	40aa48 <clear@@Base+0x78c8>
  40aa28:	bl	4101ac <clear@@Base+0xd02c>
  40aa2c:	adrp	x0, 436000 <PC+0x47d0>
  40aa30:	str	w27, [x0, #448]
  40aa34:	b	40a994 <clear@@Base+0x7814>
  40aa38:	add	x0, x19, #0x7e4
  40aa3c:	ldr	w0, [x0, #4]
  40aa40:	cbz	w0, 40aa1c <clear@@Base+0x789c>
  40aa44:	bl	40a6dc <clear@@Base+0x755c>
  40aa48:	str	wzr, [x19, #2020]
  40aa4c:	mov	w0, #0xffffffff            	// #-1
  40aa50:	ldp	x19, x20, [sp, #16]
  40aa54:	ldp	x21, x22, [sp, #32]
  40aa58:	ldp	x23, x24, [sp, #48]
  40aa5c:	ldp	x25, x26, [sp, #64]
  40aa60:	ldp	x27, x28, [sp, #80]
  40aa64:	ldp	x29, x30, [sp], #96
  40aa68:	b	40da8c <clear@@Base+0xa90c>
  40aa6c:	adrp	x0, 432000 <PC+0x7d0>
  40aa70:	ldr	w0, [x0, #2080]
  40aa74:	cbnz	w0, 40aaa0 <clear@@Base+0x7920>
  40aa78:	adrp	x0, 436000 <PC+0x47d0>
  40aa7c:	ldr	w0, [x0, #492]
  40aa80:	tbz	w0, #31, 40aa9c <clear@@Base+0x791c>
  40aa84:	adrp	x0, 436000 <PC+0x47d0>
  40aa88:	ldr	w0, [x0, #500]
  40aa8c:	cbz	w0, 40aaa8 <clear@@Base+0x7928>
  40aa90:	adrp	x0, 436000 <PC+0x47d0>
  40aa94:	ldr	w0, [x0, #360]
  40aa98:	sub	w0, w0, #0x2
  40aa9c:	ret
  40aaa0:	mov	w0, #0x0                   	// #0
  40aaa4:	b	40aa9c <clear@@Base+0x791c>
  40aaa8:	mov	w0, #0x2710                	// #10000
  40aaac:	b	40aa9c <clear@@Base+0x791c>
  40aab0:	stp	x29, x30, [sp, #-64]!
  40aab4:	mov	x29, sp
  40aab8:	stp	x19, x20, [sp, #16]
  40aabc:	mov	x19, x1
  40aac0:	mov	w20, w3
  40aac4:	stp	x21, x22, [sp, #32]
  40aac8:	mov	w21, w0
  40aacc:	stp	x23, x24, [sp, #48]
  40aad0:	mov	w23, w2
  40aad4:	bl	40a784 <clear@@Base+0x7604>
  40aad8:	bl	40aa6c <clear@@Base+0x78ec>
  40aadc:	cmp	w0, w21
  40aae0:	b.lt	40ab68 <clear@@Base+0x79e8>  // b.tstop
  40aae4:	cbz	w20, 40aaf8 <clear@@Base+0x7978>
  40aae8:	adrp	x0, 436000 <PC+0x47d0>
  40aaec:	ldr	w0, [x0, #360]
  40aaf0:	cmp	w0, w21
  40aaf4:	cset	w20, le
  40aaf8:	adrp	x0, 436000 <PC+0x47d0>
  40aafc:	ldr	w0, [x0, #612]
  40ab00:	cmp	w0, #0x2
  40ab04:	b.ne	40ab70 <clear@@Base+0x79f0>  // b.any
  40ab08:	adrp	x0, 432000 <PC+0x7d0>
  40ab0c:	mov	w2, #0xffffffff            	// #-1
  40ab10:	ldr	w1, [x0, #2088]
  40ab14:	add	w1, w1, w1, lsl #1
  40ab18:	cmp	x19, w1, sxtw
  40ab1c:	sub	x0, x19, w1, sxtw
  40ab20:	csel	x0, x0, xzr, ge  // ge = tcont
  40ab24:	mov	x1, x19
  40ab28:	bl	4124d8 <error@@Base+0x200c>
  40ab2c:	mov	w22, w21
  40ab30:	subs	w24, w22, #0x1
  40ab34:	b.mi	40ab54 <clear@@Base+0x79d4>  // b.first
  40ab38:	mov	x0, x19
  40ab3c:	bl	412318 <error@@Base+0x1e4c>
  40ab40:	bl	40b3d0 <clear@@Base+0x8250>
  40ab44:	mov	x19, x0
  40ab48:	cmn	x0, #0x1
  40ab4c:	b.ne	40ab88 <clear@@Base+0x7a08>  // b.any
  40ab50:	cbnz	w23, 40ab88 <clear@@Base+0x7a08>
  40ab54:	cmp	w22, w21
  40ab58:	b.eq	40aba8 <clear@@Base+0x7a28>  // b.none
  40ab5c:	cbz	w20, 40abd0 <clear@@Base+0x7a50>
  40ab60:	bl	40b9d4 <clear@@Base+0x8854>
  40ab64:	b	40abb8 <clear@@Base+0x7a38>
  40ab68:	mov	w20, #0x1                   	// #1
  40ab6c:	b	40aaf8 <clear@@Base+0x7978>
  40ab70:	bl	4124a8 <error@@Base+0x1fdc>
  40ab74:	adrp	x1, 436000 <PC+0x47d0>
  40ab78:	ldr	w1, [x1, #504]
  40ab7c:	orr	w0, w0, w1
  40ab80:	cbnz	w0, 40ab08 <clear@@Base+0x7988>
  40ab84:	b	40ab2c <clear@@Base+0x79ac>
  40ab88:	mov	x0, x19
  40ab8c:	bl	410a60 <error@@Base+0x594>
  40ab90:	cbnz	w20, 40aba0 <clear@@Base+0x7a20>
  40ab94:	bl	402fc8 <setlocale@plt+0x13a8>
  40ab98:	bl	402fe0 <setlocale@plt+0x13c0>
  40ab9c:	bl	4101ac <clear@@Base+0xd02c>
  40aba0:	mov	w22, w24
  40aba4:	b	40ab30 <clear@@Base+0x79b0>
  40aba8:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  40abac:	ldr	w0, [x0, #2024]
  40abb0:	cbz	w0, 40ab5c <clear@@Base+0x79dc>
  40abb4:	bl	40a6dc <clear@@Base+0x755c>
  40abb8:	ldp	x19, x20, [sp, #16]
  40abbc:	mov	w0, #0xffffffff            	// #-1
  40abc0:	ldp	x21, x22, [sp, #32]
  40abc4:	ldp	x23, x24, [sp, #48]
  40abc8:	ldp	x29, x30, [sp], #64
  40abcc:	b	40da8c <clear@@Base+0xa90c>
  40abd0:	adrp	x0, 436000 <PC+0x47d0>
  40abd4:	ldr	w0, [x0, #600]
  40abd8:	cbnz	w0, 40abb8 <clear@@Base+0x7a38>
  40abdc:	bl	402ffc <setlocale@plt+0x13dc>
  40abe0:	b	40abb8 <clear@@Base+0x7a38>
  40abe4:	stp	x29, x30, [sp, #-48]!
  40abe8:	mov	x29, sp
  40abec:	stp	x19, x20, [sp, #16]
  40abf0:	mov	w20, w1
  40abf4:	stp	x21, x22, [sp, #32]
  40abf8:	mov	w21, w0
  40abfc:	mov	w22, w2
  40ac00:	bl	40fc5c <clear@@Base+0xcadc>
  40ac04:	cbz	w0, 40ac38 <clear@@Base+0x7ab8>
  40ac08:	bl	40a6f0 <clear@@Base+0x7570>
  40ac0c:	cbz	w0, 40ac38 <clear@@Base+0x7ab8>
  40ac10:	bl	404190 <clear@@Base+0x1010>
  40ac14:	tbnz	w0, #3, 40ac38 <clear@@Base+0x7ab8>
  40ac18:	mov	w0, #0x1                   	// #1
  40ac1c:	bl	409594 <clear@@Base+0x6414>
  40ac20:	cbz	w0, 40acec <clear@@Base+0x7b6c>
  40ac24:	ldp	x19, x20, [sp, #16]
  40ac28:	mov	w0, #0x0                   	// #0
  40ac2c:	ldp	x21, x22, [sp, #32]
  40ac30:	ldp	x29, x30, [sp], #48
  40ac34:	b	40210c <setlocale@plt+0x4ec>
  40ac38:	mov	w0, #0xfffffffe            	// #-2
  40ac3c:	bl	4109c8 <error@@Base+0x4fc>
  40ac40:	mov	x19, x0
  40ac44:	cmn	x0, #0x1
  40ac48:	b.ne	40ac84 <clear@@Base+0x7b04>  // b.any
  40ac4c:	cbnz	w20, 40ac6c <clear@@Base+0x7aec>
  40ac50:	adrp	x0, 436000 <PC+0x47d0>
  40ac54:	ldr	w0, [x0, #420]
  40ac58:	cbnz	w0, 40aca8 <clear@@Base+0x7b28>
  40ac5c:	ldp	x19, x20, [sp, #16]
  40ac60:	ldp	x21, x22, [sp, #32]
  40ac64:	ldp	x29, x30, [sp], #48
  40ac68:	b	40a6dc <clear@@Base+0x755c>
  40ac6c:	adrp	x0, 436000 <PC+0x47d0>
  40ac70:	ldr	w1, [x0, #360]
  40ac74:	mov	w0, #0x2                   	// #2
  40ac78:	sub	w1, w1, #0x1
  40ac7c:	bl	410b1c <error@@Base+0x650>
  40ac80:	cbnz	w0, 40ac50 <clear@@Base+0x7ad0>
  40ac84:	mov	w3, w22
  40ac88:	mov	w2, w20
  40ac8c:	mov	x1, x19
  40ac90:	mov	w0, w21
  40ac94:	ldp	x19, x20, [sp, #16]
  40ac98:	mov	w4, #0x0                   	// #0
  40ac9c:	ldp	x21, x22, [sp, #32]
  40aca0:	ldp	x29, x30, [sp], #48
  40aca4:	b	40a79c <clear@@Base+0x761c>
  40aca8:	bl	410b54 <error@@Base+0x688>
  40acac:	cbnz	w0, 40ace4 <clear@@Base+0x7b64>
  40acb0:	mov	w0, #0x0                   	// #0
  40acb4:	bl	4109c8 <error@@Base+0x4fc>
  40acb8:	mov	x1, x0
  40acbc:	mov	w2, #0x1                   	// #1
  40acc0:	mov	w3, #0x0                   	// #0
  40acc4:	mov	w0, w2
  40acc8:	bl	40aab0 <clear@@Base+0x7930>
  40accc:	mov	w0, #0xfffffffe            	// #-2
  40acd0:	bl	4109c8 <error@@Base+0x4fc>
  40acd4:	mov	x19, x0
  40acd8:	cmn	x0, #0x1
  40acdc:	b.eq	40acb0 <clear@@Base+0x7b30>  // b.none
  40ace0:	b	40ac84 <clear@@Base+0x7b04>
  40ace4:	mov	x19, #0x0                   	// #0
  40ace8:	b	40ac84 <clear@@Base+0x7b04>
  40acec:	ldp	x19, x20, [sp, #16]
  40acf0:	ldp	x21, x22, [sp, #32]
  40acf4:	ldp	x29, x30, [sp], #48
  40acf8:	ret
  40acfc:	stp	x29, x30, [sp, #-48]!
  40ad00:	mov	x29, sp
  40ad04:	stp	x19, x20, [sp, #16]
  40ad08:	mov	w20, w1
  40ad0c:	stp	x21, x22, [sp, #32]
  40ad10:	mov	w21, w0
  40ad14:	mov	w22, w2
  40ad18:	mov	w0, #0x0                   	// #0
  40ad1c:	bl	4109c8 <error@@Base+0x4fc>
  40ad20:	mov	x19, x0
  40ad24:	cmn	x0, #0x1
  40ad28:	b.ne	40ad48 <clear@@Base+0x7bc8>  // b.any
  40ad2c:	cbnz	w20, 40ad40 <clear@@Base+0x7bc0>
  40ad30:	ldp	x19, x20, [sp, #16]
  40ad34:	ldp	x21, x22, [sp, #32]
  40ad38:	ldp	x29, x30, [sp], #48
  40ad3c:	b	40a6dc <clear@@Base+0x755c>
  40ad40:	bl	4109c8 <error@@Base+0x4fc>
  40ad44:	cbz	x0, 40ad30 <clear@@Base+0x7bb0>
  40ad48:	mov	w3, w22
  40ad4c:	mov	w2, w20
  40ad50:	mov	x1, x19
  40ad54:	mov	w0, w21
  40ad58:	ldp	x19, x20, [sp, #16]
  40ad5c:	ldp	x21, x22, [sp, #32]
  40ad60:	ldp	x29, x30, [sp], #48
  40ad64:	b	40aab0 <clear@@Base+0x7930>
  40ad68:	stp	x29, x30, [sp, #-48]!
  40ad6c:	adrp	x1, 436000 <PC+0x47d0>
  40ad70:	mov	x0, #0x0                   	// #0
  40ad74:	mov	x29, sp
  40ad78:	stp	x19, x20, [sp, #16]
  40ad7c:	mov	x20, x1
  40ad80:	mov	w19, #0x0                   	// #0
  40ad84:	str	x21, [sp, #32]
  40ad88:	add	x21, x1, #0x168
  40ad8c:	ldr	w1, [x21]
  40ad90:	cmp	w1, w19
  40ad94:	b.le	40ada4 <clear@@Base+0x7c24>
  40ad98:	bl	40b0c0 <clear@@Base+0x7f40>
  40ad9c:	cmn	x0, #0x1
  40ada0:	b.ne	40adc0 <clear@@Base+0x7c40>  // b.any
  40ada4:	ldr	w0, [x20, #360]
  40ada8:	ldr	x21, [sp, #32]
  40adac:	cmp	w0, w19
  40adb0:	cset	w0, gt
  40adb4:	ldp	x19, x20, [sp, #16]
  40adb8:	ldp	x29, x30, [sp], #48
  40adbc:	ret
  40adc0:	add	w19, w19, #0x1
  40adc4:	b	40ad8c <clear@@Base+0x7c0c>
  40adc8:	cmp	x0, #0x0
  40adcc:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40add0:	add	x1, x1, #0x7f0
  40add4:	csel	x0, x0, x1, ne  // ne = any
  40add8:	ldr	x0, [x0]
  40addc:	cmp	x0, x1
  40ade0:	csel	x0, x0, xzr, ne  // ne = any
  40ade4:	ret
  40ade8:	cmp	x0, #0x0
  40adec:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40adf0:	add	x1, x1, #0x7f0
  40adf4:	csel	x0, x0, x1, ne  // ne = any
  40adf8:	ldr	x0, [x0, #8]
  40adfc:	cmp	x0, x1
  40ae00:	csel	x0, x0, xzr, ne  // ne = any
  40ae04:	ret
  40ae08:	mov	x2, x0
  40ae0c:	stp	x29, x30, [sp, #-16]!
  40ae10:	mov	x29, sp
  40ae14:	bl	40ade8 <clear@@Base+0x7c68>
  40ae18:	cbnz	x0, 40ae24 <clear@@Base+0x7ca4>
  40ae1c:	mov	x0, x2
  40ae20:	bl	40adc8 <clear@@Base+0x7c48>
  40ae24:	ldp	x29, x30, [sp], #16
  40ae28:	ret
  40ae2c:	cbz	x0, 40aebc <clear@@Base+0x7d3c>
  40ae30:	stp	x29, x30, [sp, #-32]!
  40ae34:	mov	x29, sp
  40ae38:	str	x19, [sp, #16]
  40ae3c:	mov	x19, x0
  40ae40:	bl	40e3d0 <clear@@Base+0xb250>
  40ae44:	adrp	x3, 431000 <winch@@Base+0x1e46c>
  40ae48:	ldr	x0, [x3, #2136]
  40ae4c:	cmp	x0, x19
  40ae50:	b.ne	40ae60 <clear@@Base+0x7ce0>  // b.any
  40ae54:	mov	x0, x19
  40ae58:	bl	40ae08 <clear@@Base+0x7c88>
  40ae5c:	str	x0, [x3, #2136]
  40ae60:	ldp	x1, x0, [x19]
  40ae64:	str	x0, [x1, #8]
  40ae68:	str	x1, [x0]
  40ae6c:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40ae70:	add	x1, x1, #0x7f0
  40ae74:	ldr	x0, [x19]
  40ae78:	cmp	x0, x1
  40ae7c:	b.ne	40aea8 <clear@@Base+0x7d28>  // b.any
  40ae80:	adrp	x1, 432000 <PC+0x7d0>
  40ae84:	ldr	w0, [x1, #2084]
  40ae88:	sub	w0, w0, #0x1
  40ae8c:	str	w0, [x1, #2084]
  40ae90:	ldr	x0, [x19, #16]
  40ae94:	bl	401a90 <free@plt>
  40ae98:	mov	x0, x19
  40ae9c:	ldr	x19, [sp, #16]
  40aea0:	ldp	x29, x30, [sp], #32
  40aea4:	b	401a90 <free@plt>
  40aea8:	ldr	w2, [x0, #32]
  40aeac:	sub	w2, w2, #0x1
  40aeb0:	str	w2, [x0, #32]
  40aeb4:	ldr	x0, [x0]
  40aeb8:	b	40ae78 <clear@@Base+0x7cf8>
  40aebc:	ret
  40aec0:	adrp	x0, 432000 <PC+0x7d0>
  40aec4:	ldr	w0, [x0, #2084]
  40aec8:	ret
  40aecc:	stp	x29, x30, [sp, #-80]!
  40aed0:	mov	x29, sp
  40aed4:	stp	x21, x22, [sp, #32]
  40aed8:	adrp	x21, 430000 <winch@@Base+0x1d46c>
  40aedc:	mov	x22, x0
  40aee0:	stp	x19, x20, [sp, #16]
  40aee4:	mov	x20, x1
  40aee8:	stp	x23, x24, [sp, #48]
  40aeec:	str	x25, [sp, #64]
  40aef0:	bl	40a21c <clear@@Base+0x709c>
  40aef4:	ldr	x19, [x21, #2032]
  40aef8:	mov	x23, x0
  40aefc:	add	x21, x21, #0x7f0
  40af00:	cmp	x19, x21
  40af04:	b.eq	40af44 <clear@@Base+0x7dc4>  // b.none
  40af08:	ldr	x24, [x19, #16]
  40af0c:	mov	x0, x22
  40af10:	mov	x1, x24
  40af14:	bl	401a70 <strcmp@plt>
  40af18:	cbnz	w0, 40afe4 <clear@@Base+0x7e64>
  40af1c:	mov	x0, x22
  40af20:	bl	4017b0 <strlen@plt>
  40af24:	mov	x25, x0
  40af28:	mov	x0, x24
  40af2c:	bl	4017b0 <strlen@plt>
  40af30:	cmp	x25, x0
  40af34:	b.cs	40af44 <clear@@Base+0x7dc4>  // b.hs, b.nlast
  40af38:	mov	x1, x22
  40af3c:	mov	x0, x24
  40af40:	bl	401ac0 <strcpy@plt>
  40af44:	mov	x0, x23
  40af48:	bl	401a90 <free@plt>
  40af4c:	cmp	x19, x21
  40af50:	b.ne	40afc8 <clear@@Base+0x7e48>  // b.any
  40af54:	mov	w1, #0x50                  	// #80
  40af58:	mov	w0, #0x1                   	// #1
  40af5c:	bl	402180 <setlocale@plt+0x560>
  40af60:	mov	x19, x0
  40af64:	mov	x0, x22
  40af68:	bl	4021b8 <setlocale@plt+0x598>
  40af6c:	cmp	x20, #0x0
  40af70:	csel	x20, x20, x21, ne  // ne = any
  40af74:	strb	wzr, [x19, #40]
  40af78:	stp	x0, xzr, [x19, #16]
  40af7c:	mov	x0, #0xffffffffffffffff    	// #-1
  40af80:	str	x0, [x19, #48]
  40af84:	ldr	x0, [x20]
  40af88:	stp	x0, x20, [x19]
  40af8c:	str	wzr, [x19, #36]
  40af90:	str	x19, [x0, #8]
  40af94:	ldr	w0, [x20, #32]
  40af98:	str	x19, [x20]
  40af9c:	add	w0, w0, #0x1
  40afa0:	str	w0, [x19, #32]
  40afa4:	ldr	x0, [x19]
  40afa8:	cmp	x0, x21
  40afac:	b.ne	40affc <clear@@Base+0x7e7c>  // b.any
  40afb0:	adrp	x1, 432000 <PC+0x7d0>
  40afb4:	ldr	w0, [x1, #2084]
  40afb8:	add	w0, w0, #0x1
  40afbc:	str	w0, [x1, #2084]
  40afc0:	mov	x0, x19
  40afc4:	bl	40e400 <clear@@Base+0xb280>
  40afc8:	mov	x0, x19
  40afcc:	ldp	x19, x20, [sp, #16]
  40afd0:	ldp	x21, x22, [sp, #32]
  40afd4:	ldp	x23, x24, [sp, #48]
  40afd8:	ldr	x25, [sp, #64]
  40afdc:	ldp	x29, x30, [sp], #80
  40afe0:	ret
  40afe4:	mov	x1, x24
  40afe8:	mov	x0, x23
  40afec:	bl	401a70 <strcmp@plt>
  40aff0:	cbz	w0, 40af1c <clear@@Base+0x7d9c>
  40aff4:	ldr	x19, [x19]
  40aff8:	b	40af00 <clear@@Base+0x7d80>
  40affc:	ldr	w1, [x0, #32]
  40b000:	add	w1, w1, #0x1
  40b004:	str	w1, [x0, #32]
  40b008:	ldr	x0, [x0]
  40b00c:	b	40afa8 <clear@@Base+0x7e28>
  40b010:	cbz	x0, 40b018 <clear@@Base+0x7e98>
  40b014:	ldr	x0, [x0, #16]
  40b018:	ret
  40b01c:	ldr	w0, [x0, #32]
  40b020:	ret
  40b024:	ldp	x2, x3, [x1]
  40b028:	stp	x2, x3, [x0, #48]
  40b02c:	ret
  40b030:	ldp	x2, x3, [x0, #48]
  40b034:	stp	x2, x3, [x1]
  40b038:	ret
  40b03c:	mov	w1, #0x1                   	// #1
  40b040:	strb	w1, [x0, #40]
  40b044:	ret
  40b048:	ldrb	w0, [x0, #40]
  40b04c:	ret
  40b050:	ldr	w2, [x0, #36]
  40b054:	add	w2, w2, w1
  40b058:	str	w2, [x0, #36]
  40b05c:	ret
  40b060:	ldr	w0, [x0, #36]
  40b064:	ret
  40b068:	ldr	x0, [x0, #24]
  40b06c:	ret
  40b070:	str	x1, [x0, #24]
  40b074:	ret
  40b078:	str	x1, [x0, #64]
  40b07c:	ret
  40b080:	ldr	x0, [x0, #64]
  40b084:	ret
  40b088:	stp	x29, x30, [sp, #-32]!
  40b08c:	mov	x29, sp
  40b090:	stp	x19, x20, [sp, #16]
  40b094:	mov	x19, x0
  40b098:	mov	x20, x1
  40b09c:	ldr	x0, [x0, #72]
  40b0a0:	cbz	x0, 40b0a8 <clear@@Base+0x7f28>
  40b0a4:	bl	401a90 <free@plt>
  40b0a8:	str	x20, [x19, #72]
  40b0ac:	ldp	x19, x20, [sp, #16]
  40b0b0:	ldp	x29, x30, [sp], #32
  40b0b4:	ret
  40b0b8:	ldr	x0, [x0, #72]
  40b0bc:	ret
  40b0c0:	stp	x29, x30, [sp, #-96]!
  40b0c4:	mov	x29, sp
  40b0c8:	stp	x19, x20, [sp, #16]
  40b0cc:	mov	x19, x0
  40b0d0:	stp	x23, x24, [sp, #48]
  40b0d4:	adrp	x23, 436000 <PC+0x47d0>
  40b0d8:	adrp	x24, 436000 <PC+0x47d0>
  40b0dc:	add	x23, x23, #0x264
  40b0e0:	add	x24, x24, #0x1f8
  40b0e4:	stp	x21, x22, [sp, #32]
  40b0e8:	stp	x25, x26, [sp, #64]
  40b0ec:	adrp	x25, 432000 <PC+0x7d0>
  40b0f0:	stp	x27, x28, [sp, #80]
  40b0f4:	cmn	x19, #0x1
  40b0f8:	b.ne	40b124 <clear@@Base+0x7fa4>  // b.any
  40b0fc:	mov	x19, #0xffffffffffffffff    	// #-1
  40b100:	bl	40d2a4 <clear@@Base+0xa124>
  40b104:	mov	x0, x19
  40b108:	ldp	x19, x20, [sp, #16]
  40b10c:	ldp	x21, x22, [sp, #32]
  40b110:	ldp	x23, x24, [sp, #48]
  40b114:	ldp	x25, x26, [sp, #64]
  40b118:	ldp	x27, x28, [sp, #80]
  40b11c:	ldp	x29, x30, [sp], #96
  40b120:	ret
  40b124:	ldr	w0, [x23]
  40b128:	cmp	w0, #0x2
  40b12c:	b.ne	40b2d0 <clear@@Base+0x8150>  // b.any
  40b130:	ldr	w1, [x25, #2088]
  40b134:	adrp	x0, 436000 <PC+0x47d0>
  40b138:	mov	w2, #0xffffffff            	// #-1
  40b13c:	ldr	w0, [x0, #420]
  40b140:	add	w1, w1, w1, lsl #1
  40b144:	cmp	w0, #0x0
  40b148:	mov	x0, x19
  40b14c:	add	x1, x19, w1, sxtw
  40b150:	cneg	w2, w2, ne  // ne = any
  40b154:	bl	4124d8 <error@@Base+0x200c>
  40b158:	mov	x0, x19
  40b15c:	bl	4122c0 <error@@Base+0x1df4>
  40b160:	mov	x19, x0
  40b164:	mov	x0, x19
  40b168:	bl	403c1c <clear@@Base+0xa9c>
  40b16c:	cbnz	w0, 40b0fc <clear@@Base+0x7f7c>
  40b170:	adrp	x21, 436000 <PC+0x47d0>
  40b174:	mov	x22, x19
  40b178:	add	x21, x21, #0x2a0
  40b17c:	ldr	w0, [x21]
  40b180:	tst	x0, #0x3
  40b184:	b.ne	40b0fc <clear@@Base+0x7f7c>  // b.any
  40b188:	bl	403e48 <clear@@Base+0xcc8>
  40b18c:	cmn	w0, #0x1
  40b190:	b.eq	40b1a0 <clear@@Base+0x8020>  // b.none
  40b194:	cmp	w0, #0xa
  40b198:	b.ne	40b2e4 <clear@@Base+0x8164>  // b.any
  40b19c:	bl	403b14 <clear@@Base+0x994>
  40b1a0:	mov	x26, x22
  40b1a4:	bl	40bfdc <clear@@Base+0x8e5c>
  40b1a8:	mov	x0, x22
  40b1ac:	bl	40c018 <clear@@Base+0x8e98>
  40b1b0:	mov	x0, x22
  40b1b4:	bl	403c1c <clear@@Base+0xa9c>
  40b1b8:	cmp	x19, x26
  40b1bc:	b.gt	40b2ec <clear@@Base+0x816c>
  40b1c0:	bl	40d058 <clear@@Base+0x9ed8>
  40b1c4:	bl	40c5b8 <clear@@Base+0x9438>
  40b1c8:	bl	403b14 <clear@@Base+0x994>
  40b1cc:	mov	w19, w0
  40b1d0:	cmn	w0, #0x1
  40b1d4:	b.eq	40b0fc <clear@@Base+0x7f7c>  // b.none
  40b1d8:	cmp	w0, #0xa
  40b1dc:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40b1e0:	cset	w26, eq  // eq = none
  40b1e4:	ldr	w27, [x21]
  40b1e8:	ands	w27, w27, #0x3
  40b1ec:	b.ne	40b0fc <clear@@Base+0x7f7c>  // b.any
  40b1f0:	cmp	w19, #0xa
  40b1f4:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  40b1f8:	b.ne	40b330 <clear@@Base+0x81b0>  // b.any
  40b1fc:	bl	40d058 <clear@@Base+0x9ed8>
  40b200:	mov	w28, w0
  40b204:	bl	4036a0 <clear@@Base+0x520>
  40b208:	mov	x19, x0
  40b20c:	cmp	w28, #0x0
  40b210:	b.le	40b3a0 <clear@@Base+0x8220>
  40b214:	adrp	x0, 436000 <PC+0x47d0>
  40b218:	ldr	w20, [x0, #520]
  40b21c:	adrp	x0, 436000 <PC+0x47d0>
  40b220:	ldr	w0, [x0, #464]
  40b224:	orr	w20, w20, w0
  40b228:	cbnz	w20, 40b3a0 <clear@@Base+0x8220>
  40b22c:	add	w28, w28, #0x1
  40b230:	sub	x19, x19, w28, sxtw
  40b234:	mov	w27, w20
  40b238:	mov	w1, w27
  40b23c:	mov	w2, #0x1                   	// #1
  40b240:	mov	w0, w20
  40b244:	bl	40d098 <clear@@Base+0x9f18>
  40b248:	mov	x0, x22
  40b24c:	bl	411f48 <error@@Base+0x1a7c>
  40b250:	cbnz	w0, 40b0f4 <clear@@Base+0x7f74>
  40b254:	adrp	x0, 436000 <PC+0x47d0>
  40b258:	ldr	w0, [x0, #504]
  40b25c:	cbz	w0, 40b284 <clear@@Base+0x8104>
  40b260:	bl	4036a0 <clear@@Base+0x520>
  40b264:	sub	x1, x0, #0x1
  40b268:	mov	x3, #0x0                   	// #0
  40b26c:	mov	x0, x22
  40b270:	mov	w2, #0x1                   	// #1
  40b274:	bl	41237c <error@@Base+0x1eb0>
  40b278:	cbz	w0, 40b284 <clear@@Base+0x8104>
  40b27c:	mov	w0, #0x2a                  	// #42
  40b280:	bl	40d224 <clear@@Base+0xa0a4>
  40b284:	adrp	x0, 436000 <PC+0x47d0>
  40b288:	ldr	w0, [x0, #468]
  40b28c:	cbz	w0, 40b104 <clear@@Base+0x7f84>
  40b290:	cbz	w26, 40b104 <clear@@Base+0x7f84>
  40b294:	bl	403b14 <clear@@Base+0x994>
  40b298:	cmp	w0, #0xa
  40b29c:	b.eq	40b3c0 <clear@@Base+0x8240>  // b.none
  40b2a0:	cmp	w0, #0xd
  40b2a4:	b.eq	40b3c0 <clear@@Base+0x8240>  // b.none
  40b2a8:	cmn	w0, #0x1
  40b2ac:	b.eq	40b2b4 <clear@@Base+0x8134>  // b.none
  40b2b0:	bl	403e48 <clear@@Base+0xcc8>
  40b2b4:	ldp	x19, x20, [sp, #16]
  40b2b8:	ldp	x21, x22, [sp, #32]
  40b2bc:	ldp	x23, x24, [sp, #48]
  40b2c0:	ldp	x25, x26, [sp, #64]
  40b2c4:	ldp	x27, x28, [sp, #80]
  40b2c8:	ldp	x29, x30, [sp], #96
  40b2cc:	b	4036a0 <clear@@Base+0x520>
  40b2d0:	bl	4124a8 <error@@Base+0x1fdc>
  40b2d4:	ldr	w1, [x24]
  40b2d8:	orr	w0, w0, w1
  40b2dc:	cbnz	w0, 40b130 <clear@@Base+0x7fb0>
  40b2e0:	b	40b164 <clear@@Base+0x7fe4>
  40b2e4:	sub	x22, x22, #0x1
  40b2e8:	b	40b17c <clear@@Base+0x7ffc>
  40b2ec:	ldr	w0, [x21]
  40b2f0:	tst	x0, #0x3
  40b2f4:	b.ne	40b0fc <clear@@Base+0x7f7c>  // b.any
  40b2f8:	bl	403b14 <clear@@Base+0x994>
  40b2fc:	mov	x1, x26
  40b300:	add	x26, x26, #0x1
  40b304:	bl	40ce44 <clear@@Base+0x9cc4>
  40b308:	mov	w20, w0
  40b30c:	cmp	w0, #0x0
  40b310:	b.le	40b1b8 <clear@@Base+0x8038>
  40b314:	sub	x26, x26, w20, sxtw
  40b318:	bl	40c5b8 <clear@@Base+0x9438>
  40b31c:	sub	w20, w20, #0x1
  40b320:	cmn	w20, #0x1
  40b324:	b.eq	40b1b8 <clear@@Base+0x8038>  // b.none
  40b328:	bl	403e48 <clear@@Base+0xcc8>
  40b32c:	b	40b31c <clear@@Base+0x819c>
  40b330:	cmp	w19, #0xd
  40b334:	csel	w26, w26, wzr, eq  // eq = none
  40b338:	bl	4036a0 <clear@@Base+0x520>
  40b33c:	sub	x1, x0, #0x1
  40b340:	mov	w0, w19
  40b344:	bl	40ce44 <clear@@Base+0x9cc4>
  40b348:	mov	w19, w0
  40b34c:	cmp	w0, #0x0
  40b350:	b.le	40b3b4 <clear@@Base+0x8234>
  40b354:	adrp	x0, 436000 <PC+0x47d0>
  40b358:	ldr	w20, [x0, #520]
  40b35c:	cbnz	w20, 40b370 <clear@@Base+0x81f0>
  40b360:	adrp	x0, 436000 <PC+0x47d0>
  40b364:	ldr	w0, [x0, #464]
  40b368:	cmp	w0, #0x0
  40b36c:	b.le	40b3a8 <clear@@Base+0x8228>
  40b370:	ldr	w0, [x21]
  40b374:	tst	x0, #0x3
  40b378:	b.ne	40b0fc <clear@@Base+0x7f7c>  // b.any
  40b37c:	bl	403b14 <clear@@Base+0x994>
  40b380:	cmp	w0, #0xa
  40b384:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40b388:	b.ne	40b370 <clear@@Base+0x81f0>  // b.any
  40b38c:	bl	4036a0 <clear@@Base+0x520>
  40b390:	mov	x19, x0
  40b394:	adrp	x0, 436000 <PC+0x47d0>
  40b398:	mov	w27, #0x1                   	// #1
  40b39c:	str	wzr, [x0, #508]
  40b3a0:	mov	w20, #0x1                   	// #1
  40b3a4:	b	40b238 <clear@@Base+0x80b8>
  40b3a8:	bl	4036a0 <clear@@Base+0x520>
  40b3ac:	sub	x19, x0, w19, sxtw
  40b3b0:	b	40b234 <clear@@Base+0x80b4>
  40b3b4:	bl	403b14 <clear@@Base+0x994>
  40b3b8:	mov	w19, w0
  40b3bc:	b	40b1e4 <clear@@Base+0x8064>
  40b3c0:	ldr	w0, [x21]
  40b3c4:	tst	x0, #0x3
  40b3c8:	b.eq	40b294 <clear@@Base+0x8114>  // b.none
  40b3cc:	b	40b0fc <clear@@Base+0x7f7c>
  40b3d0:	stp	x29, x30, [sp, #-112]!
  40b3d4:	mov	x29, sp
  40b3d8:	stp	x23, x24, [sp, #48]
  40b3dc:	adrp	x23, 436000 <PC+0x47d0>
  40b3e0:	add	x23, x23, #0x2a0
  40b3e4:	stp	x19, x20, [sp, #16]
  40b3e8:	stp	x21, x22, [sp, #32]
  40b3ec:	mov	x21, x0
  40b3f0:	stp	x25, x26, [sp, #64]
  40b3f4:	stp	x27, x28, [sp, #80]
  40b3f8:	adrp	x27, 436000 <PC+0x47d0>
  40b3fc:	add	x0, x27, #0x264
  40b400:	str	x0, [sp, #104]
  40b404:	cmp	x21, #0x0
  40b408:	b.gt	40b43c <clear@@Base+0x82bc>
  40b40c:	mov	x22, #0xffffffffffffffff    	// #-1
  40b410:	bl	40d2a4 <clear@@Base+0xa124>
  40b414:	mov	x0, x22
  40b418:	ldp	x19, x20, [sp, #16]
  40b41c:	ldp	x21, x22, [sp, #32]
  40b420:	ldp	x23, x24, [sp, #48]
  40b424:	ldp	x25, x26, [sp, #64]
  40b428:	ldp	x27, x28, [sp, #80]
  40b42c:	ldp	x29, x30, [sp], #112
  40b430:	ret
  40b434:	mov	x21, x22
  40b438:	b	40b404 <clear@@Base+0x8284>
  40b43c:	ldr	x0, [sp, #104]
  40b440:	ldr	w0, [x0]
  40b444:	cmp	w0, #0x2
  40b448:	b.ne	40b588 <clear@@Base+0x8408>  // b.any
  40b44c:	adrp	x0, 432000 <PC+0x7d0>
  40b450:	mov	w2, #0xffffffff            	// #-1
  40b454:	ldr	w1, [x0, #2088]
  40b458:	add	w1, w1, w1, lsl #1
  40b45c:	cmp	x21, w1, sxtw
  40b460:	sub	x0, x21, w1, sxtw
  40b464:	csel	x0, x0, xzr, ge  // ge = tcont
  40b468:	mov	x1, x21
  40b46c:	bl	4124d8 <error@@Base+0x200c>
  40b470:	sub	x28, x21, #0x1
  40b474:	mov	x0, x28
  40b478:	bl	403c1c <clear@@Base+0xa9c>
  40b47c:	cbnz	w0, 40b40c <clear@@Base+0x828c>
  40b480:	adrp	x0, 436000 <PC+0x47d0>
  40b484:	ldr	w0, [x0, #468]
  40b488:	cbz	w0, 40b4cc <clear@@Base+0x834c>
  40b48c:	bl	403b14 <clear@@Base+0x994>
  40b490:	bl	403b14 <clear@@Base+0x994>
  40b494:	mov	w19, w0
  40b498:	bl	403e48 <clear@@Base+0xcc8>
  40b49c:	bl	403e48 <clear@@Base+0xcc8>
  40b4a0:	cmp	w19, #0xa
  40b4a4:	ccmp	w19, #0xd, #0x4, ne  // ne = any
  40b4a8:	b.ne	40b4cc <clear@@Base+0x834c>  // b.any
  40b4ac:	bl	403e48 <clear@@Base+0xcc8>
  40b4b0:	cmp	w0, #0xa
  40b4b4:	b.eq	40b5a0 <clear@@Base+0x8420>  // b.none
  40b4b8:	cmp	w0, #0xd
  40b4bc:	b.eq	40b5a0 <clear@@Base+0x8420>  // b.none
  40b4c0:	cmn	w0, #0x1
  40b4c4:	b.eq	40b40c <clear@@Base+0x828c>  // b.none
  40b4c8:	bl	403b14 <clear@@Base+0x994>
  40b4cc:	ldr	w0, [x23]
  40b4d0:	tst	x0, #0x3
  40b4d4:	b.ne	40b40c <clear@@Base+0x828c>  // b.any
  40b4d8:	bl	403e48 <clear@@Base+0xcc8>
  40b4dc:	cmp	w0, #0xa
  40b4e0:	b.ne	40b5b0 <clear@@Base+0x8430>  // b.any
  40b4e4:	bl	4036a0 <clear@@Base+0x520>
  40b4e8:	add	x20, x0, #0x1
  40b4ec:	mov	x0, x20
  40b4f0:	bl	403c1c <clear@@Base+0xa9c>
  40b4f4:	cbnz	w0, 40b40c <clear@@Base+0x828c>
  40b4f8:	adrp	x25, 436000 <PC+0x47d0>
  40b4fc:	adrp	x26, 436000 <PC+0x47d0>
  40b500:	mov	x22, x20
  40b504:	add	x25, x25, #0x208
  40b508:	add	x26, x26, #0x1d0
  40b50c:	bl	40bfdc <clear@@Base+0x8e5c>
  40b510:	mov	x0, x20
  40b514:	bl	40c018 <clear@@Base+0x8e98>
  40b518:	mov	x24, x22
  40b51c:	mov	x0, x22
  40b520:	bl	403c1c <clear@@Base+0xa9c>
  40b524:	bl	403b14 <clear@@Base+0x994>
  40b528:	mov	w19, w0
  40b52c:	cmn	w0, #0x1
  40b530:	b.eq	40b40c <clear@@Base+0x828c>  // b.none
  40b534:	ldr	w3, [x23]
  40b538:	ands	w27, w3, #0x3
  40b53c:	b.ne	40b40c <clear@@Base+0x828c>  // b.any
  40b540:	add	x24, x24, #0x1
  40b544:	cmp	w0, #0xa
  40b548:	b.ne	40b5c4 <clear@@Base+0x8444>  // b.any
  40b54c:	bl	40d058 <clear@@Base+0x9ed8>
  40b550:	cmp	w0, #0x0
  40b554:	b.le	40b600 <clear@@Base+0x8480>
  40b558:	ldr	w1, [x25]
  40b55c:	ldr	w2, [x26]
  40b560:	orr	w1, w1, w2
  40b564:	cbnz	w1, 40b600 <clear@@Base+0x8480>
  40b568:	add	w19, w0, #0x1
  40b56c:	mov	w22, w19
  40b570:	bl	40c5b8 <clear@@Base+0x9438>
  40b574:	sub	w22, w22, #0x1
  40b578:	cmn	w22, #0x1
  40b57c:	b.ne	40b608 <clear@@Base+0x8488>  // b.any
  40b580:	sub	x22, x24, w19, sxtw
  40b584:	b	40b518 <clear@@Base+0x8398>
  40b588:	bl	4124a8 <error@@Base+0x1fdc>
  40b58c:	adrp	x1, 436000 <PC+0x47d0>
  40b590:	ldr	w1, [x1, #504]
  40b594:	orr	w0, w0, w1
  40b598:	cbnz	w0, 40b44c <clear@@Base+0x82cc>
  40b59c:	b	40b470 <clear@@Base+0x82f0>
  40b5a0:	ldr	w0, [x23]
  40b5a4:	tst	x0, #0x3
  40b5a8:	b.eq	40b4ac <clear@@Base+0x832c>  // b.none
  40b5ac:	b	40b40c <clear@@Base+0x828c>
  40b5b0:	cmn	w0, #0x1
  40b5b4:	b.ne	40b4cc <clear@@Base+0x834c>  // b.any
  40b5b8:	bl	4036a0 <clear@@Base+0x520>
  40b5bc:	mov	x20, x0
  40b5c0:	b	40b4ec <clear@@Base+0x836c>
  40b5c4:	bl	4036a0 <clear@@Base+0x520>
  40b5c8:	sub	x1, x0, #0x1
  40b5cc:	mov	w0, w19
  40b5d0:	bl	40ce44 <clear@@Base+0x9cc4>
  40b5d4:	mov	w19, w0
  40b5d8:	cmp	w0, #0x0
  40b5dc:	b.le	40b610 <clear@@Base+0x8490>
  40b5e0:	ldr	w0, [x25]
  40b5e4:	cbnz	w0, 40b5f4 <clear@@Base+0x8474>
  40b5e8:	ldr	w0, [x26]
  40b5ec:	cmp	w0, #0x0
  40b5f0:	b.le	40b56c <clear@@Base+0x83ec>
  40b5f4:	adrp	x0, 436000 <PC+0x47d0>
  40b5f8:	mov	w27, #0x1                   	// #1
  40b5fc:	str	wzr, [x0, #508]
  40b600:	mov	w0, #0x1                   	// #1
  40b604:	b	40b61c <clear@@Base+0x849c>
  40b608:	bl	403e48 <clear@@Base+0xcc8>
  40b60c:	b	40b574 <clear@@Base+0x83f4>
  40b610:	cmp	x21, x24
  40b614:	b.gt	40b524 <clear@@Base+0x83a4>
  40b618:	mov	w0, #0x0                   	// #0
  40b61c:	mov	w1, w27
  40b620:	mov	w2, #0x0                   	// #0
  40b624:	bl	40d098 <clear@@Base+0x9f18>
  40b628:	mov	x0, x20
  40b62c:	bl	411f48 <error@@Base+0x1a7c>
  40b630:	cbnz	w0, 40b434 <clear@@Base+0x82b4>
  40b634:	adrp	x0, 436000 <PC+0x47d0>
  40b638:	ldr	w0, [x0, #504]
  40b63c:	cbz	w0, 40b414 <clear@@Base+0x8294>
  40b640:	mov	x1, x28
  40b644:	mov	x0, x20
  40b648:	mov	x3, #0x0                   	// #0
  40b64c:	mov	w2, #0x1                   	// #1
  40b650:	bl	41237c <error@@Base+0x1eb0>
  40b654:	cbz	w0, 40b414 <clear@@Base+0x8294>
  40b658:	mov	w0, #0x2a                  	// #42
  40b65c:	bl	40d224 <clear@@Base+0xa0a4>
  40b660:	b	40b414 <clear@@Base+0x8294>
  40b664:	stp	x29, x30, [sp, #-32]!
  40b668:	cmn	x0, #0x1
  40b66c:	mov	x29, sp
  40b670:	stp	x19, x20, [sp, #16]
  40b674:	mov	x19, x0
  40b678:	b.eq	40b6d4 <clear@@Base+0x8554>  // b.none
  40b67c:	bl	403c1c <clear@@Base+0xa9c>
  40b680:	cbnz	w0, 40b6dc <clear@@Base+0x855c>
  40b684:	bl	403b14 <clear@@Base+0x994>
  40b688:	cmn	w0, #0x1
  40b68c:	b.eq	40b6a0 <clear@@Base+0x8520>  // b.none
  40b690:	cmp	w0, #0xa
  40b694:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40b698:	b.ne	40b6cc <clear@@Base+0x854c>  // b.any
  40b69c:	bl	403e48 <clear@@Base+0xcc8>
  40b6a0:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  40b6a4:	mov	x20, #0x4801                	// #18433
  40b6a8:	str	x19, [x0, #608]
  40b6ac:	bl	403e48 <clear@@Base+0xcc8>
  40b6b0:	add	w0, w0, #0x1
  40b6b4:	cmp	w0, #0xe
  40b6b8:	b.hi	40b6c4 <clear@@Base+0x8544>  // b.pmore
  40b6bc:	lsr	x0, x20, x0
  40b6c0:	tbnz	w0, #0, 40b6d4 <clear@@Base+0x8554>
  40b6c4:	sub	x19, x19, #0x1
  40b6c8:	b	40b6ac <clear@@Base+0x852c>
  40b6cc:	add	x19, x19, #0x1
  40b6d0:	b	40b684 <clear@@Base+0x8504>
  40b6d4:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  40b6d8:	str	x19, [x0, #616]
  40b6dc:	ldp	x19, x20, [sp, #16]
  40b6e0:	ldp	x29, x30, [sp], #32
  40b6e4:	ret
  40b6e8:	stp	x29, x30, [sp, #-64]!
  40b6ec:	mov	x29, sp
  40b6f0:	stp	x19, x20, [sp, #16]
  40b6f4:	mov	x19, x0
  40b6f8:	mov	w0, w1
  40b6fc:	stp	x21, x22, [sp, #32]
  40b700:	str	x23, [sp, #48]
  40b704:	bl	410c94 <error@@Base+0x7c8>
  40b708:	mov	w20, w0
  40b70c:	mov	x0, x19
  40b710:	bl	410acc <error@@Base+0x600>
  40b714:	tbnz	w0, #31, 40b790 <clear@@Base+0x8610>
  40b718:	sub	w19, w0, w20
  40b71c:	cmp	w19, #0x0
  40b720:	b.le	40b748 <clear@@Base+0x85c8>
  40b724:	mov	w0, #0xfffffffe            	// #-2
  40b728:	bl	4109c8 <error@@Base+0x4fc>
  40b72c:	mov	x1, x0
  40b730:	mov	w0, w19
  40b734:	mov	w4, #0x0                   	// #0
  40b738:	mov	w3, #0x0                   	// #0
  40b73c:	mov	w2, #0x1                   	// #1
  40b740:	bl	40a79c <clear@@Base+0x761c>
  40b744:	b	40b76c <clear@@Base+0x85ec>
  40b748:	b.eq	40b76c <clear@@Base+0x85ec>  // b.none
  40b74c:	sub	w20, w20, w0
  40b750:	mov	w0, #0x0                   	// #0
  40b754:	bl	4109c8 <error@@Base+0x4fc>
  40b758:	mov	x1, x0
  40b75c:	mov	w3, #0x0                   	// #0
  40b760:	mov	w2, #0x1                   	// #1
  40b764:	mov	w0, w20
  40b768:	bl	40aab0 <clear@@Base+0x7930>
  40b76c:	adrp	x0, 436000 <PC+0x47d0>
  40b770:	ldr	w0, [x0, #556]
  40b774:	cbz	w0, 40b920 <clear@@Base+0x87a0>
  40b778:	ldp	x19, x20, [sp, #16]
  40b77c:	mov	w0, #0x1                   	// #1
  40b780:	ldp	x21, x22, [sp, #32]
  40b784:	ldr	x23, [sp, #48]
  40b788:	ldp	x29, x30, [sp], #64
  40b78c:	b	411ba0 <error@@Base+0x16d4>
  40b790:	mov	x0, x19
  40b794:	bl	403c1c <clear@@Base+0xa9c>
  40b798:	mov	w21, w0
  40b79c:	cbz	w0, 40b7c0 <clear@@Base+0x8640>
  40b7a0:	ldp	x19, x20, [sp, #16]
  40b7a4:	mov	x1, #0x0                   	// #0
  40b7a8:	ldp	x21, x22, [sp, #32]
  40b7ac:	adrp	x0, 417000 <winch@@Base+0x446c>
  40b7b0:	ldr	x23, [sp, #48]
  40b7b4:	add	x0, x0, #0x97d
  40b7b8:	ldp	x29, x30, [sp], #64
  40b7bc:	b	4104cc <error@@Base>
  40b7c0:	bl	4109c8 <error@@Base+0x4fc>
  40b7c4:	mov	x22, x0
  40b7c8:	mov	w0, #0xfffffffe            	// #-2
  40b7cc:	bl	4109c8 <error@@Base+0x4fc>
  40b7d0:	cmp	x19, x22
  40b7d4:	mov	x23, x0
  40b7d8:	ccmn	x22, #0x1, #0x4, lt  // lt = tstop
  40b7dc:	b.eq	40b894 <clear@@Base+0x8714>  // b.none
  40b7e0:	adrp	x0, 436000 <PC+0x47d0>
  40b7e4:	add	x23, x0, #0x168
  40b7e8:	mov	x21, x0
  40b7ec:	ldr	w0, [x23]
  40b7f0:	sub	w0, w0, #0x1
  40b7f4:	cmp	w0, w20
  40b7f8:	b.gt	40b8e0 <clear@@Base+0x8760>
  40b7fc:	bl	40e1f4 <clear@@Base+0xb074>
  40b800:	adrp	x0, 436000 <PC+0x47d0>
  40b804:	ldr	w0, [x0, #500]
  40b808:	cbnz	w0, 40b918 <clear@@Base+0x8798>
  40b80c:	bl	403180 <clear@@Base>
  40b810:	adrp	x0, 436000 <PC+0x47d0>
  40b814:	str	wzr, [x0, #444]
  40b818:	mov	x0, x19
  40b81c:	bl	410a60 <error@@Base+0x594>
  40b820:	ldr	w0, [x21, #360]
  40b824:	mov	x1, x19
  40b828:	ldp	x19, x20, [sp, #16]
  40b82c:	sub	w0, w0, #0x1
  40b830:	ldp	x21, x22, [sp, #32]
  40b834:	mov	w3, #0x0                   	// #0
  40b838:	ldr	x23, [sp, #48]
  40b83c:	mov	w2, #0x1                   	// #1
  40b840:	ldp	x29, x30, [sp], #64
  40b844:	b	40aab0 <clear@@Base+0x7930>
  40b848:	cmp	x19, x23
  40b84c:	ccmn	x23, #0x1, #0x4, le
  40b850:	b.eq	40b87c <clear@@Base+0x86fc>  // b.none
  40b854:	adrp	x0, 436000 <PC+0x47d0>
  40b858:	mov	x1, x23
  40b85c:	mov	w4, #0x0                   	// #0
  40b860:	mov	w3, #0x0                   	// #0
  40b864:	ldr	w0, [x0, #360]
  40b868:	mov	w2, #0x1                   	// #1
  40b86c:	sub	w0, w0, w20
  40b870:	add	w0, w0, w21
  40b874:	sub	w0, w0, #0x1
  40b878:	b	40b740 <clear@@Base+0x85c0>
  40b87c:	mov	x0, x19
  40b880:	bl	40b3d0 <clear@@Base+0x8250>
  40b884:	mov	x19, x0
  40b888:	cmn	x0, #0x1
  40b88c:	b.eq	40b89c <clear@@Base+0x871c>  // b.none
  40b890:	add	w21, w21, #0x1
  40b894:	cmp	w21, w20
  40b898:	b.lt	40b848 <clear@@Base+0x86c8>  // b.tstop
  40b89c:	bl	40e1f4 <clear@@Base+0xb074>
  40b8a0:	adrp	x0, 436000 <PC+0x47d0>
  40b8a4:	sub	w4, w20, w21
  40b8a8:	mov	x1, x19
  40b8ac:	mov	w3, #0x0                   	// #0
  40b8b0:	str	wzr, [x0, #440]
  40b8b4:	adrp	x0, 436000 <PC+0x47d0>
  40b8b8:	ldp	x19, x20, [sp, #16]
  40b8bc:	str	wzr, [x0, #444]
  40b8c0:	ldp	x21, x22, [sp, #32]
  40b8c4:	adrp	x0, 436000 <PC+0x47d0>
  40b8c8:	ldr	x23, [sp, #48]
  40b8cc:	mov	w2, #0x1                   	// #1
  40b8d0:	ldp	x29, x30, [sp], #64
  40b8d4:	ldr	w0, [x0, #360]
  40b8d8:	sub	w0, w0, #0x1
  40b8dc:	b	40a79c <clear@@Base+0x761c>
  40b8e0:	mov	x0, x19
  40b8e4:	bl	40b0c0 <clear@@Base+0x7f40>
  40b8e8:	mov	x19, x0
  40b8ec:	cmn	x0, #0x1
  40b8f0:	b.eq	40b7fc <clear@@Base+0x867c>  // b.none
  40b8f4:	bl	4122c0 <error@@Base+0x1df4>
  40b8f8:	add	w20, w20, #0x1
  40b8fc:	mov	x19, x0
  40b900:	cmp	x22, x0
  40b904:	b.gt	40b7ec <clear@@Base+0x866c>
  40b908:	mov	x1, x22
  40b90c:	mov	w3, #0x0                   	// #0
  40b910:	mov	w2, #0x1                   	// #1
  40b914:	b	40b764 <clear@@Base+0x85e4>
  40b918:	bl	402fc8 <setlocale@plt+0x13a8>
  40b91c:	b	40b810 <clear@@Base+0x8690>
  40b920:	ldp	x19, x20, [sp, #16]
  40b924:	ldp	x21, x22, [sp, #32]
  40b928:	ldr	x23, [sp, #48]
  40b92c:	ldp	x29, x30, [sp], #64
  40b930:	ret
  40b934:	stp	x29, x30, [sp, #-48]!
  40b938:	mov	x29, sp
  40b93c:	stp	x19, x20, [sp, #16]
  40b940:	mov	x20, x0
  40b944:	bl	40d938 <clear@@Base+0xa7b8>
  40b948:	cmn	x0, #0x1
  40b94c:	b.eq	40b98c <clear@@Base+0x880c>  // b.none
  40b950:	mov	x19, x0
  40b954:	bl	403c1c <clear@@Base+0xa9c>
  40b958:	cbnz	w0, 40b98c <clear@@Base+0x880c>
  40b95c:	adrp	x0, 436000 <PC+0x47d0>
  40b960:	ldr	w0, [x0, #556]
  40b964:	cbz	w0, 40b970 <clear@@Base+0x87f0>
  40b968:	mov	x0, x19
  40b96c:	bl	40b664 <clear@@Base+0x84e4>
  40b970:	adrp	x0, 436000 <PC+0x47d0>
  40b974:	ldr	w1, [x0, #540]
  40b978:	mov	x0, x19
  40b97c:	bl	40b6e8 <clear@@Base+0x8568>
  40b980:	ldp	x19, x20, [sp, #16]
  40b984:	ldp	x29, x30, [sp], #48
  40b988:	ret
  40b98c:	cmp	x20, #0x1
  40b990:	b.gt	40b9c0 <clear@@Base+0x8840>
  40b994:	bl	403d10 <clear@@Base+0xb90>
  40b998:	cbnz	w0, 40b9c0 <clear@@Base+0x8840>
  40b99c:	bl	4036a0 <clear@@Base+0x520>
  40b9a0:	adrp	x1, 436000 <PC+0x47d0>
  40b9a4:	ldr	w1, [x1, #540]
  40b9a8:	bl	40b6e8 <clear@@Base+0x8568>
  40b9ac:	adrp	x0, 417000 <winch@@Base+0x446c>
  40b9b0:	add	x0, x0, #0x99f
  40b9b4:	mov	x1, #0x0                   	// #0
  40b9b8:	bl	4104cc <error@@Base>
  40b9bc:	b	40b980 <clear@@Base+0x8800>
  40b9c0:	adrp	x0, 417000 <winch@@Base+0x446c>
  40b9c4:	add	x1, sp, #0x28
  40b9c8:	add	x0, x0, #0x9c0
  40b9cc:	str	x20, [sp, #40]
  40b9d0:	b	40b9b8 <clear@@Base+0x8838>
  40b9d4:	stp	x29, x30, [sp, #-32]!
  40b9d8:	mov	w1, #0x0                   	// #0
  40b9dc:	add	x0, sp, #0x10
  40b9e0:	mov	x29, sp
  40b9e4:	bl	410b68 <error@@Base+0x69c>
  40b9e8:	bl	410a9c <error@@Base+0x5d0>
  40b9ec:	ldr	x0, [sp, #16]
  40b9f0:	cmn	x0, #0x1
  40b9f4:	b.ne	40ba0c <clear@@Base+0x888c>  // b.any
  40b9f8:	mov	w1, #0x1                   	// #1
  40b9fc:	mov	x0, #0x0                   	// #0
  40ba00:	bl	40b6e8 <clear@@Base+0x8568>
  40ba04:	ldp	x29, x30, [sp], #32
  40ba08:	ret
  40ba0c:	ldr	w1, [sp, #24]
  40ba10:	b	40ba00 <clear@@Base+0x8880>
  40ba14:	stp	x29, x30, [sp, #-32]!
  40ba18:	mov	x29, sp
  40ba1c:	stp	x19, x20, [sp, #16]
  40ba20:	bl	403d7c <clear@@Base+0xbfc>
  40ba24:	cbz	w0, 40ba40 <clear@@Base+0x88c0>
  40ba28:	ldp	x19, x20, [sp, #16]
  40ba2c:	mov	x1, #0x0                   	// #0
  40ba30:	ldp	x29, x30, [sp], #32
  40ba34:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ba38:	add	x0, x0, #0x9de
  40ba3c:	b	4104cc <error@@Base>
  40ba40:	bl	40e1f4 <clear@@Base+0xb074>
  40ba44:	adrp	x20, 436000 <PC+0x47d0>
  40ba48:	bl	410a9c <error@@Base+0x5d0>
  40ba4c:	bl	4036a0 <clear@@Base+0x520>
  40ba50:	mov	x19, x0
  40ba54:	bl	40b3d0 <clear@@Base+0x8250>
  40ba58:	cmn	x0, #0x1
  40ba5c:	ldr	w1, [x20, #360]
  40ba60:	sub	w1, w1, #0x1
  40ba64:	b.ne	40ba78 <clear@@Base+0x88f8>  // b.any
  40ba68:	ldp	x19, x20, [sp, #16]
  40ba6c:	mov	x0, #0x0                   	// #0
  40ba70:	ldp	x29, x30, [sp], #32
  40ba74:	b	40b6e8 <clear@@Base+0x8568>
  40ba78:	bl	40b6e8 <clear@@Base+0x8568>
  40ba7c:	ldr	w0, [x20, #360]
  40ba80:	sub	w0, w0, #0x1
  40ba84:	bl	4109c8 <error@@Base+0x4fc>
  40ba88:	cmp	x0, x19
  40ba8c:	b.eq	40ba9c <clear@@Base+0x891c>  // b.none
  40ba90:	ldp	x19, x20, [sp, #16]
  40ba94:	ldp	x29, x30, [sp], #32
  40ba98:	b	40b9d4 <clear@@Base+0x8854>
  40ba9c:	ldp	x19, x20, [sp, #16]
  40baa0:	ldp	x29, x30, [sp], #32
  40baa4:	ret
  40baa8:	stp	x29, x30, [sp, #-32]!
  40baac:	mov	x29, sp
  40bab0:	stp	x19, x20, [sp, #16]
  40bab4:	mov	x19, x0
  40bab8:	mov	w20, w1
  40babc:	bl	403c1c <clear@@Base+0xa9c>
  40bac0:	cbnz	w0, 40bae0 <clear@@Base+0x8960>
  40bac4:	bl	403e48 <clear@@Base+0xcc8>
  40bac8:	cmp	w0, #0xa
  40bacc:	b.eq	40bb08 <clear@@Base+0x8988>  // b.none
  40bad0:	cmn	w0, #0x1
  40bad4:	b.ne	40bac4 <clear@@Base+0x8944>  // b.any
  40bad8:	bl	4036a0 <clear@@Base+0x520>
  40badc:	mov	x19, x0
  40bae0:	adrp	x0, 436000 <PC+0x47d0>
  40bae4:	ldr	w0, [x0, #556]
  40bae8:	cbz	w0, 40baf4 <clear@@Base+0x8974>
  40baec:	mov	x0, x19
  40baf0:	bl	40b664 <clear@@Base+0x84e4>
  40baf4:	mov	w1, w20
  40baf8:	mov	x0, x19
  40bafc:	ldp	x19, x20, [sp, #16]
  40bb00:	ldp	x29, x30, [sp], #32
  40bb04:	b	40b6e8 <clear@@Base+0x8568>
  40bb08:	bl	403b14 <clear@@Base+0x994>
  40bb0c:	b	40bad8 <clear@@Base+0x8958>
  40bb10:	stp	x29, x30, [sp, #-16]!
  40bb14:	mov	x29, sp
  40bb18:	bl	403dfc <clear@@Base+0xc7c>
  40bb1c:	cbz	w0, 40bb34 <clear@@Base+0x89b4>
  40bb20:	ldp	x29, x30, [sp], #16
  40bb24:	mov	x1, #0x0                   	// #0
  40bb28:	adrp	x0, 417000 <winch@@Base+0x446c>
  40bb2c:	add	x0, x0, #0x9f9
  40bb30:	b	4104cc <error@@Base>
  40bb34:	bl	4036a0 <clear@@Base+0x520>
  40bb38:	cmp	x0, #0x0
  40bb3c:	b.le	40bb58 <clear@@Base+0x89d8>
  40bb40:	ldp	x29, x30, [sp], #16
  40bb44:	adrp	x1, 436000 <PC+0x47d0>
  40bb48:	sub	x0, x0, #0x1
  40bb4c:	ldr	w1, [x1, #360]
  40bb50:	sub	w1, w1, #0x1
  40bb54:	b	40baa8 <clear@@Base+0x8928>
  40bb58:	ldp	x29, x30, [sp], #16
  40bb5c:	ret
  40bb60:	stp	x29, x30, [sp, #-48]!
  40bb64:	mov	x29, sp
  40bb68:	stp	x19, x20, [sp, #16]
  40bb6c:	mov	w20, w0
  40bb70:	str	x21, [sp, #32]
  40bb74:	mov	x21, x1
  40bb78:	bl	403654 <clear@@Base+0x4d4>
  40bb7c:	cmn	x0, #0x1
  40bb80:	b.ne	40bb98 <clear@@Base+0x8a18>  // b.any
  40bb84:	adrp	x0, 417000 <winch@@Base+0x446c>
  40bb88:	add	x0, x0, #0xa17
  40bb8c:	mov	x1, #0x0                   	// #0
  40bb90:	bl	4105d0 <error@@Base+0x104>
  40bb94:	bl	403d7c <clear@@Base+0xbfc>
  40bb98:	bl	403654 <clear@@Base+0x4d4>
  40bb9c:	mov	x19, x0
  40bba0:	cmn	x0, #0x1
  40bba4:	b.ne	40bbc4 <clear@@Base+0x8a44>  // b.any
  40bba8:	ldp	x19, x20, [sp, #16]
  40bbac:	mov	x1, #0x0                   	// #0
  40bbb0:	ldr	x21, [sp, #32]
  40bbb4:	adrp	x0, 417000 <winch@@Base+0x446c>
  40bbb8:	ldp	x29, x30, [sp], #48
  40bbbc:	add	x0, x0, #0xa32
  40bbc0:	b	4104cc <error@@Base>
  40bbc4:	mov	x2, x21
  40bbc8:	mov	w1, w20
  40bbcc:	bl	41007c <clear@@Base+0xcefc>
  40bbd0:	cmp	x19, x0
  40bbd4:	b.gt	40bbdc <clear@@Base+0x8a5c>
  40bbd8:	sub	x0, x19, #0x1
  40bbdc:	adrp	x1, 436000 <PC+0x47d0>
  40bbe0:	ldp	x19, x20, [sp, #16]
  40bbe4:	ldr	x21, [sp, #32]
  40bbe8:	ldp	x29, x30, [sp], #48
  40bbec:	ldr	w1, [x1, #540]
  40bbf0:	b	40baa8 <clear@@Base+0x8928>
  40bbf4:	stp	x29, x30, [sp, #-16]!
  40bbf8:	mov	x29, sp
  40bbfc:	bl	403248 <clear@@Base+0xc8>
  40bc00:	mov	w1, w0
  40bc04:	tbz	w1, #0, 40bc48 <clear@@Base+0x8ac8>
  40bc08:	adrp	x0, 436000 <PC+0x47d0>
  40bc0c:	ldr	w0, [x0, #400]
  40bc10:	tbz	w1, #1, 40bc20 <clear@@Base+0x8aa0>
  40bc14:	adrp	x2, 436000 <PC+0x47d0>
  40bc18:	ldr	w2, [x2, #364]
  40bc1c:	add	w0, w0, w2
  40bc20:	tbz	w1, #2, 40bc30 <clear@@Base+0x8ab0>
  40bc24:	adrp	x2, 436000 <PC+0x47d0>
  40bc28:	ldr	w2, [x2, #368]
  40bc2c:	add	w0, w0, w2
  40bc30:	tbz	w1, #3, 40bc40 <clear@@Base+0x8ac0>
  40bc34:	adrp	x1, 436000 <PC+0x47d0>
  40bc38:	ldr	w1, [x1, #376]
  40bc3c:	add	w0, w0, w1
  40bc40:	ldp	x29, x30, [sp], #16
  40bc44:	ret
  40bc48:	and	w0, w0, #0x1
  40bc4c:	b	40bc10 <clear@@Base+0x8a90>
  40bc50:	stp	x29, x30, [sp, #-16]!
  40bc54:	mov	x29, sp
  40bc58:	bl	403248 <clear@@Base+0xc8>
  40bc5c:	mov	w1, w0
  40bc60:	tbz	w1, #0, 40bca4 <clear@@Base+0x8b24>
  40bc64:	adrp	x0, 436000 <PC+0x47d0>
  40bc68:	ldr	w0, [x0, #412]
  40bc6c:	tbz	w1, #1, 40bc7c <clear@@Base+0x8afc>
  40bc70:	adrp	x2, 436000 <PC+0x47d0>
  40bc74:	ldr	w2, [x2, #408]
  40bc78:	add	w0, w0, w2
  40bc7c:	tbz	w1, #2, 40bc8c <clear@@Base+0x8b0c>
  40bc80:	adrp	x2, 436000 <PC+0x47d0>
  40bc84:	ldr	w2, [x2, #396]
  40bc88:	add	w0, w0, w2
  40bc8c:	tbz	w1, #3, 40bc9c <clear@@Base+0x8b1c>
  40bc90:	adrp	x1, 436000 <PC+0x47d0>
  40bc94:	ldr	w1, [x1, #348]
  40bc98:	add	w0, w0, w1
  40bc9c:	ldp	x29, x30, [sp], #16
  40bca0:	ret
  40bca4:	and	w0, w0, #0x1
  40bca8:	b	40bc6c <clear@@Base+0x8aec>
  40bcac:	stp	x29, x30, [sp, #-80]!
  40bcb0:	mov	x1, #0x1                   	// #1
  40bcb4:	mov	x29, sp
  40bcb8:	stp	x23, x24, [sp, #48]
  40bcbc:	adrp	x23, 432000 <PC+0x7d0>
  40bcc0:	stp	x21, x22, [sp, #32]
  40bcc4:	ldr	w21, [x23, #2088]
  40bcc8:	stp	x19, x20, [sp, #16]
  40bccc:	lsl	w24, w21, #1
  40bcd0:	stp	x25, x26, [sp, #64]
  40bcd4:	sxtw	x20, w24
  40bcd8:	mov	x0, x20
  40bcdc:	bl	4019e0 <calloc@plt>
  40bce0:	mov	x1, #0x1                   	// #1
  40bce4:	mov	x19, x0
  40bce8:	mov	x0, x20
  40bcec:	bl	4019e0 <calloc@plt>
  40bcf0:	cmp	x19, #0x0
  40bcf4:	mov	x20, x0
  40bcf8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40bcfc:	b.ne	40bd1c <clear@@Base+0x8b9c>  // b.any
  40bd00:	cbz	x0, 40bd08 <clear@@Base+0x8b88>
  40bd04:	bl	401a90 <free@plt>
  40bd08:	cbz	x19, 40bd14 <clear@@Base+0x8b94>
  40bd0c:	mov	x0, x19
  40bd10:	bl	401a90 <free@plt>
  40bd14:	mov	w0, #0x1                   	// #1
  40bd18:	b	40bd68 <clear@@Base+0x8be8>
  40bd1c:	add	x22, x23, #0x828
  40bd20:	sxtw	x21, w21
  40bd24:	mov	x2, x21
  40bd28:	mov	x0, x19
  40bd2c:	ldr	x25, [x22, #8]
  40bd30:	mov	x1, x25
  40bd34:	bl	4017a0 <memcpy@plt>
  40bd38:	ldr	x26, [x22, #16]
  40bd3c:	mov	x2, x21
  40bd40:	mov	x0, x20
  40bd44:	mov	x1, x26
  40bd48:	bl	4017a0 <memcpy@plt>
  40bd4c:	mov	x0, x26
  40bd50:	bl	401a90 <free@plt>
  40bd54:	mov	x0, x25
  40bd58:	bl	401a90 <free@plt>
  40bd5c:	mov	w0, #0x0                   	// #0
  40bd60:	str	w24, [x23, #2088]
  40bd64:	stp	x19, x20, [x22, #8]
  40bd68:	ldp	x19, x20, [sp, #16]
  40bd6c:	ldp	x21, x22, [sp, #32]
  40bd70:	ldp	x23, x24, [sp, #48]
  40bd74:	ldp	x25, x26, [sp, #64]
  40bd78:	ldp	x29, x30, [sp], #80
  40bd7c:	ret
  40bd80:	stp	x29, x30, [sp, #-48]!
  40bd84:	cmp	x0, #0x8
  40bd88:	mov	x29, sp
  40bd8c:	stp	x19, x20, [sp, #16]
  40bd90:	mov	x20, x2
  40bd94:	str	x21, [sp, #32]
  40bd98:	mov	w21, w1
  40bd9c:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40bda0:	ldr	w1, [x1, #3792]
  40bda4:	b.ne	40bdd8 <clear@@Base+0x8c58>  // b.any
  40bda8:	cbnz	w1, 40bdc4 <clear@@Base+0x8c44>
  40bdac:	mov	w19, #0xffffffff            	// #-1
  40bdb0:	mov	w0, w19
  40bdb4:	ldp	x19, x20, [sp, #16]
  40bdb8:	ldr	x21, [sp, #32]
  40bdbc:	ldp	x29, x30, [sp], #48
  40bdc0:	ret
  40bdc4:	mov	x0, x2
  40bdc8:	bl	404da4 <clear@@Base+0x1c24>
  40bdcc:	cbz	w0, 40bdac <clear@@Base+0x8c2c>
  40bdd0:	mov	w19, #0xfffffffe            	// #-2
  40bdd4:	b	40bdb0 <clear@@Base+0x8c30>
  40bdd8:	mov	x19, x0
  40bddc:	cbz	w1, 40bde8 <clear@@Base+0x8c68>
  40bde0:	cmp	x0, #0x7f
  40bde4:	b.hi	40be78 <clear@@Base+0x8cf8>  // b.pmore
  40bde8:	and	x0, x19, #0xff
  40bdec:	bl	4046e0 <clear@@Base+0x1560>
  40bdf0:	cbnz	w0, 40be70 <clear@@Base+0x8cf0>
  40bdf4:	adrp	x20, 432000 <PC+0x7d0>
  40bdf8:	add	x20, x20, #0x828
  40bdfc:	mov	x0, x19
  40be00:	bl	404da4 <clear@@Base+0x1c24>
  40be04:	cmp	w0, #0x0
  40be08:	ldr	w0, [x20, #24]
  40be0c:	cset	w19, ne  // ne = any
  40be10:	add	w19, w19, #0x1
  40be14:	cmp	w0, #0x0
  40be18:	b.le	40be4c <clear@@Base+0x8ccc>
  40be1c:	ldr	x1, [x20, #16]
  40be20:	add	x0, x1, w0, sxtw
  40be24:	mov	w1, w21
  40be28:	ldurb	w0, [x0, #-1]
  40be2c:	bl	403390 <clear@@Base+0x210>
  40be30:	cbnz	w0, 40be4c <clear@@Base+0x8ccc>
  40be34:	ldr	x0, [x20, #16]
  40be38:	ldrsw	x1, [x20, #24]
  40be3c:	add	x0, x0, x1
  40be40:	ldurb	w0, [x0, #-1]
  40be44:	bl	40bbf4 <clear@@Base+0x8a74>
  40be48:	add	w19, w19, w0
  40be4c:	mov	w0, w21
  40be50:	bl	403248 <clear@@Base+0xc8>
  40be54:	cbz	w0, 40bdb0 <clear@@Base+0x8c30>
  40be58:	ldr	w0, [x20, #24]
  40be5c:	cbnz	w0, 40be90 <clear@@Base+0x8d10>
  40be60:	mov	w0, w21
  40be64:	bl	40bc50 <clear@@Base+0x8ad0>
  40be68:	add	w19, w19, w0
  40be6c:	b	40bdb0 <clear@@Base+0x8c30>
  40be70:	mov	w19, #0x0                   	// #0
  40be74:	b	40bdb0 <clear@@Base+0x8c30>
  40be78:	bl	404c00 <clear@@Base+0x1a80>
  40be7c:	cbnz	w0, 40be70 <clear@@Base+0x8cf0>
  40be80:	mov	x1, x19
  40be84:	mov	x0, x20
  40be88:	bl	404db4 <clear@@Base+0x1c34>
  40be8c:	b	40bdf0 <clear@@Base+0x8c70>
  40be90:	ldr	x1, [x20, #16]
  40be94:	add	x0, x1, w0, sxtw
  40be98:	mov	w1, w21
  40be9c:	ldurb	w0, [x0, #-1]
  40bea0:	bl	403390 <clear@@Base+0x210>
  40bea4:	cbz	w0, 40be60 <clear@@Base+0x8ce0>
  40bea8:	b	40bdb0 <clear@@Base+0x8c30>
  40beac:	adrp	x3, 432000 <PC+0x7d0>
  40beb0:	add	x3, x3, #0x828
  40beb4:	ldr	w4, [x3, #24]
  40beb8:	add	w5, w4, #0x1
  40bebc:	str	w5, [x3, #24]
  40bec0:	ldr	x5, [x3, #8]
  40bec4:	sxtw	x4, w4
  40bec8:	strb	w0, [x5, x4]
  40becc:	ldr	x0, [x3, #16]
  40bed0:	strb	w1, [x0, x4]
  40bed4:	ldr	w0, [x3, #28]
  40bed8:	add	w0, w0, w2
  40bedc:	str	w0, [x3, #28]
  40bee0:	ret
  40bee4:	adrp	x0, 436000 <PC+0x47d0>
  40bee8:	ldr	w0, [x0, #576]
  40beec:	cmp	w0, #0x2
  40bef0:	b.ne	40bf3c <clear@@Base+0x8dbc>  // b.any
  40bef4:	stp	x29, x30, [sp, #-16]!
  40bef8:	adrp	x0, 432000 <PC+0x7d0>
  40befc:	mov	w1, #0x6d                  	// #109
  40bf00:	mov	x29, sp
  40bf04:	ldr	x0, [x0, #2120]
  40bf08:	bl	401aa0 <strchr@plt>
  40bf0c:	cbz	x0, 40bf20 <clear@@Base+0x8da0>
  40bf10:	adrp	x6, 417000 <winch@@Base+0x446c>
  40bf14:	add	x6, x6, #0xa4c
  40bf18:	ldrb	w0, [x6]
  40bf1c:	cbnz	w0, 40bf28 <clear@@Base+0x8da8>
  40bf20:	ldp	x29, x30, [sp], #16
  40bf24:	ret
  40bf28:	mov	w2, #0x0                   	// #0
  40bf2c:	mov	w1, #0x10                  	// #16
  40bf30:	bl	40beac <clear@@Base+0x8d2c>
  40bf34:	add	x6, x6, #0x1
  40bf38:	b	40bf18 <clear@@Base+0x8d98>
  40bf3c:	ret
  40bf40:	stp	x29, x30, [sp, #-32]!
  40bf44:	adrp	x0, 417000 <winch@@Base+0x446c>
  40bf48:	add	x0, x0, #0xa50
  40bf4c:	mov	x29, sp
  40bf50:	stp	x19, x20, [sp, #16]
  40bf54:	adrp	x20, 432000 <PC+0x7d0>
  40bf58:	add	x19, x20, #0x828
  40bf5c:	bl	40874c <clear@@Base+0x55cc>
  40bf60:	str	x0, [x19, #32]
  40bf64:	bl	4087c4 <clear@@Base+0x5644>
  40bf68:	cbz	w0, 40bf78 <clear@@Base+0x8df8>
  40bf6c:	adrp	x0, 417000 <winch@@Base+0x446c>
  40bf70:	add	x0, x0, #0xa4e
  40bf74:	str	x0, [x19, #32]
  40bf78:	adrp	x0, 417000 <winch@@Base+0x446c>
  40bf7c:	add	x0, x0, #0xa61
  40bf80:	bl	40874c <clear@@Base+0x55cc>
  40bf84:	str	x0, [x19, #40]
  40bf88:	bl	4087c4 <clear@@Base+0x5644>
  40bf8c:	cbz	w0, 40bf9c <clear@@Base+0x8e1c>
  40bf90:	adrp	x0, 417000 <winch@@Base+0x446c>
  40bf94:	add	x0, x0, #0xa72
  40bf98:	str	x0, [x19, #40]
  40bf9c:	mov	w1, #0x1                   	// #1
  40bfa0:	mov	w0, #0x400                 	// #1024
  40bfa4:	bl	402180 <setlocale@plt+0x560>
  40bfa8:	str	x0, [x19, #8]
  40bfac:	mov	w1, #0x1                   	// #1
  40bfb0:	mov	w0, #0x400                 	// #1024
  40bfb4:	bl	402180 <setlocale@plt+0x560>
  40bfb8:	str	x0, [x19, #16]
  40bfbc:	mov	w0, #0x400                 	// #1024
  40bfc0:	str	w0, [x20, #2088]
  40bfc4:	ldp	x19, x20, [sp, #16]
  40bfc8:	ldp	x29, x30, [sp], #32
  40bfcc:	ret
  40bfd0:	cmp	x0, #0x7f
  40bfd4:	cset	w0, ls  // ls = plast
  40bfd8:	ret
  40bfdc:	adrp	x1, 436000 <PC+0x47d0>
  40bfe0:	adrp	x0, 432000 <PC+0x7d0>
  40bfe4:	add	x0, x0, #0x828
  40bfe8:	ldr	w1, [x1, #504]
  40bfec:	cmp	w1, #0x0
  40bff0:	mov	w1, #0x2                   	// #2
  40bff4:	csel	w1, w1, wzr, ne  // ne = any
  40bff8:	stp	wzr, wzr, [x0, #24]
  40bffc:	stp	wzr, wzr, [x0, #48]
  40c000:	stp	wzr, wzr, [x0, #56]
  40c004:	stp	wzr, wzr, [x0, #64]
  40c008:	str	wzr, [x0, #72]
  40c00c:	str	xzr, [x0, #80]
  40c010:	str	w1, [x0, #88]
  40c014:	ret
  40c018:	stp	x29, x30, [sp, #-80]!
  40c01c:	adrp	x1, 436000 <PC+0x47d0>
  40c020:	mov	x29, sp
  40c024:	ldr	w2, [x1, #484]
  40c028:	stp	x19, x20, [sp, #16]
  40c02c:	mov	x19, x0
  40c030:	cmp	w2, #0x2
  40c034:	str	x21, [sp, #32]
  40c038:	mov	x21, x1
  40c03c:	b.ne	40c168 <clear@@Base+0x8fe8>  // b.any
  40c040:	bl	40d798 <clear@@Base+0xa618>
  40c044:	mov	x20, x0
  40c048:	adrp	x0, 436000 <PC+0x47d0>
  40c04c:	ldr	w0, [x0, #504]
  40c050:	cbz	w0, 40c0ac <clear@@Base+0x8f2c>
  40c054:	mov	x0, x19
  40c058:	bl	40e360 <clear@@Base+0xb1e0>
  40c05c:	ands	w0, w0, #0xff
  40c060:	b.ne	40c170 <clear@@Base+0x8ff0>  // b.any
  40c064:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  40c068:	ldr	x0, [x0, #616]
  40c06c:	cmn	x0, #0x1
  40c070:	b.eq	40c178 <clear@@Base+0x8ff8>  // b.none
  40c074:	cmp	x0, x19
  40c078:	b.gt	40c178 <clear@@Base+0x8ff8>
  40c07c:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  40c080:	ldr	x1, [x0, #608]
  40c084:	mov	w0, #0x20                  	// #32
  40c088:	cmp	x1, x19
  40c08c:	mov	w1, #0x40                  	// #64
  40c090:	csel	w1, wzr, w1, lt  // lt = tstop
  40c094:	mov	w2, #0x1                   	// #1
  40c098:	bl	40beac <clear@@Base+0x8d2c>
  40c09c:	mov	w2, #0x1                   	// #1
  40c0a0:	mov	w1, #0x0                   	// #0
  40c0a4:	mov	w0, #0x20                  	// #32
  40c0a8:	bl	40beac <clear@@Base+0x8d2c>
  40c0ac:	ldr	w0, [x21, #484]
  40c0b0:	cmp	w0, #0x2
  40c0b4:	b.ne	40c140 <clear@@Base+0x8fc0>  // b.any
  40c0b8:	add	x19, sp, #0x38
  40c0bc:	mov	x0, x20
  40c0c0:	mov	x1, x19
  40c0c4:	bl	4102cc <clear@@Base+0xd14c>
  40c0c8:	mov	x0, x19
  40c0cc:	bl	4017b0 <strlen@plt>
  40c0d0:	mov	x7, x0
  40c0d4:	mov	w9, w0
  40c0d8:	cmp	x0, #0x6
  40c0dc:	b.hi	40c184 <clear@@Base+0x9004>  // b.pmore
  40c0e0:	mov	w1, #0x7                   	// #7
  40c0e4:	sub	w6, w1, w0
  40c0e8:	mov	w8, #0x0                   	// #0
  40c0ec:	mov	w2, #0x1                   	// #1
  40c0f0:	mov	w1, #0x0                   	// #0
  40c0f4:	mov	w0, #0x20                  	// #32
  40c0f8:	bl	40beac <clear@@Base+0x8d2c>
  40c0fc:	add	w8, w8, #0x1
  40c100:	cmp	w6, w8
  40c104:	b.ne	40c0ec <clear@@Base+0x8f6c>  // b.any
  40c108:	mov	x8, #0x0                   	// #0
  40c10c:	cmp	w9, w8
  40c110:	mov	w2, #0x1                   	// #1
  40c114:	b.gt	40c18c <clear@@Base+0x900c>
  40c118:	mov	w1, #0x0                   	// #0
  40c11c:	mov	w0, #0x20                  	// #32
  40c120:	bl	40beac <clear@@Base+0x8d2c>
  40c124:	add	w6, w6, w7
  40c128:	adrp	x0, 432000 <PC+0x7d0>
  40c12c:	add	x0, x0, #0x828
  40c130:	add	w6, w6, #0x1
  40c134:	ldr	w1, [x0, #88]
  40c138:	add	w6, w6, w1
  40c13c:	str	w6, [x0, #88]
  40c140:	adrp	x6, 432000 <PC+0x7d0>
  40c144:	add	x6, x6, #0x828
  40c148:	ldr	w1, [x6, #28]
  40c14c:	ldr	w0, [x6, #88]
  40c150:	cmp	w1, w0
  40c154:	b.lt	40c1a0 <clear@@Base+0x9020>  // b.tstop
  40c158:	ldp	x19, x20, [sp, #16]
  40c15c:	ldr	x21, [sp, #32]
  40c160:	ldp	x29, x30, [sp], #80
  40c164:	ret
  40c168:	mov	x20, #0x0                   	// #0
  40c16c:	b	40c048 <clear@@Base+0x8ec8>
  40c170:	mov	w1, #0x40                  	// #64
  40c174:	b	40c094 <clear@@Base+0x8f14>
  40c178:	mov	w0, #0x20                  	// #32
  40c17c:	mov	w1, #0x0                   	// #0
  40c180:	b	40c094 <clear@@Base+0x8f14>
  40c184:	mov	w6, #0x0                   	// #0
  40c188:	b	40c108 <clear@@Base+0x8f88>
  40c18c:	ldrb	w0, [x19, x8]
  40c190:	mov	w1, #0x2                   	// #2
  40c194:	bl	40beac <clear@@Base+0x8d2c>
  40c198:	add	x8, x8, #0x1
  40c19c:	b	40c10c <clear@@Base+0x8f8c>
  40c1a0:	mov	w2, #0x1                   	// #1
  40c1a4:	mov	w1, #0x0                   	// #0
  40c1a8:	mov	w0, #0x20                  	// #32
  40c1ac:	bl	40beac <clear@@Base+0x8d2c>
  40c1b0:	b	40c148 <clear@@Base+0x8fc8>
  40c1b4:	cmp	x0, #0x7f
  40c1b8:	b.hi	40c1e4 <clear@@Base+0x9064>  // b.pmore
  40c1bc:	stp	x29, x30, [sp, #-16]!
  40c1c0:	mov	x1, x0
  40c1c4:	adrp	x0, 432000 <PC+0x7d0>
  40c1c8:	mov	x29, sp
  40c1cc:	ldr	x0, [x0, #2120]
  40c1d0:	bl	401aa0 <strchr@plt>
  40c1d4:	cmp	x0, #0x0
  40c1d8:	cset	w0, ne  // ne = any
  40c1dc:	ldp	x29, x30, [sp], #16
  40c1e0:	ret
  40c1e4:	mov	w0, #0x0                   	// #0
  40c1e8:	ret
  40c1ec:	cmp	x0, #0x7f
  40c1f0:	b.hi	40c230 <clear@@Base+0x90b0>  // b.pmore
  40c1f4:	stp	x29, x30, [sp, #-32]!
  40c1f8:	mov	x29, sp
  40c1fc:	str	x19, [sp, #16]
  40c200:	mov	x19, x0
  40c204:	bl	40c1b4 <clear@@Base+0x9034>
  40c208:	cbnz	w0, 40c238 <clear@@Base+0x90b8>
  40c20c:	adrp	x0, 432000 <PC+0x7d0>
  40c210:	mov	w1, w19
  40c214:	ldr	x0, [x0, #2128]
  40c218:	bl	401aa0 <strchr@plt>
  40c21c:	cmp	x0, #0x0
  40c220:	cset	w0, ne  // ne = any
  40c224:	ldr	x19, [sp, #16]
  40c228:	ldp	x29, x30, [sp], #32
  40c22c:	ret
  40c230:	mov	w0, #0x0                   	// #0
  40c234:	ret
  40c238:	mov	w0, #0x0                   	// #0
  40c23c:	b	40c224 <clear@@Base+0x90a4>
  40c240:	stp	x29, x30, [sp, #-128]!
  40c244:	adrp	x2, 432000 <PC+0x7d0>
  40c248:	mov	x4, #0x0                   	// #0
  40c24c:	mov	x29, sp
  40c250:	stp	x27, x28, [sp, #80]
  40c254:	add	x27, x2, #0x828
  40c258:	stp	x21, x22, [sp, #32]
  40c25c:	mov	w21, #0x0                   	// #0
  40c260:	ldp	w1, w22, [x27, #24]
  40c264:	stp	x19, x20, [sp, #16]
  40c268:	ldr	w20, [x27, #88]
  40c26c:	stp	x23, x24, [sp, #48]
  40c270:	sub	w22, w22, w20
  40c274:	sub	w1, w1, w20
  40c278:	mov	w19, w20
  40c27c:	cmp	w22, w1
  40c280:	stp	x25, x26, [sp, #64]
  40c284:	csel	w22, w22, w1, le
  40c288:	cmp	w22, w0
  40c28c:	csel	w0, w22, w0, le
  40c290:	str	w0, [sp, #100]
  40c294:	adrp	x0, 436000 <PC+0x47d0>
  40c298:	add	x0, x0, #0x240
  40c29c:	str	x0, [sp, #112]
  40c2a0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40c2a4:	add	x0, x0, #0xed0
  40c2a8:	str	x0, [sp, #104]
  40c2ac:	ldr	w0, [sp, #100]
  40c2b0:	ldr	w22, [x27, #24]
  40c2b4:	cmp	w21, w0
  40c2b8:	b.gt	40c594 <clear@@Base+0x9414>
  40c2bc:	cmp	w19, w22
  40c2c0:	b.lt	40c2f8 <clear@@Base+0x9178>  // b.tstop
  40c2c4:	ldr	w0, [x27, #28]
  40c2c8:	ldp	x23, x24, [sp, #48]
  40c2cc:	sub	w0, w0, w21
  40c2d0:	stp	w20, w0, [x27, #24]
  40c2d4:	ldr	w0, [x27, #56]
  40c2d8:	ldp	x19, x20, [sp, #16]
  40c2dc:	add	w21, w0, w21
  40c2e0:	str	w21, [x27, #56]
  40c2e4:	ldp	x21, x22, [sp, #32]
  40c2e8:	ldp	x25, x26, [sp, #64]
  40c2ec:	ldp	x27, x28, [sp, #80]
  40c2f0:	ldp	x29, x30, [sp], #128
  40c2f4:	ret
  40c2f8:	ldr	x1, [sp, #112]
  40c2fc:	sxtw	x25, w19
  40c300:	ldr	x26, [x27, #8]
  40c304:	ldr	w3, [x1]
  40c308:	ldrb	w0, [x26, w19, sxtw]
  40c30c:	cmp	w3, #0x2
  40c310:	b.ne	40c394 <clear@@Base+0x9214>  // b.any
  40c314:	and	w3, w0, #0x7f
  40c318:	cmp	w3, #0x1b
  40c31c:	b.ne	40c394 <clear@@Base+0x9214>  // b.any
  40c320:	sxtw	x3, w20
  40c324:	add	w19, w19, #0x1
  40c328:	ldr	x28, [x27, #16]
  40c32c:	add	w20, w20, #0x1
  40c330:	strb	w0, [x26, x3]
  40c334:	sxtw	x19, w19
  40c338:	sxtw	x24, w20
  40c33c:	ldrb	w0, [x28, x25]
  40c340:	strb	w0, [x28, x3]
  40c344:	mov	w23, w19
  40c348:	mov	w20, w24
  40c34c:	cmp	w22, w19
  40c350:	b.le	40c38c <clear@@Base+0x920c>
  40c354:	ldrb	w0, [x26, x19]
  40c358:	cbz	w0, 40c38c <clear@@Base+0x920c>
  40c35c:	strb	w0, [x26, x24]
  40c360:	add	w20, w20, #0x1
  40c364:	str	x4, [sp, #120]
  40c368:	add	w23, w23, #0x1
  40c36c:	ldrb	w0, [x28, x19]
  40c370:	strb	w0, [x28, x24]
  40c374:	add	x24, x24, #0x1
  40c378:	ldrb	w0, [x26, x19]
  40c37c:	add	x19, x19, #0x1
  40c380:	bl	40c1ec <clear@@Base+0x906c>
  40c384:	ldr	x4, [sp, #120]
  40c388:	cbnz	w0, 40c344 <clear@@Base+0x91c4>
  40c38c:	mov	w19, w23
  40c390:	b	40c2ac <clear@@Base+0x912c>
  40c394:	tbz	w0, #7, 40c4d4 <clear@@Base+0x9354>
  40c398:	ldr	x1, [sp, #104]
  40c39c:	ldr	w1, [x1]
  40c3a0:	cbz	w1, 40c50c <clear@@Base+0x938c>
  40c3a4:	str	x4, [sp, #120]
  40c3a8:	bl	4047a4 <clear@@Base+0x1624>
  40c3ac:	add	w23, w19, w0
  40c3b0:	mov	w28, w0
  40c3b4:	ldr	w0, [x27, #24]
  40c3b8:	cmp	w23, w0
  40c3bc:	b.gt	40c594 <clear@@Base+0x9414>
  40c3c0:	ldr	x0, [x27, #8]
  40c3c4:	add	x0, x0, x25
  40c3c8:	bl	404908 <clear@@Base+0x1788>
  40c3cc:	mov	x24, x0
  40c3d0:	bl	404c00 <clear@@Base+0x1a80>
  40c3d4:	mov	w22, w0
  40c3d8:	ldr	w0, [sp, #100]
  40c3dc:	ldr	x4, [sp, #120]
  40c3e0:	sub	w26, w0, w21
  40c3e4:	cbnz	w22, 40c54c <clear@@Base+0x93cc>
  40c3e8:	mov	x1, x24
  40c3ec:	mov	x0, x4
  40c3f0:	bl	404db4 <clear@@Base+0x1c34>
  40c3f4:	cbnz	w0, 40c408 <clear@@Base+0x9288>
  40c3f8:	mov	x0, x24
  40c3fc:	bl	404da4 <clear@@Base+0x1c24>
  40c400:	cbnz	w0, 40c5a8 <clear@@Base+0x9428>
  40c404:	mov	w22, #0x1                   	// #1
  40c408:	cmp	w20, #0x0
  40c40c:	ldr	x0, [x27, #16]
  40c410:	b.le	40c554 <clear@@Base+0x93d4>
  40c414:	add	x1, x0, w20, sxtw
  40c418:	ldurb	w26, [x1, #-1]
  40c41c:	ldr	w1, [x27, #24]
  40c420:	add	w23, w19, w28
  40c424:	cmp	w23, w1
  40c428:	b.ge	40c55c <clear@@Base+0x93dc>  // b.tcont
  40c42c:	ldrb	w28, [x0, w23, sxtw]
  40c430:	ldrb	w0, [x0, x25]
  40c434:	mov	w1, w26
  40c438:	bl	403390 <clear@@Base+0x210>
  40c43c:	cbnz	w0, 40c4b4 <clear@@Base+0x9334>
  40c440:	ldr	x0, [x27, #16]
  40c444:	mov	w1, w28
  40c448:	ldrb	w0, [x0, x25]
  40c44c:	bl	403390 <clear@@Base+0x210>
  40c450:	cbnz	w0, 40c4b4 <clear@@Base+0x9334>
  40c454:	ldr	x0, [x27, #16]
  40c458:	ldrb	w0, [x0, x25]
  40c45c:	bl	40bc50 <clear@@Base+0x8ad0>
  40c460:	add	w22, w22, w0
  40c464:	ldr	w0, [x27, #24]
  40c468:	cmp	w23, w0
  40c46c:	b.ge	40c480 <clear@@Base+0x9300>  // b.tcont
  40c470:	ldr	x0, [x27, #16]
  40c474:	ldrb	w0, [x0, x25]
  40c478:	bl	40bbf4 <clear@@Base+0x8a74>
  40c47c:	add	w22, w22, w0
  40c480:	mov	w1, w28
  40c484:	mov	w0, w26
  40c488:	bl	403390 <clear@@Base+0x210>
  40c48c:	cbz	w0, 40c4b4 <clear@@Base+0x9334>
  40c490:	mov	w0, w26
  40c494:	bl	40bbf4 <clear@@Base+0x8a74>
  40c498:	add	w22, w22, w0
  40c49c:	ldr	w0, [x27, #24]
  40c4a0:	cmp	w23, w0
  40c4a4:	b.ge	40c4b4 <clear@@Base+0x9334>  // b.tcont
  40c4a8:	mov	w0, w28
  40c4ac:	bl	40bc50 <clear@@Base+0x8ad0>
  40c4b0:	add	w22, w22, w0
  40c4b4:	ldr	w0, [sp, #100]
  40c4b8:	sub	w0, w0, w21
  40c4bc:	cmp	w0, w22
  40c4c0:	b.lt	40c594 <clear@@Base+0x9414>  // b.tstop
  40c4c4:	adds	w21, w21, w22
  40c4c8:	mov	x4, x24
  40c4cc:	csel	w21, w21, wzr, pl  // pl = nfrst
  40c4d0:	b	40c38c <clear@@Base+0x920c>
  40c4d4:	cmp	w0, #0x8
  40c4d8:	b.ne	40c50c <clear@@Base+0x938c>  // b.any
  40c4dc:	ldr	x0, [sp, #104]
  40c4e0:	ldr	w0, [x0]
  40c4e4:	cbnz	w0, 40c4f8 <clear@@Base+0x9378>
  40c4e8:	mov	w22, #0xffffffff            	// #-1
  40c4ec:	mov	w28, #0x1                   	// #1
  40c4f0:	mov	x24, #0x0                   	// #0
  40c4f4:	b	40c408 <clear@@Base+0x9288>
  40c4f8:	mov	x0, x4
  40c4fc:	bl	404da4 <clear@@Base+0x1c24>
  40c500:	cbz	w0, 40c4e8 <clear@@Base+0x9368>
  40c504:	mov	w22, #0xfffffffe            	// #-2
  40c508:	b	40c4ec <clear@@Base+0x936c>
  40c50c:	and	x0, x0, #0xff
  40c510:	bl	4046e0 <clear@@Base+0x1560>
  40c514:	cmp	w0, #0x0
  40c518:	cset	w22, eq  // eq = none
  40c51c:	b	40c4ec <clear@@Base+0x936c>
  40c520:	ldr	x1, [x27, #16]
  40c524:	sxtw	x0, w20
  40c528:	add	w21, w21, #0x1
  40c52c:	add	w20, w20, #0x1
  40c530:	mov	x4, #0x20                  	// #32
  40c534:	ldrb	w3, [x1, x25]
  40c538:	strb	w3, [x1, x0]
  40c53c:	ldr	x1, [x27, #8]
  40c540:	mov	w3, #0x20                  	// #32
  40c544:	strb	w3, [x1, x0]
  40c548:	b	40c38c <clear@@Base+0x920c>
  40c54c:	mov	w22, #0x0                   	// #0
  40c550:	b	40c408 <clear@@Base+0x9288>
  40c554:	mov	w26, #0x0                   	// #0
  40c558:	b	40c41c <clear@@Base+0x929c>
  40c55c:	mov	w28, w26
  40c560:	b	40c430 <clear@@Base+0x92b0>
  40c564:	ldrb	w6, [x4, x0]
  40c568:	strb	w6, [x4, x1]
  40c56c:	ldrb	w6, [x5, x0]
  40c570:	add	x0, x0, #0x1
  40c574:	strb	w6, [x5, x1]
  40c578:	add	x1, x1, #0x1
  40c57c:	cmp	w3, w0
  40c580:	b.gt	40c564 <clear@@Base+0x93e4>
  40c584:	subs	w0, w3, w19
  40c588:	csel	w0, w0, wzr, ge  // ge = tcont
  40c58c:	add	w20, w20, w0
  40c590:	b	40c2c4 <clear@@Base+0x9144>
  40c594:	ldr	w3, [x27, #24]
  40c598:	sxtw	x1, w20
  40c59c:	sxtw	x0, w19
  40c5a0:	ldp	x4, x5, [x27, #8]
  40c5a4:	b	40c57c <clear@@Base+0x93fc>
  40c5a8:	cmp	w26, #0x1
  40c5ac:	b.eq	40c520 <clear@@Base+0x93a0>  // b.none
  40c5b0:	mov	w22, #0x2                   	// #2
  40c5b4:	b	40c408 <clear@@Base+0x9288>
  40c5b8:	adrp	x0, 432000 <PC+0x7d0>
  40c5bc:	ldr	w0, [x0, #2116]
  40c5c0:	b	40c240 <clear@@Base+0x90c0>
  40c5c4:	stp	x29, x30, [sp, #-96]!
  40c5c8:	mov	x29, sp
  40c5cc:	stp	x19, x20, [sp, #16]
  40c5d0:	mov	w20, w1
  40c5d4:	stp	x21, x22, [sp, #32]
  40c5d8:	mov	x22, x0
  40c5dc:	mov	x21, x3
  40c5e0:	stp	x23, x24, [sp, #48]
  40c5e4:	ands	w0, w1, #0x3
  40c5e8:	mov	x23, x2
  40c5ec:	str	x25, [sp, #64]
  40c5f0:	adrp	x25, 432000 <PC+0x7d0>
  40c5f4:	add	x19, x25, #0x828
  40c5f8:	b.eq	40c600 <clear@@Base+0x9480>  // b.none
  40c5fc:	str	w0, [x19, #64]
  40c600:	add	x3, sp, #0x58
  40c604:	add	x1, x21, #0x1
  40c608:	mov	x0, x21
  40c60c:	mov	w2, #0x0                   	// #0
  40c610:	bl	41237c <error@@Base+0x1eb0>
  40c614:	cbz	w0, 40c640 <clear@@Base+0x94c0>
  40c618:	cmp	w20, #0x10
  40c61c:	b.eq	40c640 <clear@@Base+0x94c0>  // b.none
  40c620:	adrp	x0, 436000 <PC+0x47d0>
  40c624:	ldr	x1, [x0, #456]
  40c628:	cmn	x1, #0x1
  40c62c:	b.eq	40c63c <clear@@Base+0x94bc>  // b.none
  40c630:	cmp	x1, x21
  40c634:	b.ge	40c63c <clear@@Base+0x94bc>  // b.tcont
  40c638:	str	x21, [x0, #456]
  40c63c:	orr	w20, w20, #0x40
  40c640:	adrp	x24, 436000 <PC+0x47d0>
  40c644:	ldr	w0, [x24, #576]
  40c648:	cmp	w0, #0x2
  40c64c:	b.eq	40c6e8 <clear@@Base+0x9568>  // b.none
  40c650:	ldr	x2, [x19, #8]
  40c654:	mov	w1, #0xffffffff            	// #-1
  40c658:	ldrsw	x0, [x19, #24]
  40c65c:	add	x0, x2, x0
  40c660:	str	x0, [sp, #88]
  40c664:	add	x0, sp, #0x58
  40c668:	bl	404b48 <clear@@Base+0x19c8>
  40c66c:	mov	w1, w20
  40c670:	mov	x2, x0
  40c674:	mov	x0, x22
  40c678:	bl	40bd80 <clear@@Base+0x8c00>
  40c67c:	mov	w21, w0
  40c680:	ldr	w0, [x24, #576]
  40c684:	cmp	w0, #0x1
  40c688:	b.ne	40c748 <clear@@Base+0x95c8>  // b.any
  40c68c:	cbnz	x23, 40c7e4 <clear@@Base+0x9664>
  40c690:	add	x23, sp, #0x58
  40c694:	strb	w22, [sp, #88]
  40c698:	mov	w22, #0x1                   	// #1
  40c69c:	ldr	w0, [x25, #2088]
  40c6a0:	ldr	w24, [x19, #24]
  40c6a4:	sub	w0, w0, #0x6
  40c6a8:	add	w1, w24, w22
  40c6ac:	cmp	w1, w0
  40c6b0:	b.ge	40c7f4 <clear@@Base+0x9674>  // b.tcont
  40c6b4:	ldr	w0, [x19, #28]
  40c6b8:	ldr	w1, [x19, #52]
  40c6bc:	cmp	w0, w1
  40c6c0:	b.gt	40c800 <clear@@Base+0x9680>
  40c6c4:	mov	x6, #0x0                   	// #0
  40c6c8:	sub	w0, w22, w6
  40c6cc:	cmp	w0, #0x0
  40c6d0:	b.gt	40c810 <clear@@Base+0x9690>
  40c6d4:	ldr	w0, [x19, #28]
  40c6d8:	mov	w20, #0x0                   	// #0
  40c6dc:	add	w21, w0, w21
  40c6e0:	str	w21, [x19, #28]
  40c6e4:	b	40c7c8 <clear@@Base+0x9648>
  40c6e8:	ldr	x0, [x19, #8]
  40c6ec:	ldrsw	x1, [x19, #24]
  40c6f0:	add	x0, x0, x1
  40c6f4:	str	x0, [sp, #88]
  40c6f8:	ldr	x2, [x19, #8]
  40c6fc:	ldr	x0, [sp, #88]
  40c700:	cmp	x2, x0
  40c704:	b.cs	40c728 <clear@@Base+0x95a8>  // b.hs, b.nlast
  40c708:	mov	w1, #0xffffffff            	// #-1
  40c70c:	add	x0, sp, #0x58
  40c710:	bl	404b48 <clear@@Base+0x19c8>
  40c714:	and	x1, x0, #0xffffffffffffff7f
  40c718:	cmp	x1, #0x1b
  40c71c:	b.eq	40c828 <clear@@Base+0x96a8>  // b.none
  40c720:	bl	40c1ec <clear@@Base+0x906c>
  40c724:	cbnz	w0, 40c6f8 <clear@@Base+0x9578>
  40c728:	ldr	w0, [x24, #576]
  40c72c:	cmp	w0, #0x2
  40c730:	b.ne	40c650 <clear@@Base+0x94d0>  // b.any
  40c734:	and	x0, x22, #0xffffffffffffff7f
  40c738:	cmp	x0, #0x1b
  40c73c:	b.ne	40c650 <clear@@Base+0x94d0>  // b.any
  40c740:	mov	w21, #0x0                   	// #0
  40c744:	mov	w20, #0x10                  	// #16
  40c748:	ldr	w24, [x19, #28]
  40c74c:	mov	w0, w20
  40c750:	bl	40bbf4 <clear@@Base+0x8a74>
  40c754:	add	w24, w21, w24
  40c758:	add	w24, w24, w0
  40c75c:	adrp	x0, 436000 <PC+0x47d0>
  40c760:	ldr	w0, [x0, #372]
  40c764:	cmp	w24, w0
  40c768:	b.le	40c68c <clear@@Base+0x950c>
  40c76c:	mov	w20, #0x1                   	// #1
  40c770:	b	40c7c8 <clear@@Base+0x9648>
  40c774:	mov	x0, x22
  40c778:	bl	40c1ec <clear@@Base+0x906c>
  40c77c:	mov	w20, w0
  40c780:	cbnz	w0, 40c83c <clear@@Base+0x96bc>
  40c784:	ldr	x0, [x19, #8]
  40c788:	ldrsw	x1, [x19, #24]
  40c78c:	add	x0, x0, x1
  40c790:	str	x0, [sp, #88]
  40c794:	ldr	x2, [x19, #8]
  40c798:	mov	w1, #0xffffffff            	// #-1
  40c79c:	add	x0, sp, #0x58
  40c7a0:	bl	404b48 <clear@@Base+0x19c8>
  40c7a4:	ldr	x2, [x19, #8]
  40c7a8:	ldr	x1, [sp, #88]
  40c7ac:	cmp	x1, x2
  40c7b0:	b.ls	40c7c0 <clear@@Base+0x9640>  // b.plast
  40c7b4:	and	x0, x0, #0xffffffffffffff7f
  40c7b8:	cmp	x0, #0x1b
  40c7bc:	b.ne	40c794 <clear@@Base+0x9614>  // b.any
  40c7c0:	sub	x1, x1, x2
  40c7c4:	str	w1, [x19, #24]
  40c7c8:	mov	w0, w20
  40c7cc:	ldp	x19, x20, [sp, #16]
  40c7d0:	ldp	x21, x22, [sp, #32]
  40c7d4:	ldp	x23, x24, [sp, #48]
  40c7d8:	ldr	x25, [sp, #64]
  40c7dc:	ldp	x29, x30, [sp], #96
  40c7e0:	ret
  40c7e4:	ldrb	w0, [x23]
  40c7e8:	bl	4047a4 <clear@@Base+0x1624>
  40c7ec:	mov	w22, w0
  40c7f0:	b	40c69c <clear@@Base+0x951c>
  40c7f4:	bl	40bcac <clear@@Base+0x8b2c>
  40c7f8:	cbz	w0, 40c6b4 <clear@@Base+0x9534>
  40c7fc:	b	40c76c <clear@@Base+0x95ec>
  40c800:	cmp	w21, #0x0
  40c804:	b.le	40c6c4 <clear@@Base+0x9544>
  40c808:	stp	w24, w0, [x19, #48]
  40c80c:	b	40c6c4 <clear@@Base+0x9544>
  40c810:	ldrb	w0, [x23, x6]
  40c814:	mov	w1, w20
  40c818:	mov	w2, #0x0                   	// #0
  40c81c:	bl	40beac <clear@@Base+0x8d2c>
  40c820:	add	x6, x6, #0x1
  40c824:	b	40c6c8 <clear@@Base+0x9548>
  40c828:	mov	x0, x22
  40c82c:	bl	40c1b4 <clear@@Base+0x9034>
  40c830:	mov	w21, w0
  40c834:	cbz	w0, 40c774 <clear@@Base+0x95f4>
  40c838:	mov	w21, #0x0                   	// #0
  40c83c:	mov	w20, #0x10                  	// #16
  40c840:	b	40c680 <clear@@Base+0x9500>
  40c844:	stp	x29, x30, [sp, #-48]!
  40c848:	mov	x29, sp
  40c84c:	stp	x19, x20, [sp, #16]
  40c850:	stp	x21, x22, [sp, #32]
  40c854:	mov	x21, x1
  40c858:	bl	4046f8 <clear@@Base+0x1578>
  40c85c:	mov	x20, x0
  40c860:	bl	4017b0 <strlen@plt>
  40c864:	adrp	x1, 432000 <PC+0x7d0>
  40c868:	adrp	x22, 42e000 <winch@@Base+0x1b46c>
  40c86c:	mov	w2, #0x0                   	// #0
  40c870:	ldr	w19, [x1, #2116]
  40c874:	ldr	w1, [x22, #1832]
  40c878:	add	w19, w19, w0
  40c87c:	mov	w0, #0x20                  	// #32
  40c880:	sub	w19, w19, #0x1
  40c884:	bl	40bd80 <clear@@Base+0x8c00>
  40c888:	add	w19, w19, w0
  40c88c:	ldr	w0, [x22, #1832]
  40c890:	bl	40bbf4 <clear@@Base+0x8a74>
  40c894:	add	w19, w19, w0
  40c898:	adrp	x0, 436000 <PC+0x47d0>
  40c89c:	ldr	w0, [x0, #372]
  40c8a0:	cmp	w19, w0
  40c8a4:	b.le	40c8d4 <clear@@Base+0x9754>
  40c8a8:	mov	w0, #0x1                   	// #1
  40c8ac:	ldp	x19, x20, [sp, #16]
  40c8b0:	ldp	x21, x22, [sp, #32]
  40c8b4:	ldp	x29, x30, [sp], #48
  40c8b8:	ret
  40c8bc:	mov	x3, x21
  40c8c0:	mov	x2, #0x0                   	// #0
  40c8c4:	mov	w1, #0x20                  	// #32
  40c8c8:	bl	40c5c4 <clear@@Base+0x9444>
  40c8cc:	cbnz	w0, 40c8a8 <clear@@Base+0x9728>
  40c8d0:	add	x20, x20, #0x1
  40c8d4:	ldrb	w0, [x20]
  40c8d8:	cbnz	w0, 40c8bc <clear@@Base+0x973c>
  40c8dc:	b	40c8ac <clear@@Base+0x972c>
  40c8e0:	stp	x29, x30, [sp, #-64]!
  40c8e4:	mov	x29, sp
  40c8e8:	stp	x19, x20, [sp, #16]
  40c8ec:	adrp	x20, 432000 <PC+0x7d0>
  40c8f0:	add	x20, x20, #0x828
  40c8f4:	stp	x21, x22, [sp, #32]
  40c8f8:	mov	x21, x0
  40c8fc:	mov	x19, #0x0                   	// #0
  40c900:	str	x23, [sp, #48]
  40c904:	add	x23, x20, #0x5c
  40c908:	ldr	w0, [x20, #100]
  40c90c:	mov	w22, w19
  40c910:	cmp	w0, w19
  40c914:	b.gt	40c920 <clear@@Base+0x97a0>
  40c918:	mov	w0, #0x0                   	// #0
  40c91c:	b	40c93c <clear@@Base+0x97bc>
  40c920:	ldrb	w0, [x23, x19]
  40c924:	mov	x1, x21
  40c928:	add	x19, x19, #0x1
  40c92c:	bl	40c844 <clear@@Base+0x96c4>
  40c930:	cbz	w0, 40c908 <clear@@Base+0x9788>
  40c934:	ldr	w0, [x20, #100]
  40c938:	sub	w0, w0, w22
  40c93c:	ldp	x19, x20, [sp, #16]
  40c940:	ldp	x21, x22, [sp, #32]
  40c944:	ldr	x23, [sp, #48]
  40c948:	ldp	x29, x30, [sp], #64
  40c94c:	ret
  40c950:	stp	x29, x30, [sp, #-80]!
  40c954:	cmp	x0, #0x8
  40c958:	mov	x29, sp
  40c95c:	stp	x19, x20, [sp, #16]
  40c960:	stp	x21, x22, [sp, #32]
  40c964:	mov	x21, x0
  40c968:	mov	x22, x2
  40c96c:	stp	x23, x24, [sp, #48]
  40c970:	mov	x23, x1
  40c974:	b.ne	40cad4 <clear@@Base+0x9954>  // b.any
  40c978:	adrp	x1, 436000 <PC+0x47d0>
  40c97c:	ldr	w20, [x1, #572]
  40c980:	cmp	w20, #0x2
  40c984:	b.eq	40cd38 <clear@@Base+0x9bb8>  // b.none
  40c988:	adrp	x19, 432000 <PC+0x7d0>
  40c98c:	add	x19, x19, #0x828
  40c990:	ldr	w1, [x19, #24]
  40c994:	ldr	w2, [x19, #88]
  40c998:	cmp	w1, w2
  40c99c:	b.le	40c9c4 <clear@@Base+0x9844>
  40c9a0:	ldr	w3, [x19, #28]
  40c9a4:	cmp	w2, w3
  40c9a8:	b.ge	40c9c4 <clear@@Base+0x9844>  // b.tcont
  40c9ac:	ldr	x4, [x19, #16]
  40c9b0:	sxtw	x3, w1
  40c9b4:	add	x1, x4, w1, sxtw
  40c9b8:	ldurb	w1, [x1, #-1]
  40c9bc:	tst	w1, #0x30
  40c9c0:	b.eq	40c9dc <clear@@Base+0x985c>  // b.none
  40c9c4:	mov	x1, x22
  40c9c8:	mov	w0, #0x8                   	// #8
  40c9cc:	bl	40c844 <clear@@Base+0x96c4>
  40c9d0:	cmp	w0, #0x0
  40c9d4:	cset	w20, ne  // ne = any
  40c9d8:	b	40cabc <clear@@Base+0x993c>
  40c9dc:	cmp	w20, #0x1
  40c9e0:	b.ne	40c9f8 <clear@@Base+0x9878>  // b.any
  40c9e4:	mov	x3, x22
  40c9e8:	mov	x2, #0x0                   	// #0
  40c9ec:	mov	w1, #0x0                   	// #0
  40c9f0:	bl	40c5c4 <clear@@Base+0x9444>
  40c9f4:	b	40c9d0 <clear@@Base+0x9850>
  40c9f8:	cbz	w20, 40ca04 <clear@@Base+0x9884>
  40c9fc:	mov	w20, #0x0                   	// #0
  40ca00:	b	40cabc <clear@@Base+0x993c>
  40ca04:	ldr	x0, [x19, #8]
  40ca08:	mov	w1, #0xffffffff            	// #-1
  40ca0c:	add	x3, x0, x3
  40ca10:	str	x3, [sp, #72]
  40ca14:	add	x2, x0, w2, sxtw
  40ca18:	add	x0, sp, #0x48
  40ca1c:	bl	404b48 <clear@@Base+0x19c8>
  40ca20:	mov	x21, x0
  40ca24:	ldr	w1, [x19, #24]
  40ca28:	ldr	w0, [x19, #88]
  40ca2c:	cmp	w0, w1
  40ca30:	b.ge	40ca54 <clear@@Base+0x98d4>  // b.tcont
  40ca34:	ldr	w2, [x19, #28]
  40ca38:	cmp	w0, w2
  40ca3c:	b.ge	40ca54 <clear@@Base+0x98d4>  // b.tcont
  40ca40:	ldr	x2, [x19, #16]
  40ca44:	add	x1, x2, w1, sxtw
  40ca48:	ldurb	w1, [x1, #-1]
  40ca4c:	tst	w1, #0x30
  40ca50:	b.eq	40ca5c <clear@@Base+0x98dc>  // b.none
  40ca54:	mov	w0, #0x0                   	// #0
  40ca58:	b	40cab8 <clear@@Base+0x9938>
  40ca5c:	ldr	x2, [x19, #8]
  40ca60:	ldr	x1, [sp, #72]
  40ca64:	sub	x1, x1, x2
  40ca68:	add	x2, x2, w0, sxtw
  40ca6c:	add	x0, sp, #0x48
  40ca70:	str	w1, [x19, #24]
  40ca74:	mov	w1, #0xffffffff            	// #-1
  40ca78:	bl	404b48 <clear@@Base+0x19c8>
  40ca7c:	mov	x2, x0
  40ca80:	mov	x22, x0
  40ca84:	ldrsw	x0, [x19, #24]
  40ca88:	ldr	x1, [x19, #16]
  40ca8c:	ldrb	w1, [x1, x0]
  40ca90:	mov	x0, x21
  40ca94:	bl	40bd80 <clear@@Base+0x8c00>
  40ca98:	cmp	w0, #0x0
  40ca9c:	ldr	w1, [x19, #28]
  40caa0:	sub	w1, w1, w0
  40caa4:	str	w1, [x19, #28]
  40caa8:	b.gt	40cab4 <clear@@Base+0x9934>
  40caac:	mov	x21, x22
  40cab0:	b	40ca24 <clear@@Base+0x98a4>
  40cab4:	mov	w0, #0x1                   	// #1
  40cab8:	str	w0, [x19, #60]
  40cabc:	mov	w0, w20
  40cac0:	ldp	x19, x20, [sp, #16]
  40cac4:	ldp	x21, x22, [sp, #32]
  40cac8:	ldp	x23, x24, [sp, #48]
  40cacc:	ldp	x29, x30, [sp], #80
  40cad0:	ret
  40cad4:	adrp	x20, 432000 <PC+0x7d0>
  40cad8:	add	x20, x20, #0x828
  40cadc:	ldr	w19, [x20, #60]
  40cae0:	cmp	w19, #0x0
  40cae4:	b.le	40ccf4 <clear@@Base+0x9b74>
  40cae8:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40caec:	ldrsw	x1, [x20, #24]
  40caf0:	ldr	x2, [x20, #8]
  40caf4:	ldr	w3, [x0, #3792]
  40caf8:	cmp	w3, #0x0
  40cafc:	csetm	w0, ne  // ne = any
  40cb00:	str	w0, [x20, #60]
  40cb04:	add	x0, x2, x1
  40cb08:	cbz	w3, 40cbc4 <clear@@Base+0x9a44>
  40cb0c:	bl	404908 <clear@@Base+0x1788>
  40cb10:	ldrsw	x2, [x20, #24]
  40cb14:	cmp	x0, x21
  40cb18:	ldr	x1, [x20, #16]
  40cb1c:	ldrb	w19, [x1, x2]
  40cb20:	b.ne	40cbf4 <clear@@Base+0x9a74>  // b.any
  40cb24:	cmp	x21, #0x5f
  40cb28:	b.ne	40cbe8 <clear@@Base+0x9a68>  // b.any
  40cb2c:	tst	x19, #0x3
  40cb30:	b.eq	40cbcc <clear@@Base+0x9a4c>  // b.none
  40cb34:	orr	w19, w19, #0x3
  40cb38:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40cb3c:	mov	x24, x0
  40cb40:	ldr	w1, [x0, #3792]
  40cb44:	cbz	w1, 40cdac <clear@@Base+0x9c2c>
  40cb48:	cmp	x21, #0x7f
  40cb4c:	b.ls	40cdac <clear@@Base+0x9c2c>  // b.plast
  40cb50:	adrp	x0, 436000 <PC+0x47d0>
  40cb54:	ldr	w0, [x0, #576]
  40cb58:	cmp	w0, #0x1
  40cb5c:	b.eq	40cdc0 <clear@@Base+0x9c40>  // b.none
  40cb60:	mov	x0, x21
  40cb64:	bl	404c54 <clear@@Base+0x1ad4>
  40cb68:	cbz	w0, 40cdc0 <clear@@Base+0x9c40>
  40cb6c:	mov	x0, x21
  40cb70:	bl	404ccc <clear@@Base+0x1b4c>
  40cb74:	mov	x21, x0
  40cb78:	bl	4017b0 <strlen@plt>
  40cb7c:	ldr	w19, [x20, #28]
  40cb80:	adrp	x20, 42e000 <winch@@Base+0x1b46c>
  40cb84:	mov	w2, #0x0                   	// #0
  40cb88:	ldr	w1, [x20, #1832]
  40cb8c:	add	w19, w19, w0
  40cb90:	sub	w19, w19, #0x1
  40cb94:	mov	w0, #0x20                  	// #32
  40cb98:	bl	40bd80 <clear@@Base+0x8c00>
  40cb9c:	add	w19, w19, w0
  40cba0:	ldr	w0, [x20, #1832]
  40cba4:	bl	40bbf4 <clear@@Base+0x8a74>
  40cba8:	add	w19, w19, w0
  40cbac:	adrp	x0, 436000 <PC+0x47d0>
  40cbb0:	ldr	w0, [x0, #372]
  40cbb4:	cmp	w19, w0
  40cbb8:	b.le	40cdf4 <clear@@Base+0x9c74>
  40cbbc:	mov	w20, #0x1                   	// #1
  40cbc0:	b	40cabc <clear@@Base+0x993c>
  40cbc4:	ldrb	w0, [x2, x1]
  40cbc8:	b	40cb10 <clear@@Base+0x9990>
  40cbcc:	ldr	w0, [x20, #64]
  40cbd0:	orr	w1, w19, w0
  40cbd4:	orr	w19, w19, #0x2
  40cbd8:	and	w19, w19, #0xff
  40cbdc:	cmp	w0, #0x0
  40cbe0:	csel	w19, w19, w1, eq  // eq = none
  40cbe4:	b	40cb38 <clear@@Base+0x99b8>
  40cbe8:	orr	w19, w19, #0x2
  40cbec:	and	w19, w19, #0xff
  40cbf0:	b	40cc10 <clear@@Base+0x9a90>
  40cbf4:	cmp	x21, #0x5f
  40cbf8:	b.ne	40cce4 <clear@@Base+0x9b64>  // b.any
  40cbfc:	ldr	x23, [x20, #8]
  40cc00:	orr	w19, w19, #0x1
  40cc04:	and	w19, w19, #0xff
  40cc08:	mov	x21, x0
  40cc0c:	add	x23, x23, x2
  40cc10:	cmp	x21, #0x9
  40cc14:	b.ne	40cb38 <clear@@Base+0x99b8>  // b.any
  40cc18:	adrp	x0, 436000 <PC+0x47d0>
  40cc1c:	ldr	w0, [x0, #572]
  40cc20:	cmp	w0, #0x1
  40cc24:	b.gt	40cd30 <clear@@Base+0x9bb0>
  40cc28:	tbnz	w0, #31, 40c9fc <clear@@Base+0x987c>
  40cc2c:	ldr	w21, [x20, #28]
  40cc30:	adrp	x2, 430000 <winch@@Base+0x1d46c>
  40cc34:	ldr	w1, [x20, #56]
  40cc38:	add	x3, x20, #0x68
  40cc3c:	ldr	w0, [x20, #88]
  40cc40:	add	w1, w21, w1
  40cc44:	sub	w1, w1, w0
  40cc48:	ldr	w0, [x2, #2112]
  40cc4c:	sub	w4, w0, #0x1
  40cc50:	cmp	w0, #0x1
  40cc54:	ldr	w4, [x3, w4, sxtw #2]
  40cc58:	b.le	40cc64 <clear@@Base+0x9ae4>
  40cc5c:	cmp	w1, w4
  40cc60:	b.lt	40cd70 <clear@@Base+0x9bf0>  // b.tstop
  40cc64:	add	x2, x2, #0x840
  40cc68:	sub	w20, w1, w4
  40cc6c:	ldr	w0, [x2, #4]
  40cc70:	sdiv	w1, w20, w0
  40cc74:	msub	w20, w1, w0, w20
  40cc78:	sub	w20, w0, w20
  40cc7c:	mov	w1, w19
  40cc80:	mov	w2, #0x0                   	// #0
  40cc84:	add	w21, w21, w20
  40cc88:	mov	w0, #0x20                  	// #32
  40cc8c:	sub	w21, w21, #0x1
  40cc90:	bl	40bd80 <clear@@Base+0x8c00>
  40cc94:	add	w21, w21, w0
  40cc98:	mov	w0, w19
  40cc9c:	bl	40bbf4 <clear@@Base+0x8a74>
  40cca0:	add	w21, w21, w0
  40cca4:	adrp	x0, 436000 <PC+0x47d0>
  40cca8:	ldr	w0, [x0, #372]
  40ccac:	cmp	w21, w0
  40ccb0:	b.gt	40cbbc <clear@@Base+0x9a3c>
  40ccb4:	adrp	x21, 414000 <winch@@Base+0x146c>
  40ccb8:	add	x21, x21, #0x398
  40ccbc:	mov	x3, x22
  40ccc0:	mov	x2, x21
  40ccc4:	mov	w1, w19
  40ccc8:	mov	w0, #0x20                  	// #32
  40cccc:	bl	40c5c4 <clear@@Base+0x9444>
  40ccd0:	cbnz	w0, 40cbbc <clear@@Base+0x9a3c>
  40ccd4:	sub	w20, w20, #0x1
  40ccd8:	cmp	w20, #0x0
  40ccdc:	b.gt	40ccbc <clear@@Base+0x9b3c>
  40cce0:	b	40c9fc <clear@@Base+0x987c>
  40cce4:	cmp	x0, #0x5f
  40cce8:	b.ne	40cc10 <clear@@Base+0x9a90>  // b.any
  40ccec:	orr	w19, w19, #0x1
  40ccf0:	b	40cbec <clear@@Base+0x9a6c>
  40ccf4:	b.eq	40cc10 <clear@@Base+0x9a90>  // b.none
  40ccf8:	bl	404c00 <clear@@Base+0x1a80>
  40ccfc:	cbz	w0, 40cd08 <clear@@Base+0x9b88>
  40cd00:	ldr	w19, [x20, #64]
  40cd04:	b	40cc10 <clear@@Base+0x9a90>
  40cd08:	ldr	x1, [x20, #8]
  40cd0c:	ldrsw	x0, [x20, #24]
  40cd10:	add	x0, x1, x0
  40cd14:	bl	404908 <clear@@Base+0x1788>
  40cd18:	mov	x1, x21
  40cd1c:	bl	404db4 <clear@@Base+0x1c34>
  40cd20:	mov	w19, w0
  40cd24:	cbnz	w0, 40cd00 <clear@@Base+0x9b80>
  40cd28:	str	wzr, [x20, #60]
  40cd2c:	b	40cc10 <clear@@Base+0x9a90>
  40cd30:	cmp	w0, #0x2
  40cd34:	b.ne	40c9fc <clear@@Base+0x987c>  // b.any
  40cd38:	adrp	x0, 436000 <PC+0x47d0>
  40cd3c:	ldr	w0, [x0, #576]
  40cd40:	cmp	w0, #0x1
  40cd44:	b.eq	40cd5c <clear@@Base+0x9bdc>  // b.none
  40cd48:	cmp	w0, #0x2
  40cd4c:	b.ne	40cdd0 <clear@@Base+0x9c50>  // b.any
  40cd50:	and	x0, x21, #0xffffffffffffff7f
  40cd54:	cmp	x0, #0x1b
  40cd58:	b.ne	40cdd0 <clear@@Base+0x9c50>  // b.any
  40cd5c:	mov	x3, x22
  40cd60:	mov	x2, x23
  40cd64:	mov	w1, #0x0                   	// #0
  40cd68:	mov	x0, x21
  40cd6c:	b	40c9f0 <clear@@Base+0x9870>
  40cd70:	sub	w0, w0, #0x2
  40cd74:	sxtw	x0, w0
  40cd78:	ldr	w4, [x3, x0, lsl #2]
  40cd7c:	mov	w2, w0
  40cd80:	cmp	w1, w4
  40cd84:	b.ge	40cd98 <clear@@Base+0x9c18>  // b.tcont
  40cd88:	sub	x0, x0, #0x1
  40cd8c:	mov	w2, w0
  40cd90:	cmn	w0, #0x1
  40cd94:	b.ne	40cd78 <clear@@Base+0x9bf8>  // b.any
  40cd98:	add	x20, x20, #0x68
  40cd9c:	add	w2, w2, #0x1
  40cda0:	ldr	w20, [x20, w2, sxtw #2]
  40cda4:	sub	w20, w20, w1
  40cda8:	b	40cc7c <clear@@Base+0x9afc>
  40cdac:	and	x0, x21, #0xff
  40cdb0:	bl	4046e0 <clear@@Base+0x1560>
  40cdb4:	cbnz	w0, 40cd38 <clear@@Base+0x9bb8>
  40cdb8:	ldr	w0, [x24, #3792]
  40cdbc:	cbnz	w0, 40cb50 <clear@@Base+0x99d0>
  40cdc0:	mov	x3, x22
  40cdc4:	mov	x2, x23
  40cdc8:	mov	w1, w19
  40cdcc:	b	40cd68 <clear@@Base+0x9be8>
  40cdd0:	mov	x1, x22
  40cdd4:	and	w0, w21, #0xff
  40cdd8:	b	40c9cc <clear@@Base+0x984c>
  40cddc:	mov	x3, x22
  40cde0:	mov	x2, #0x0                   	// #0
  40cde4:	mov	w1, #0x20                  	// #32
  40cde8:	bl	40c5c4 <clear@@Base+0x9444>
  40cdec:	cbnz	w0, 40cbbc <clear@@Base+0x9a3c>
  40cdf0:	add	x21, x21, #0x1
  40cdf4:	ldrb	w0, [x21]
  40cdf8:	cbnz	w0, 40cddc <clear@@Base+0x9c5c>
  40cdfc:	b	40c9fc <clear@@Base+0x987c>
  40ce00:	stp	x29, x30, [sp, #-32]!
  40ce04:	mov	x29, sp
  40ce08:	stp	x19, x20, [sp, #16]
  40ce0c:	mov	x19, x0
  40ce10:	mov	x20, x1
  40ce14:	mov	w1, #0x1                   	// #1
  40ce18:	mov	x2, x20
  40ce1c:	mov	x0, x19
  40ce20:	bl	404b48 <clear@@Base+0x19c8>
  40ce24:	ldr	x1, [x19]
  40ce28:	cmp	x1, x20
  40ce2c:	b.cs	40ce38 <clear@@Base+0x9cb8>  // b.hs, b.nlast
  40ce30:	bl	40c1ec <clear@@Base+0x906c>
  40ce34:	cbnz	w0, 40ce14 <clear@@Base+0x9c94>
  40ce38:	ldp	x19, x20, [sp, #16]
  40ce3c:	ldp	x29, x30, [sp], #32
  40ce40:	ret
  40ce44:	stp	x29, x30, [sp, #-64]!
  40ce48:	mov	x29, sp
  40ce4c:	stp	x19, x20, [sp, #16]
  40ce50:	adrp	x19, 432000 <PC+0x7d0>
  40ce54:	add	x19, x19, #0x828
  40ce58:	stp	x21, x22, [sp, #32]
  40ce5c:	and	w21, w0, #0xff
  40ce60:	ldr	x0, [x19, #80]
  40ce64:	str	x23, [sp, #48]
  40ce68:	mov	x23, x1
  40ce6c:	cbz	x0, 40ceb4 <clear@@Base+0x9d34>
  40ce70:	cmp	w21, #0xd
  40ce74:	b.ne	40ce88 <clear@@Base+0x9d08>  // b.any
  40ce78:	cmp	x0, #0xd
  40ce7c:	b.ne	40ce88 <clear@@Base+0x9d08>  // b.any
  40ce80:	mov	w0, #0x0                   	// #0
  40ce84:	b	40ce9c <clear@@Base+0x9d1c>
  40ce88:	ldr	x2, [x19, #616]
  40ce8c:	mov	x1, #0x0                   	// #0
  40ce90:	bl	40c950 <clear@@Base+0x97d0>
  40ce94:	cbz	w0, 40ceb0 <clear@@Base+0x9d30>
  40ce98:	mov	w0, #0x1                   	// #1
  40ce9c:	ldp	x19, x20, [sp, #16]
  40cea0:	ldp	x21, x22, [sp, #32]
  40cea4:	ldr	x23, [sp, #48]
  40cea8:	ldp	x29, x30, [sp], #64
  40ceac:	ret
  40ceb0:	str	xzr, [x19, #80]
  40ceb4:	cmp	w21, #0xd
  40ceb8:	b.ne	40cf04 <clear@@Base+0x9d84>  // b.any
  40cebc:	adrp	x0, 436000 <PC+0x47d0>
  40cec0:	ldr	w0, [x0, #572]
  40cec4:	cbnz	w0, 40cf04 <clear@@Base+0x9d84>
  40cec8:	ldr	w0, [x19, #68]
  40cecc:	cmp	w0, #0x0
  40ced0:	b.gt	40cee4 <clear@@Base+0x9d64>
  40ced4:	mov	x0, #0xd                   	// #13
  40ced8:	str	x0, [x19, #80]
  40cedc:	str	x23, [x19, #616]
  40cee0:	b	40ce80 <clear@@Base+0x9d00>
  40cee4:	ldr	x0, [x19, #624]
  40cee8:	bl	40c8e0 <clear@@Base+0x9760>
  40ceec:	mov	w1, w0
  40cef0:	add	w0, w0, #0x1
  40cef4:	str	wzr, [x19, #68]
  40cef8:	str	w0, [x19, #100]
  40cefc:	cbnz	w1, 40ce9c <clear@@Base+0x9d1c>
  40cf00:	b	40ced4 <clear@@Base+0x9d54>
  40cf04:	adrp	x22, 431000 <winch@@Base+0x1e46c>
  40cf08:	ldr	w0, [x22, #3792]
  40cf0c:	cbnz	w0, 40cf80 <clear@@Base+0x9e00>
  40cf10:	mov	x2, x23
  40cf14:	and	x0, x21, #0xff
  40cf18:	mov	x1, #0x0                   	// #0
  40cf1c:	bl	40c950 <clear@@Base+0x97d0>
  40cf20:	mov	w20, w0
  40cf24:	adrp	x2, 436000 <PC+0x47d0>
  40cf28:	ldr	w0, [x19, #56]
  40cf2c:	ldr	w1, [x2, #464]
  40cf30:	cmp	w0, w1
  40cf34:	b.ge	40cf6c <clear@@Base+0x9dec>  // b.tcont
  40cf38:	adrp	x1, 436000 <PC+0x47d0>
  40cf3c:	mov	w3, #0x2                   	// #2
  40cf40:	ldr	w1, [x1, #372]
  40cf44:	sdiv	w1, w1, w3
  40cf48:	ldr	w3, [x19, #28]
  40cf4c:	cmp	w1, w3
  40cf50:	b.ge	40cf6c <clear@@Base+0x9dec>  // b.tcont
  40cf54:	ldrsw	x1, [x19, #24]
  40cf58:	ldr	x3, [x19, #8]
  40cf5c:	strb	wzr, [x3, x1]
  40cf60:	ldr	w1, [x2, #464]
  40cf64:	sub	w0, w1, w0
  40cf68:	bl	40c240 <clear@@Base+0x90c0>
  40cf6c:	cbz	w20, 40ce80 <clear@@Base+0x9d00>
  40cf70:	ldr	w0, [x22, #3792]
  40cf74:	cbz	w0, 40ce98 <clear@@Base+0x9d18>
  40cf78:	ldr	w0, [x19, #100]
  40cf7c:	b	40ce9c <clear@@Base+0x9d1c>
  40cf80:	ldr	w0, [x19, #68]
  40cf84:	cbnz	w0, 40cfd0 <clear@@Base+0x9e50>
  40cf88:	mov	w0, #0x1                   	// #1
  40cf8c:	strb	w21, [x19, #92]
  40cf90:	str	w0, [x19, #100]
  40cf94:	tbz	w21, #7, 40cf10 <clear@@Base+0x9d90>
  40cf98:	and	w0, w21, #0xc0
  40cf9c:	cmp	w0, #0xc0
  40cfa0:	b.ne	40cfc4 <clear@@Base+0x9e44>  // b.any
  40cfa4:	and	w0, w21, #0xfe
  40cfa8:	cmp	w0, #0xfe
  40cfac:	b.eq	40cfc4 <clear@@Base+0x9e44>  // b.none
  40cfb0:	mov	w0, w21
  40cfb4:	bl	4047a4 <clear@@Base+0x1624>
  40cfb8:	str	w0, [x19, #68]
  40cfbc:	str	x23, [x19, #624]
  40cfc0:	b	40ce80 <clear@@Base+0x9d00>
  40cfc4:	mov	x0, x23
  40cfc8:	bl	40c8e0 <clear@@Base+0x9760>
  40cfcc:	b	40cf20 <clear@@Base+0x9da0>
  40cfd0:	and	w1, w21, #0xc0
  40cfd4:	cmp	w1, #0x80
  40cfd8:	b.ne	40d038 <clear@@Base+0x9eb8>  // b.any
  40cfdc:	ldr	w2, [x19, #100]
  40cfe0:	add	x20, x19, #0x5c
  40cfe4:	add	w1, w2, #0x1
  40cfe8:	str	w1, [x19, #100]
  40cfec:	cmp	w0, w1
  40cff0:	strb	w21, [x20, w2, sxtw]
  40cff4:	b.gt	40ce80 <clear@@Base+0x9d00>
  40cff8:	mov	x0, x20
  40cffc:	bl	40481c <clear@@Base+0x169c>
  40d000:	cbz	w0, 40d024 <clear@@Base+0x9ea4>
  40d004:	mov	x0, x20
  40d008:	bl	404908 <clear@@Base+0x1788>
  40d00c:	ldr	x2, [x19, #624]
  40d010:	mov	x1, x20
  40d014:	bl	40c950 <clear@@Base+0x97d0>
  40d018:	mov	w20, w0
  40d01c:	str	wzr, [x19, #68]
  40d020:	b	40cf24 <clear@@Base+0x9da4>
  40d024:	ldr	x0, [x19, #624]
  40d028:	bl	40c8e0 <clear@@Base+0x9760>
  40d02c:	mov	w20, w0
  40d030:	str	w0, [x19, #100]
  40d034:	b	40d01c <clear@@Base+0x9e9c>
  40d038:	ldr	x0, [x19, #624]
  40d03c:	bl	40c8e0 <clear@@Base+0x9760>
  40d040:	mov	w20, w0
  40d044:	add	w0, w0, #0x1
  40d048:	str	wzr, [x19, #68]
  40d04c:	str	w0, [x19, #100]
  40d050:	cbnz	w20, 40cf24 <clear@@Base+0x9da4>
  40d054:	b	40cf88 <clear@@Base+0x9e08>
  40d058:	stp	x29, x30, [sp, #-32]!
  40d05c:	mov	x29, sp
  40d060:	str	x19, [sp, #16]
  40d064:	adrp	x19, 432000 <PC+0x7d0>
  40d068:	add	x19, x19, #0x828
  40d06c:	ldr	w0, [x19, #68]
  40d070:	cmp	w0, #0x0
  40d074:	b.le	40d090 <clear@@Base+0x9f10>
  40d078:	ldr	x0, [x19, #624]
  40d07c:	bl	40c8e0 <clear@@Base+0x9760>
  40d080:	str	wzr, [x19, #68]
  40d084:	ldr	x19, [sp, #16]
  40d088:	ldp	x29, x30, [sp], #32
  40d08c:	ret
  40d090:	mov	w0, #0x0                   	// #0
  40d094:	b	40d084 <clear@@Base+0x9f04>
  40d098:	stp	x29, x30, [sp, #-64]!
  40d09c:	mov	x29, sp
  40d0a0:	stp	x19, x20, [sp, #16]
  40d0a4:	adrp	x19, 432000 <PC+0x7d0>
  40d0a8:	add	x19, x19, #0x828
  40d0ac:	mov	w20, w0
  40d0b0:	stp	x21, x22, [sp, #32]
  40d0b4:	mov	w21, w1
  40d0b8:	mov	w22, w2
  40d0bc:	str	x23, [sp, #48]
  40d0c0:	bl	40d058 <clear@@Base+0x9ed8>
  40d0c4:	ldr	x0, [x19, #80]
  40d0c8:	cbz	x0, 40d0e4 <clear@@Base+0x9f64>
  40d0cc:	cmp	x0, #0xd
  40d0d0:	b.ne	40d0d8 <clear@@Base+0x9f58>  // b.any
  40d0d4:	cbnz	w20, 40d0e4 <clear@@Base+0x9f64>
  40d0d8:	ldr	x2, [x19, #616]
  40d0dc:	mov	x1, #0x0                   	// #0
  40d0e0:	bl	40c950 <clear@@Base+0x97d0>
  40d0e4:	adrp	x1, 436000 <PC+0x47d0>
  40d0e8:	ldr	w0, [x19, #56]
  40d0ec:	ldr	w1, [x1, #464]
  40d0f0:	cmp	w0, w1
  40d0f4:	b.ge	40d100 <clear@@Base+0x9f80>  // b.tcont
  40d0f8:	sub	w0, w1, w0
  40d0fc:	bl	40c240 <clear@@Base+0x90c0>
  40d100:	adrp	x23, 436000 <PC+0x47d0>
  40d104:	cbz	w21, 40d1ec <clear@@Base+0xa06c>
  40d108:	adrp	x0, 436000 <PC+0x47d0>
  40d10c:	mov	x21, x0
  40d110:	ldrb	w1, [x0, #596]
  40d114:	cbz	w1, 40d1ec <clear@@Base+0xa06c>
  40d118:	ldr	w0, [x23, #372]
  40d11c:	ldr	w1, [x19, #28]
  40d120:	cmp	w1, w0
  40d124:	b.lt	40d138 <clear@@Base+0x9fb8>  // b.tstop
  40d128:	ldr	w0, [x19, #52]
  40d12c:	str	w0, [x19, #28]
  40d130:	ldr	w0, [x19, #48]
  40d134:	str	w0, [x19, #24]
  40d138:	bl	40bee4 <clear@@Base+0x8d64>
  40d13c:	add	x6, x23, #0x174
  40d140:	ldr	w0, [x6]
  40d144:	mov	w2, #0x1                   	// #1
  40d148:	ldr	w1, [x19, #28]
  40d14c:	sub	w0, w0, #0x1
  40d150:	cmp	w0, w1
  40d154:	b.gt	40d1dc <clear@@Base+0xa05c>
  40d158:	adrp	x0, 436000 <PC+0x47d0>
  40d15c:	ldr	w1, [x0, #472]
  40d160:	ldrb	w0, [x21, #596]
  40d164:	bl	40beac <clear@@Base+0x8d2c>
  40d168:	ldr	w0, [x23, #372]
  40d16c:	ldr	w1, [x19, #28]
  40d170:	cmp	w1, w0
  40d174:	b.lt	40d1a4 <clear@@Base+0xa024>  // b.tstop
  40d178:	adrp	x0, 436000 <PC+0x47d0>
  40d17c:	ldr	w0, [x0, #388]
  40d180:	cbz	w0, 40d1a4 <clear@@Base+0xa024>
  40d184:	cbz	w20, 40d194 <clear@@Base+0xa014>
  40d188:	adrp	x0, 436000 <PC+0x47d0>
  40d18c:	ldr	w0, [x0, #340]
  40d190:	cbnz	w0, 40d1a4 <clear@@Base+0xa024>
  40d194:	adrp	x0, 436000 <PC+0x47d0>
  40d198:	ldr	w0, [x0, #576]
  40d19c:	cmp	w0, #0x1
  40d1a0:	b.ne	40d1f4 <clear@@Base+0xa074>  // b.any
  40d1a4:	mov	w2, #0x0                   	// #0
  40d1a8:	mov	w1, #0x0                   	// #0
  40d1ac:	mov	w0, #0xa                   	// #10
  40d1b0:	bl	40beac <clear@@Base+0x8d2c>
  40d1b4:	ldrsw	x0, [x19, #24]
  40d1b8:	ldr	x1, [x19, #8]
  40d1bc:	strb	wzr, [x1, x0]
  40d1c0:	ldr	x1, [x19, #16]
  40d1c4:	strb	wzr, [x1, x0]
  40d1c8:	ldp	x19, x20, [sp, #16]
  40d1cc:	ldp	x21, x22, [sp, #32]
  40d1d0:	ldr	x23, [sp, #48]
  40d1d4:	ldp	x29, x30, [sp], #64
  40d1d8:	ret
  40d1dc:	mov	w1, #0x0                   	// #0
  40d1e0:	mov	w0, #0x20                  	// #32
  40d1e4:	bl	40beac <clear@@Base+0x8d2c>
  40d1e8:	b	40d140 <clear@@Base+0x9fc0>
  40d1ec:	bl	40bee4 <clear@@Base+0x8d64>
  40d1f0:	b	40d168 <clear@@Base+0x9fe8>
  40d1f4:	adrp	x0, 436000 <PC+0x47d0>
  40d1f8:	ldr	w0, [x0, #340]
  40d1fc:	cbz	w0, 40d1b4 <clear@@Base+0xa034>
  40d200:	cbz	w22, 40d1b4 <clear@@Base+0xa034>
  40d204:	mov	w2, #0x1                   	// #1
  40d208:	mov	w1, #0x0                   	// #0
  40d20c:	mov	w0, #0x20                  	// #32
  40d210:	bl	40beac <clear@@Base+0x8d2c>
  40d214:	mov	w2, #0xffffffff            	// #-1
  40d218:	mov	w1, #0x0                   	// #0
  40d21c:	mov	w0, #0x8                   	// #8
  40d220:	b	40d1b0 <clear@@Base+0xa030>
  40d224:	adrp	x1, 432000 <PC+0x7d0>
  40d228:	add	x1, x1, #0x828
  40d22c:	ldr	x2, [x1, #8]
  40d230:	strb	w0, [x2]
  40d234:	ldr	x0, [x1, #16]
  40d238:	mov	w1, #0x40                  	// #64
  40d23c:	strb	w1, [x0]
  40d240:	ret
  40d244:	adrp	x2, 432000 <PC+0x7d0>
  40d248:	add	x2, x2, #0x828
  40d24c:	ldr	w3, [x2, #72]
  40d250:	cbz	w3, 40d28c <clear@@Base+0xa10c>
  40d254:	adrp	x2, 436000 <PC+0x47d0>
  40d258:	ldr	w2, [x2, #608]
  40d25c:	cbz	w2, 40d278 <clear@@Base+0xa0f8>
  40d260:	cbnz	w0, 40d274 <clear@@Base+0xa0f4>
  40d264:	mov	w0, #0x2                   	// #2
  40d268:	str	w0, [x1]
  40d26c:	mov	w0, #0x7e                  	// #126
  40d270:	ret
  40d274:	sub	w0, w0, #0x1
  40d278:	cmp	w0, #0x0
  40d27c:	mov	w0, #0xa                   	// #10
  40d280:	csel	w0, wzr, w0, ne  // ne = any
  40d284:	str	wzr, [x1]
  40d288:	b	40d270 <clear@@Base+0xa0f0>
  40d28c:	ldr	x3, [x2, #16]
  40d290:	ldrb	w3, [x3, w0, sxtw]
  40d294:	str	w3, [x1]
  40d298:	ldr	x1, [x2, #8]
  40d29c:	ldrb	w0, [x1, w0, sxtw]
  40d2a0:	b	40d270 <clear@@Base+0xa0f0>
  40d2a4:	adrp	x0, 432000 <PC+0x7d0>
  40d2a8:	add	x0, x0, #0x828
  40d2ac:	mov	w1, #0x1                   	// #1
  40d2b0:	str	wzr, [x0, #56]
  40d2b4:	str	w1, [x0, #72]
  40d2b8:	ret
  40d2bc:	cmn	x0, #0x1
  40d2c0:	b.ne	40d2e8 <clear@@Base+0xa168>  // b.any
  40d2c4:	mov	x0, #0xffffffffffffffff    	// #-1
  40d2c8:	ret
  40d2cc:	mov	x0, #0xffffffffffffffff    	// #-1
  40d2d0:	ldp	x19, x20, [sp, #16]
  40d2d4:	ldp	x21, x22, [sp, #32]
  40d2d8:	ldp	x23, x24, [sp, #48]
  40d2dc:	ldr	x25, [sp, #64]
  40d2e0:	ldp	x29, x30, [sp], #80
  40d2e4:	ret
  40d2e8:	stp	x29, x30, [sp, #-80]!
  40d2ec:	mov	x29, sp
  40d2f0:	stp	x19, x20, [sp, #16]
  40d2f4:	stp	x21, x22, [sp, #32]
  40d2f8:	mov	x22, x2
  40d2fc:	stp	x23, x24, [sp, #48]
  40d300:	mov	x23, x1
  40d304:	str	x25, [sp, #64]
  40d308:	bl	403c1c <clear@@Base+0xa9c>
  40d30c:	cbnz	w0, 40d2cc <clear@@Base+0xa14c>
  40d310:	bl	403b14 <clear@@Base+0x994>
  40d314:	mov	w19, w0
  40d318:	cmn	w0, #0x1
  40d31c:	b.eq	40d2cc <clear@@Base+0xa14c>  // b.none
  40d320:	adrp	x20, 432000 <PC+0x7d0>
  40d324:	adrp	x24, 436000 <PC+0x47d0>
  40d328:	add	x20, x20, #0x828
  40d32c:	add	x24, x24, #0x2a0
  40d330:	mov	x21, #0x0                   	// #0
  40d334:	cmp	w19, #0xa
  40d338:	mov	w25, w21
  40d33c:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  40d340:	b.eq	40d350 <clear@@Base+0xa1d0>  // b.none
  40d344:	ldr	w0, [x24]
  40d348:	tst	x0, #0x3
  40d34c:	b.eq	40d370 <clear@@Base+0xa1f0>  // b.none
  40d350:	bl	4036a0 <clear@@Base+0x520>
  40d354:	ldr	x1, [x20, #8]
  40d358:	strb	wzr, [x1, w25, sxtw]
  40d35c:	cbz	x23, 40d364 <clear@@Base+0xa1e4>
  40d360:	str	x1, [x23]
  40d364:	cbz	x22, 40d2d0 <clear@@Base+0xa150>
  40d368:	str	w25, [x22]
  40d36c:	b	40d2d0 <clear@@Base+0xa150>
  40d370:	ldr	w0, [x20]
  40d374:	sub	w0, w0, #0x1
  40d378:	cmp	w0, w21
  40d37c:	b.gt	40d394 <clear@@Base+0xa214>
  40d380:	bl	40bcac <clear@@Base+0x8b2c>
  40d384:	cbz	w0, 40d394 <clear@@Base+0xa214>
  40d388:	bl	4036a0 <clear@@Base+0x520>
  40d38c:	sub	x0, x0, #0x1
  40d390:	b	40d354 <clear@@Base+0xa1d4>
  40d394:	ldr	x0, [x20, #8]
  40d398:	strb	w19, [x0, x21]
  40d39c:	add	x21, x21, #0x1
  40d3a0:	bl	403b14 <clear@@Base+0x994>
  40d3a4:	mov	w19, w0
  40d3a8:	b	40d334 <clear@@Base+0xa1b4>
  40d3ac:	cmp	x0, #0x0
  40d3b0:	b.gt	40d3d8 <clear@@Base+0xa258>
  40d3b4:	mov	x0, #0xffffffffffffffff    	// #-1
  40d3b8:	ret
  40d3bc:	mov	x0, #0xffffffffffffffff    	// #-1
  40d3c0:	ldp	x19, x20, [sp, #16]
  40d3c4:	ldp	x21, x22, [sp, #32]
  40d3c8:	ldp	x23, x24, [sp, #48]
  40d3cc:	ldp	x25, x26, [sp, #64]
  40d3d0:	ldp	x29, x30, [sp], #80
  40d3d4:	ret
  40d3d8:	stp	x29, x30, [sp, #-80]!
  40d3dc:	sub	x0, x0, #0x1
  40d3e0:	mov	x29, sp
  40d3e4:	stp	x19, x20, [sp, #16]
  40d3e8:	stp	x21, x22, [sp, #32]
  40d3ec:	mov	x22, x1
  40d3f0:	mov	x21, x2
  40d3f4:	stp	x23, x24, [sp, #48]
  40d3f8:	stp	x25, x26, [sp, #64]
  40d3fc:	bl	403c1c <clear@@Base+0xa9c>
  40d400:	cbnz	w0, 40d3bc <clear@@Base+0xa23c>
  40d404:	adrp	x23, 432000 <PC+0x7d0>
  40d408:	add	x20, x23, #0x828
  40d40c:	adrp	x24, 436000 <PC+0x47d0>
  40d410:	add	x24, x24, #0x2a0
  40d414:	ldr	w19, [x23, #2088]
  40d418:	ldr	x0, [x20, #8]
  40d41c:	sub	w19, w19, #0x1
  40d420:	strb	wzr, [x0, w19, sxtw]
  40d424:	bl	403e48 <clear@@Base+0xcc8>
  40d428:	mov	w25, w0
  40d42c:	cmp	w0, #0xa
  40d430:	b.ne	40d464 <clear@@Base+0xa2e4>  // b.any
  40d434:	bl	4036a0 <clear@@Base+0x520>
  40d438:	add	x0, x0, #0x1
  40d43c:	cbz	x22, 40d44c <clear@@Base+0xa2cc>
  40d440:	ldr	x1, [x20, #8]
  40d444:	add	x1, x1, w19, sxtw
  40d448:	str	x1, [x22]
  40d44c:	cbz	x21, 40d3c0 <clear@@Base+0xa240>
  40d450:	ldr	w1, [x23, #2088]
  40d454:	sub	w1, w1, #0x1
  40d458:	sub	w19, w1, w19
  40d45c:	str	w19, [x21]
  40d460:	b	40d3c0 <clear@@Base+0xa240>
  40d464:	ldr	w0, [x24]
  40d468:	tst	x0, #0x3
  40d46c:	b.ne	40d434 <clear@@Base+0xa2b4>  // b.any
  40d470:	cmn	w25, #0x1
  40d474:	b.eq	40d4e0 <clear@@Base+0xa360>  // b.none
  40d478:	cmp	w19, #0x0
  40d47c:	b.gt	40d4c0 <clear@@Base+0xa340>
  40d480:	ldr	w26, [x20]
  40d484:	bl	40bcac <clear@@Base+0x8b2c>
  40d488:	cbnz	w0, 40d434 <clear@@Base+0xa2b4>
  40d48c:	ldrsw	x1, [x20]
  40d490:	sxtw	x3, w26
  40d494:	ldr	x2, [x20, #8]
  40d498:	sub	x3, x3, #0x1
  40d49c:	sub	x1, x1, #0x1
  40d4a0:	mov	x0, #0x0                   	// #0
  40d4a4:	add	x3, x2, x3
  40d4a8:	add	x1, x2, x1
  40d4ac:	add	x4, x3, x0
  40d4b0:	cmp	x2, x4
  40d4b4:	b.ls	40d4d0 <clear@@Base+0xa350>  // b.plast
  40d4b8:	ldr	w19, [x20]
  40d4bc:	sub	w19, w19, w26
  40d4c0:	ldr	x0, [x20, #8]
  40d4c4:	sub	w19, w19, #0x1
  40d4c8:	strb	w25, [x0, w19, sxtw]
  40d4cc:	b	40d424 <clear@@Base+0xa2a4>
  40d4d0:	ldrb	w4, [x3, x0]
  40d4d4:	strb	w4, [x1, x0]
  40d4d8:	sub	x0, x0, #0x1
  40d4dc:	b	40d4ac <clear@@Base+0xa32c>
  40d4e0:	mov	x0, #0x0                   	// #0
  40d4e4:	b	40d43c <clear@@Base+0xa2bc>
  40d4e8:	stp	x29, x30, [sp, #-64]!
  40d4ec:	mov	w0, #0x7fffffff            	// #2147483647
  40d4f0:	mov	x29, sp
  40d4f4:	stp	x19, x20, [sp, #16]
  40d4f8:	adrp	x20, 436000 <PC+0x47d0>
  40d4fc:	mov	w19, #0x0                   	// #0
  40d500:	stp	x23, x24, [sp, #48]
  40d504:	adrp	x23, 436000 <PC+0x47d0>
  40d508:	adrp	x24, 432000 <PC+0x7d0>
  40d50c:	add	x23, x23, #0x168
  40d510:	add	x24, x24, #0x828
  40d514:	stp	x21, x22, [sp, #32]
  40d518:	mov	w22, #0x0                   	// #0
  40d51c:	ldr	w21, [x20, #372]
  40d520:	str	w0, [x20, #372]
  40d524:	adrp	x0, 436000 <PC+0x47d0>
  40d528:	str	wzr, [x0, #464]
  40d52c:	mov	w0, #0x0                   	// #0
  40d530:	bl	4109c8 <error@@Base+0x4fc>
  40d534:	ldr	w1, [x23]
  40d538:	cmp	w1, w22
  40d53c:	b.gt	40d560 <clear@@Base+0xa3e0>
  40d540:	subs	w0, w19, w21
  40d544:	str	w21, [x20, #372]
  40d548:	csel	w0, w0, wzr, ge  // ge = tcont
  40d54c:	ldp	x19, x20, [sp, #16]
  40d550:	ldp	x21, x22, [sp, #32]
  40d554:	ldp	x23, x24, [sp, #48]
  40d558:	ldp	x29, x30, [sp], #64
  40d55c:	ret
  40d560:	cmn	x0, #0x1
  40d564:	b.eq	40d540 <clear@@Base+0xa3c0>  // b.none
  40d568:	bl	40b0c0 <clear@@Base+0x7f40>
  40d56c:	add	w22, w22, #0x1
  40d570:	ldr	w1, [x24, #28]
  40d574:	cmp	w19, w1
  40d578:	csel	w19, w19, w1, ge  // ge = tcont
  40d57c:	b	40d534 <clear@@Base+0xa3b4>
  40d580:	adrp	x1, 432000 <PC+0x7d0>
  40d584:	add	x1, x1, #0xaa0
  40d588:	cmp	x0, x1
  40d58c:	b.eq	40d5b0 <clear@@Base+0xa430>  // b.none
  40d590:	ldr	x2, [x0]
  40d594:	cmp	x2, x1
  40d598:	b.eq	40d5b0 <clear@@Base+0xa430>  // b.none
  40d59c:	ldr	x3, [x0, #8]
  40d5a0:	ldr	x1, [x2, #16]
  40d5a4:	ldr	x2, [x3, #16]
  40d5a8:	sub	x1, x1, x2
  40d5ac:	str	x1, [x0, #24]
  40d5b0:	ret
  40d5b4:	adrp	x0, 436000 <PC+0x47d0>
  40d5b8:	ldr	w1, [x0, #484]
  40d5bc:	cmp	w1, #0x2
  40d5c0:	b.ne	40d5d0 <clear@@Base+0xa450>  // b.any
  40d5c4:	adrp	x1, 436000 <PC+0x47d0>
  40d5c8:	mov	w2, #0x1                   	// #1
  40d5cc:	str	w2, [x1, #444]
  40d5d0:	str	wzr, [x0, #484]
  40d5d4:	mov	x1, #0x0                   	// #0
  40d5d8:	adrp	x0, 417000 <winch@@Base+0x446c>
  40d5dc:	add	x0, x0, #0xa8b
  40d5e0:	b	4104cc <error@@Base>
  40d5e4:	stp	x29, x30, [sp, #-32]!
  40d5e8:	mov	x29, sp
  40d5ec:	stp	x19, x20, [sp, #16]
  40d5f0:	adrp	x19, 432000 <PC+0x7d0>
  40d5f4:	add	x19, x19, #0xaa0
  40d5f8:	ldr	w0, [x19, #40]
  40d5fc:	tbnz	w0, #31, 40d610 <clear@@Base+0xa490>
  40d600:	add	w0, w0, #0x1
  40d604:	cmp	w0, #0x64
  40d608:	b.gt	40d61c <clear@@Base+0xa49c>
  40d60c:	str	w0, [x19, #40]
  40d610:	ldp	x19, x20, [sp, #16]
  40d614:	ldp	x29, x30, [sp], #32
  40d618:	ret
  40d61c:	ldr	x20, [x19, #48]
  40d620:	str	wzr, [x19, #40]
  40d624:	bl	40ffbc <clear@@Base+0xce3c>
  40d628:	add	x20, x20, #0x1
  40d62c:	cmp	x20, x0
  40d630:	b.ge	40d610 <clear@@Base+0xa490>  // b.tcont
  40d634:	mov	x1, #0x0                   	// #0
  40d638:	adrp	x0, 417000 <winch@@Base+0x446c>
  40d63c:	add	x0, x0, #0xaa3
  40d640:	bl	4105d0 <error@@Base+0x104>
  40d644:	mov	w0, #0xffffffff            	// #-1
  40d648:	b	40d60c <clear@@Base+0xa48c>
  40d64c:	adrp	x0, 432000 <PC+0x7d0>
  40d650:	add	x0, x0, #0xae8
  40d654:	mov	x3, x0
  40d658:	mov	x1, #0xc6                  	// #198
  40d65c:	add	x0, x0, #0x28
  40d660:	subs	x1, x1, #0x1
  40d664:	stur	x0, [x0, #-40]
  40d668:	b.ne	40d65c <clear@@Base+0xa4dc>  // b.any
  40d66c:	adrp	x2, 432000 <PC+0x7d0>
  40d670:	add	x0, x2, #0xaa0
  40d674:	adrp	x1, 434000 <PC+0x27d0>
  40d678:	add	x1, x1, #0xa00
  40d67c:	str	x0, [x2, #2720]
  40d680:	stp	x0, xzr, [x0, #8]
  40d684:	str	xzr, [x0, #24]
  40d688:	stp	x3, x1, [x0, #56]
  40d68c:	mov	x1, #0x1                   	// #1
  40d690:	str	x1, [x0, #32]
  40d694:	str	xzr, [x3, #7920]
  40d698:	ret
  40d69c:	adrp	x6, 432000 <PC+0x7d0>
  40d6a0:	mov	x2, x0
  40d6a4:	add	x4, x6, #0xaa0
  40d6a8:	ldr	x5, [x6, #2720]
  40d6ac:	cmp	x5, x4
  40d6b0:	b.eq	40d6c0 <clear@@Base+0xa540>  // b.none
  40d6b4:	ldr	x0, [x5, #16]
  40d6b8:	cmp	x0, x1
  40d6bc:	b.lt	40d748 <clear@@Base+0xa5c8>  // b.tstop
  40d6c0:	stp	x29, x30, [sp, #-16]!
  40d6c4:	mov	x29, sp
  40d6c8:	ldr	x0, [x4, #56]
  40d6cc:	ldr	x7, [x5, #8]
  40d6d0:	cbz	x0, 40d75c <clear@@Base+0xa5dc>
  40d6d4:	ldr	x3, [x0]
  40d6d8:	str	x3, [x4, #56]
  40d6dc:	stp	x5, x7, [x0]
  40d6e0:	str	x1, [x0, #16]
  40d6e4:	str	x2, [x0, #32]
  40d6e8:	str	x0, [x5, #8]
  40d6ec:	str	x0, [x7]
  40d6f0:	bl	40d580 <clear@@Base+0xa400>
  40d6f4:	mov	x0, x5
  40d6f8:	bl	40d580 <clear@@Base+0xa400>
  40d6fc:	mov	x0, x7
  40d700:	bl	40d580 <clear@@Base+0xa400>
  40d704:	ldr	x1, [x4, #64]
  40d708:	cbnz	x1, 40d740 <clear@@Base+0xa5c0>
  40d70c:	ldr	x0, [x6, #2720]
  40d710:	mov	w5, #0x0                   	// #0
  40d714:	ldr	x2, [x0, #24]
  40d718:	ldr	x6, [x0]
  40d71c:	cmp	x6, x4
  40d720:	b.ne	40d768 <clear@@Base+0xa5e8>  // b.any
  40d724:	cbz	w5, 40d72c <clear@@Base+0xa5ac>
  40d728:	str	x1, [x4, #64]
  40d72c:	ldr	x0, [x4, #64]
  40d730:	ldp	x1, x2, [x0]
  40d734:	str	x2, [x1, #8]
  40d738:	ldr	x0, [x0, #8]
  40d73c:	str	x1, [x0]
  40d740:	ldp	x29, x30, [sp], #16
  40d744:	ret
  40d748:	ldr	x0, [x5, #32]
  40d74c:	cmp	x0, x2
  40d750:	b.eq	40d794 <clear@@Base+0xa614>  // b.none
  40d754:	ldr	x5, [x5]
  40d758:	b	40d6ac <clear@@Base+0xa52c>
  40d75c:	ldr	x0, [x4, #64]
  40d760:	str	xzr, [x4, #64]
  40d764:	b	40d6dc <clear@@Base+0xa55c>
  40d768:	ldr	x3, [x0, #24]
  40d76c:	cmp	x3, x2
  40d770:	b.le	40d78c <clear@@Base+0xa60c>
  40d774:	mov	x0, x1
  40d778:	mov	x3, x2
  40d77c:	mov	x1, x0
  40d780:	mov	x2, x3
  40d784:	mov	x0, x6
  40d788:	b	40d718 <clear@@Base+0xa598>
  40d78c:	mov	w5, #0x1                   	// #1
  40d790:	b	40d77c <clear@@Base+0xa5fc>
  40d794:	ret
  40d798:	stp	x29, x30, [sp, #-48]!
  40d79c:	mov	x29, sp
  40d7a0:	stp	x19, x20, [sp, #16]
  40d7a4:	mov	x20, x0
  40d7a8:	adrp	x0, 436000 <PC+0x47d0>
  40d7ac:	stp	x21, x22, [sp, #32]
  40d7b0:	ldr	w0, [x0, #484]
  40d7b4:	cbnz	w0, 40d7c0 <clear@@Base+0xa640>
  40d7b8:	mov	x19, #0x0                   	// #0
  40d7bc:	b	40d800 <clear@@Base+0xa680>
  40d7c0:	cmn	x20, #0x1
  40d7c4:	b.eq	40d7b8 <clear@@Base+0xa638>  // b.none
  40d7c8:	cmp	x20, #0x0
  40d7cc:	b.le	40d930 <clear@@Base+0xa7b0>
  40d7d0:	adrp	x19, 432000 <PC+0x7d0>
  40d7d4:	ldr	x21, [x19, #2720]
  40d7d8:	add	x19, x19, #0xaa0
  40d7dc:	cmp	x21, x19
  40d7e0:	b.eq	40d7f0 <clear@@Base+0xa670>  // b.none
  40d7e4:	ldr	x0, [x21, #16]
  40d7e8:	cmp	x20, x0
  40d7ec:	b.gt	40d814 <clear@@Base+0xa694>
  40d7f0:	ldr	x0, [x21, #16]
  40d7f4:	cmp	x20, x0
  40d7f8:	b.ne	40d81c <clear@@Base+0xa69c>  // b.any
  40d7fc:	ldr	x19, [x21, #32]
  40d800:	mov	x0, x19
  40d804:	ldp	x19, x20, [sp, #16]
  40d808:	ldp	x21, x22, [sp, #32]
  40d80c:	ldp	x29, x30, [sp], #48
  40d810:	ret
  40d814:	ldr	x21, [x21]
  40d818:	b	40d7dc <clear@@Base+0xa65c>
  40d81c:	bl	40ffbc <clear@@Base+0xce3c>
  40d820:	str	x0, [x19, #48]
  40d824:	cmp	x21, x19
  40d828:	ldr	x22, [x21, #8]
  40d82c:	b.eq	40d848 <clear@@Base+0xa6c8>  // b.none
  40d830:	ldr	x0, [x21, #16]
  40d834:	ldr	x1, [x22, #16]
  40d838:	sub	x2, x0, x20
  40d83c:	sub	x1, x20, x1
  40d840:	cmp	x1, x2
  40d844:	b.ge	40d8c8 <clear@@Base+0xa748>  // b.tcont
  40d848:	ldr	x0, [x22, #16]
  40d84c:	bl	403c1c <clear@@Base+0xa9c>
  40d850:	cbnz	w0, 40d7b8 <clear@@Base+0xa638>
  40d854:	str	wzr, [x19, #40]
  40d858:	ldr	x21, [x22, #16]
  40d85c:	ldr	x19, [x22, #32]
  40d860:	adrp	x22, 436000 <PC+0x47d0>
  40d864:	add	x22, x22, #0x2a0
  40d868:	cmp	x20, x21
  40d86c:	b.gt	40d88c <clear@@Base+0xa70c>
  40d870:	mov	x0, x19
  40d874:	mov	x1, x21
  40d878:	bl	40d69c <clear@@Base+0xa51c>
  40d87c:	cmp	x20, x21
  40d880:	cset	x0, lt  // lt = tstop
  40d884:	sub	x19, x19, x0
  40d888:	b	40d800 <clear@@Base+0xa680>
  40d88c:	mov	x0, x21
  40d890:	mov	x2, #0x0                   	// #0
  40d894:	mov	x1, #0x0                   	// #0
  40d898:	bl	40d2bc <clear@@Base+0xa13c>
  40d89c:	mov	x21, x0
  40d8a0:	ldr	w0, [x22]
  40d8a4:	tst	x0, #0x3
  40d8a8:	b.eq	40d8b4 <clear@@Base+0xa734>  // b.none
  40d8ac:	bl	40d5b4 <clear@@Base+0xa434>
  40d8b0:	b	40d7b8 <clear@@Base+0xa638>
  40d8b4:	cmn	x21, #0x1
  40d8b8:	b.eq	40d7b8 <clear@@Base+0xa638>  // b.none
  40d8bc:	add	x19, x19, #0x1
  40d8c0:	bl	40d5e4 <clear@@Base+0xa464>
  40d8c4:	b	40d868 <clear@@Base+0xa6e8>
  40d8c8:	bl	403c1c <clear@@Base+0xa9c>
  40d8cc:	cbnz	w0, 40d7b8 <clear@@Base+0xa638>
  40d8d0:	str	wzr, [x19, #40]
  40d8d4:	adrp	x22, 436000 <PC+0x47d0>
  40d8d8:	ldr	x19, [x21, #32]
  40d8dc:	add	x22, x22, #0x2a0
  40d8e0:	ldr	x21, [x21, #16]
  40d8e4:	cmp	x20, x21
  40d8e8:	b.lt	40d8fc <clear@@Base+0xa77c>  // b.tstop
  40d8ec:	mov	x1, x21
  40d8f0:	mov	x0, x19
  40d8f4:	bl	40d69c <clear@@Base+0xa51c>
  40d8f8:	b	40d800 <clear@@Base+0xa680>
  40d8fc:	mov	x0, x21
  40d900:	mov	x2, #0x0                   	// #0
  40d904:	mov	x1, #0x0                   	// #0
  40d908:	bl	40d3ac <clear@@Base+0xa22c>
  40d90c:	mov	x21, x0
  40d910:	ldr	w0, [x22]
  40d914:	tst	x0, #0x3
  40d918:	b.ne	40d8ac <clear@@Base+0xa72c>  // b.any
  40d91c:	cmn	x21, #0x1
  40d920:	b.eq	40d7b8 <clear@@Base+0xa638>  // b.none
  40d924:	sub	x19, x19, #0x1
  40d928:	bl	40d5e4 <clear@@Base+0xa464>
  40d92c:	b	40d8e4 <clear@@Base+0xa764>
  40d930:	mov	x19, #0x1                   	// #1
  40d934:	b	40d800 <clear@@Base+0xa680>
  40d938:	cmp	x0, #0x1
  40d93c:	b.le	40da80 <clear@@Base+0xa900>
  40d940:	stp	x29, x30, [sp, #-48]!
  40d944:	mov	x29, sp
  40d948:	stp	x19, x20, [sp, #16]
  40d94c:	mov	x20, x0
  40d950:	adrp	x0, 432000 <PC+0x7d0>
  40d954:	stp	x21, x22, [sp, #32]
  40d958:	ldr	x19, [x0, #2720]
  40d95c:	add	x0, x0, #0xaa0
  40d960:	cmp	x19, x0
  40d964:	b.eq	40d974 <clear@@Base+0xa7f4>  // b.none
  40d968:	ldr	x1, [x19, #32]
  40d96c:	cmp	x1, x20
  40d970:	b.lt	40d998 <clear@@Base+0xa818>  // b.tstop
  40d974:	ldr	x1, [x19, #32]
  40d978:	cmp	x1, x20
  40d97c:	b.ne	40d9a0 <clear@@Base+0xa820>  // b.any
  40d980:	ldr	x8, [x19, #16]
  40d984:	mov	x0, x8
  40d988:	ldp	x19, x20, [sp, #16]
  40d98c:	ldp	x21, x22, [sp, #32]
  40d990:	ldp	x29, x30, [sp], #48
  40d994:	ret
  40d998:	ldr	x19, [x19]
  40d99c:	b	40d960 <clear@@Base+0xa7e0>
  40d9a0:	cmp	x19, x0
  40d9a4:	ldr	x22, [x19, #8]
  40d9a8:	b.eq	40d9c0 <clear@@Base+0xa840>  // b.none
  40d9ac:	ldr	x0, [x22, #32]
  40d9b0:	sub	x1, x1, x20
  40d9b4:	sub	x0, x20, x0
  40d9b8:	cmp	x0, x1
  40d9bc:	b.ge	40da2c <clear@@Base+0xa8ac>  // b.tcont
  40d9c0:	ldr	x0, [x22, #16]
  40d9c4:	bl	403c1c <clear@@Base+0xa9c>
  40d9c8:	cbz	w0, 40d9d4 <clear@@Base+0xa854>
  40d9cc:	mov	x8, #0xffffffffffffffff    	// #-1
  40d9d0:	b	40d984 <clear@@Base+0xa804>
  40d9d4:	ldr	x8, [x22, #16]
  40d9d8:	adrp	x19, 436000 <PC+0x47d0>
  40d9dc:	ldr	x21, [x22, #32]
  40d9e0:	add	x19, x19, #0x2a0
  40d9e4:	cmp	x21, x20
  40d9e8:	b.lt	40d9fc <clear@@Base+0xa87c>  // b.tstop
  40d9ec:	mov	x1, x8
  40d9f0:	mov	x0, x21
  40d9f4:	bl	40d69c <clear@@Base+0xa51c>
  40d9f8:	b	40d984 <clear@@Base+0xa804>
  40d9fc:	mov	x0, x8
  40da00:	mov	x2, #0x0                   	// #0
  40da04:	mov	x1, #0x0                   	// #0
  40da08:	bl	40d2bc <clear@@Base+0xa13c>
  40da0c:	mov	x8, x0
  40da10:	ldr	w0, [x19]
  40da14:	tst	x0, #0x3
  40da18:	b.ne	40d9cc <clear@@Base+0xa84c>  // b.any
  40da1c:	cmn	x8, #0x1
  40da20:	b.eq	40d9cc <clear@@Base+0xa84c>  // b.none
  40da24:	add	x21, x21, #0x1
  40da28:	b	40d9e4 <clear@@Base+0xa864>
  40da2c:	ldr	x0, [x19, #16]
  40da30:	bl	403c1c <clear@@Base+0xa9c>
  40da34:	cbnz	w0, 40d9cc <clear@@Base+0xa84c>
  40da38:	ldr	x8, [x19, #16]
  40da3c:	ldr	x21, [x19, #32]
  40da40:	adrp	x19, 436000 <PC+0x47d0>
  40da44:	add	x19, x19, #0x2a0
  40da48:	cmp	x21, x20
  40da4c:	b.le	40d9ec <clear@@Base+0xa86c>
  40da50:	mov	x0, x8
  40da54:	mov	x2, #0x0                   	// #0
  40da58:	mov	x1, #0x0                   	// #0
  40da5c:	bl	40d3ac <clear@@Base+0xa22c>
  40da60:	mov	x8, x0
  40da64:	ldr	w0, [x19]
  40da68:	tst	x0, #0x3
  40da6c:	b.ne	40d9cc <clear@@Base+0xa84c>  // b.any
  40da70:	cmn	x8, #0x1
  40da74:	b.eq	40d9cc <clear@@Base+0xa84c>  // b.none
  40da78:	sub	x21, x21, #0x1
  40da7c:	b	40da48 <clear@@Base+0xa8c8>
  40da80:	mov	x8, #0x0                   	// #0
  40da84:	mov	x0, x8
  40da88:	ret
  40da8c:	stp	x29, x30, [sp, #-48]!
  40da90:	mov	x29, sp
  40da94:	stp	x19, x20, [sp, #16]
  40da98:	mov	w20, w0
  40da9c:	stp	x21, x22, [sp, #32]
  40daa0:	bl	4109c8 <error@@Base+0x4fc>
  40daa4:	adrp	x22, 436000 <PC+0x47d0>
  40daa8:	mov	x19, x0
  40daac:	add	x22, x22, #0x168
  40dab0:	bl	403654 <clear@@Base+0x4d4>
  40dab4:	mov	x21, x0
  40dab8:	cmp	w20, #0x0
  40dabc:	ccmn	x19, #0x1, #0x0, ge  // ge = tcont
  40dac0:	b.ne	40db0c <clear@@Base+0xa98c>  // b.any
  40dac4:	ldr	w0, [x22]
  40dac8:	cmp	w0, w20
  40dacc:	b.gt	40daf8 <clear@@Base+0xa978>
  40dad0:	mov	x19, x21
  40dad4:	mov	x0, x19
  40dad8:	bl	40d798 <clear@@Base+0xa618>
  40dadc:	cmp	x19, x21
  40dae0:	cset	x1, eq  // eq = none
  40dae4:	sub	x0, x0, x1
  40dae8:	ldp	x19, x20, [sp, #16]
  40daec:	ldp	x21, x22, [sp, #32]
  40daf0:	ldp	x29, x30, [sp], #48
  40daf4:	ret
  40daf8:	add	w20, w20, #0x1
  40dafc:	mov	w0, w20
  40db00:	bl	4109c8 <error@@Base+0x4fc>
  40db04:	mov	x19, x0
  40db08:	b	40dab8 <clear@@Base+0xa938>
  40db0c:	cmn	x19, #0x1
  40db10:	csel	x19, x19, x21, ne  // ne = any
  40db14:	b	40dad4 <clear@@Base+0xa954>
  40db18:	stp	x29, x30, [sp, #-80]!
  40db1c:	mov	x29, sp
  40db20:	stp	x19, x20, [sp, #16]
  40db24:	mov	x20, x0
  40db28:	stp	x21, x22, [sp, #32]
  40db2c:	stp	x23, x24, [sp, #48]
  40db30:	mov	x23, x1
  40db34:	stp	x25, x26, [sp, #64]
  40db38:	ldrb	w0, [x0]
  40db3c:	cmp	w0, #0x2d
  40db40:	b.ne	40dbc4 <clear@@Base+0xaa44>  // b.any
  40db44:	add	x20, x20, #0x1
  40db48:	bl	408eb0 <clear@@Base+0x5d30>
  40db4c:	mov	x24, x0
  40db50:	mov	x0, #0x0                   	// #0
  40db54:	bl	409060 <clear@@Base+0x5ee0>
  40db58:	bl	402f38 <setlocale@plt+0x1318>
  40db5c:	bl	4100c4 <clear@@Base+0xcf44>
  40db60:	mov	w0, #0x0                   	// #0
  40db64:	bl	402538 <setlocale@plt+0x918>
  40db68:	mov	w0, #0x0                   	// #0
  40db6c:	bl	412c6c <winch@@Base+0xd8>
  40db70:	mov	w0, #0x0                   	// #0
  40db74:	bl	4017e0 <dup@plt>
  40db78:	mov	w22, w0
  40db7c:	mov	w0, #0x0                   	// #0
  40db80:	bl	401a30 <close@plt>
  40db84:	adrp	x0, 417000 <winch@@Base+0x446c>
  40db88:	mov	w1, #0x0                   	// #0
  40db8c:	add	x0, x0, #0xabc
  40db90:	bl	401930 <open@plt>
  40db94:	tbz	w0, #31, 40dba0 <clear@@Base+0xaa20>
  40db98:	mov	w0, w22
  40db9c:	bl	4017e0 <dup@plt>
  40dba0:	adrp	x0, 414000 <winch@@Base+0x146c>
  40dba4:	add	x0, x0, #0x7e3
  40dba8:	bl	40874c <clear@@Base+0x55cc>
  40dbac:	mov	x26, x0
  40dbb0:	cbnz	x0, 40dbec <clear@@Base+0xaa6c>
  40dbb4:	ldrb	w0, [x20]
  40dbb8:	cbz	w0, 40dd08 <clear@@Base+0xab88>
  40dbbc:	mov	x0, x20
  40dbc0:	b	40dd10 <clear@@Base+0xab90>
  40dbc4:	bl	4032f4 <clear@@Base+0x174>
  40dbc8:	adrp	x0, 414000 <winch@@Base+0x146c>
  40dbcc:	add	x0, x0, #0x367
  40dbd0:	bl	410240 <clear@@Base+0xd0c0>
  40dbd4:	mov	x0, x20
  40dbd8:	bl	410240 <clear@@Base+0xd0c0>
  40dbdc:	adrp	x0, 417000 <winch@@Base+0x446c>
  40dbe0:	add	x0, x0, #0xd1a
  40dbe4:	bl	410240 <clear@@Base+0xd0c0>
  40dbe8:	b	40db48 <clear@@Base+0xa9c8>
  40dbec:	ldrb	w1, [x0]
  40dbf0:	cbz	w1, 40dbb4 <clear@@Base+0xaa34>
  40dbf4:	ldrb	w1, [x20]
  40dbf8:	cbnz	w1, 40dc9c <clear@@Base+0xab1c>
  40dbfc:	bl	4021b8 <setlocale@plt+0x598>
  40dc00:	mov	x19, x0
  40dc04:	cbz	x19, 40dbb4 <clear@@Base+0xaa34>
  40dc08:	mov	x0, x19
  40dc0c:	bl	401a10 <system@plt>
  40dc10:	mov	x0, x19
  40dc14:	bl	401a90 <free@plt>
  40dc18:	mov	w0, #0x0                   	// #0
  40dc1c:	bl	401a30 <close@plt>
  40dc20:	mov	w0, w22
  40dc24:	bl	4017e0 <dup@plt>
  40dc28:	mov	w0, w22
  40dc2c:	bl	401a30 <close@plt>
  40dc30:	mov	w0, #0x1                   	// #1
  40dc34:	bl	412c6c <winch@@Base+0xd8>
  40dc38:	mov	w0, #0x1                   	// #1
  40dc3c:	bl	402538 <setlocale@plt+0x918>
  40dc40:	cbz	x23, 40dc68 <clear@@Base+0xaae8>
  40dc44:	mov	x0, x23
  40dc48:	bl	410240 <clear@@Base+0xd0c0>
  40dc4c:	adrp	x0, 417000 <winch@@Base+0x446c>
  40dc50:	add	x0, x0, #0xac5
  40dc54:	bl	410240 <clear@@Base+0xd0c0>
  40dc58:	bl	410490 <clear@@Base+0xd310>
  40dc5c:	mov	w0, #0xa                   	// #10
  40dc60:	bl	410140 <clear@@Base+0xcfc0>
  40dc64:	bl	4100c4 <clear@@Base+0xcf44>
  40dc68:	bl	40303c <setlocale@plt+0x141c>
  40dc6c:	mov	w1, #0x1                   	// #1
  40dc70:	adrp	x0, 436000 <PC+0x47d0>
  40dc74:	str	w1, [x0, #444]
  40dc78:	mov	x0, x24
  40dc7c:	bl	409648 <clear@@Base+0x64c8>
  40dc80:	ldp	x19, x20, [sp, #16]
  40dc84:	mov	w0, #0x0                   	// #0
  40dc88:	ldp	x21, x22, [sp, #32]
  40dc8c:	ldp	x23, x24, [sp, #48]
  40dc90:	ldp	x25, x26, [sp, #64]
  40dc94:	ldp	x29, x30, [sp], #80
  40dc98:	b	412b94 <winch@@Base>
  40dc9c:	mov	x0, x20
  40dca0:	bl	409a84 <clear@@Base+0x6904>
  40dca4:	mov	x25, x0
  40dca8:	cbz	x0, 40dbb4 <clear@@Base+0xaa34>
  40dcac:	mov	x0, x26
  40dcb0:	bl	4017b0 <strlen@plt>
  40dcb4:	mov	x21, x0
  40dcb8:	mov	x0, x25
  40dcbc:	bl	4017b0 <strlen@plt>
  40dcc0:	add	w21, w21, w0
  40dcc4:	add	w21, w21, #0x5
  40dcc8:	mov	w1, #0x1                   	// #1
  40dccc:	mov	w0, w21
  40dcd0:	bl	402180 <setlocale@plt+0x560>
  40dcd4:	mov	x19, x0
  40dcd8:	bl	40a688 <clear@@Base+0x7508>
  40dcdc:	mov	x5, x25
  40dce0:	mov	x4, x0
  40dce4:	mov	x3, x26
  40dce8:	sxtw	x1, w21
  40dcec:	adrp	x2, 414000 <winch@@Base+0x146c>
  40dcf0:	add	x2, x2, #0x7ec
  40dcf4:	mov	x0, x19
  40dcf8:	bl	401870 <snprintf@plt>
  40dcfc:	mov	x0, x25
  40dd00:	bl	401a90 <free@plt>
  40dd04:	b	40dc04 <clear@@Base+0xaa84>
  40dd08:	adrp	x0, 418000 <winch@@Base+0x546c>
  40dd0c:	add	x0, x0, #0xa9f
  40dd10:	bl	4021b8 <setlocale@plt+0x598>
  40dd14:	mov	x19, x0
  40dd18:	b	40dc08 <clear@@Base+0xaa88>
  40dd1c:	stp	x29, x30, [sp, #-64]!
  40dd20:	mov	x29, sp
  40dd24:	stp	x19, x20, [sp, #16]
  40dd28:	mov	x19, x0
  40dd2c:	mov	x0, x1
  40dd30:	stp	x21, x22, [sp, #32]
  40dd34:	mov	x22, x1
  40dd38:	str	x23, [sp, #48]
  40dd3c:	mov	x23, x2
  40dd40:	bl	403c1c <clear@@Base+0xa9c>
  40dd44:	cbz	w0, 40dd74 <clear@@Base+0xabf4>
  40dd48:	adrp	x0, 417000 <winch@@Base+0x446c>
  40dd4c:	add	x0, x0, #0xad6
  40dd50:	mov	x1, #0x0                   	// #0
  40dd54:	mov	w20, #0xffffffff            	// #-1
  40dd58:	bl	4104cc <error@@Base>
  40dd5c:	mov	w0, w20
  40dd60:	ldp	x19, x20, [sp, #16]
  40dd64:	ldp	x21, x22, [sp, #32]
  40dd68:	ldr	x23, [sp, #48]
  40dd6c:	ldp	x29, x30, [sp], #64
  40dd70:	ret
  40dd74:	mov	w20, w0
  40dd78:	adrp	x1, 413000 <winch@@Base+0x46c>
  40dd7c:	mov	x0, x19
  40dd80:	add	x1, x1, #0xec7
  40dd84:	bl	401940 <popen@plt>
  40dd88:	mov	x21, x0
  40dd8c:	cbnz	x0, 40dda0 <clear@@Base+0xac20>
  40dd90:	adrp	x0, 417000 <winch@@Base+0x446c>
  40dd94:	mov	x1, #0x0                   	// #0
  40dd98:	add	x0, x0, #0xaf4
  40dd9c:	b	40dd54 <clear@@Base+0xabd4>
  40dda0:	bl	4032f4 <clear@@Base+0x174>
  40dda4:	adrp	x0, 414000 <winch@@Base+0x146c>
  40dda8:	add	x0, x0, #0x367
  40ddac:	bl	410240 <clear@@Base+0xd0c0>
  40ddb0:	mov	x0, x19
  40ddb4:	bl	410240 <clear@@Base+0xd0c0>
  40ddb8:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ddbc:	add	x0, x0, #0xd1a
  40ddc0:	bl	410240 <clear@@Base+0xd0c0>
  40ddc4:	mov	w19, #0xffffffff            	// #-1
  40ddc8:	bl	402f38 <setlocale@plt+0x1318>
  40ddcc:	bl	4100c4 <clear@@Base+0xcf44>
  40ddd0:	mov	w0, #0x0                   	// #0
  40ddd4:	bl	402538 <setlocale@plt+0x918>
  40ddd8:	mov	w0, #0x0                   	// #0
  40dddc:	bl	412c6c <winch@@Base+0xd8>
  40dde0:	mov	x1, #0x1                   	// #1
  40dde4:	mov	w0, #0xd                   	// #13
  40dde8:	bl	4018b0 <signal@plt>
  40ddec:	cmn	x23, #0x1
  40ddf0:	b.eq	40de04 <clear@@Base+0xac84>  // b.none
  40ddf4:	add	x0, x22, #0x1
  40ddf8:	cmp	x22, x23
  40ddfc:	b.gt	40de64 <clear@@Base+0xace4>
  40de00:	mov	x22, x0
  40de04:	bl	403b14 <clear@@Base+0x994>
  40de08:	mov	w19, w0
  40de0c:	cmn	w0, #0x1
  40de10:	b.ne	40de54 <clear@@Base+0xacd4>  // b.any
  40de14:	mov	x0, x21
  40de18:	bl	401b90 <pclose@plt>
  40de1c:	mov	x1, #0x0                   	// #0
  40de20:	mov	w0, #0xd                   	// #13
  40de24:	bl	4018b0 <signal@plt>
  40de28:	mov	w0, #0x1                   	// #1
  40de2c:	bl	412c6c <winch@@Base+0xd8>
  40de30:	mov	w0, #0x1                   	// #1
  40de34:	bl	402538 <setlocale@plt+0x918>
  40de38:	bl	40303c <setlocale@plt+0x141c>
  40de3c:	adrp	x0, 436000 <PC+0x47d0>
  40de40:	mov	w1, #0x1                   	// #1
  40de44:	str	w1, [x0, #444]
  40de48:	mov	w0, #0x0                   	// #0
  40de4c:	bl	412b94 <winch@@Base>
  40de50:	b	40dd5c <clear@@Base+0xabdc>
  40de54:	mov	x1, x21
  40de58:	bl	401830 <putc@plt>
  40de5c:	cmn	w0, #0x1
  40de60:	b.ne	40ddec <clear@@Base+0xac6c>  // b.any
  40de64:	cmp	w19, #0xa
  40de68:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  40de6c:	b.eq	40de14 <clear@@Base+0xac94>  // b.none
  40de70:	bl	403b14 <clear@@Base+0x994>
  40de74:	mov	w19, w0
  40de78:	cmn	w0, #0x1
  40de7c:	b.eq	40de14 <clear@@Base+0xac94>  // b.none
  40de80:	mov	x1, x21
  40de84:	bl	401830 <putc@plt>
  40de88:	cmn	w0, #0x1
  40de8c:	b.ne	40de64 <clear@@Base+0xace4>  // b.any
  40de90:	b	40de14 <clear@@Base+0xac94>
  40de94:	stp	x29, x30, [sp, #-48]!
  40de98:	mov	x29, sp
  40de9c:	stp	x19, x20, [sp, #16]
  40dea0:	stp	x21, x22, [sp, #32]
  40dea4:	mov	w22, w0
  40dea8:	mov	x21, x1
  40deac:	bl	40e318 <clear@@Base+0xb198>
  40deb0:	mov	x20, x0
  40deb4:	cmn	x0, #0x1
  40deb8:	b.eq	40df20 <clear@@Base+0xada0>  // b.none
  40debc:	mov	w0, #0x0                   	// #0
  40dec0:	bl	4109c8 <error@@Base+0x4fc>
  40dec4:	mov	x19, x0
  40dec8:	cmn	x0, #0x1
  40decc:	b.ne	40ded4 <clear@@Base+0xad54>  // b.any
  40ded0:	mov	x19, #0x0                   	// #0
  40ded4:	mov	w0, #0xffffffff            	// #-1
  40ded8:	bl	4109c8 <error@@Base+0x4fc>
  40dedc:	cmp	w22, #0x2e
  40dee0:	mov	x2, x0
  40dee4:	b.ne	40def0 <clear@@Base+0xad70>  // b.any
  40dee8:	mov	x1, x19
  40deec:	b	40defc <clear@@Base+0xad7c>
  40def0:	cmp	x19, x20
  40def4:	b.lt	40df10 <clear@@Base+0xad90>  // b.tstop
  40def8:	mov	x1, x20
  40defc:	mov	x0, x21
  40df00:	ldp	x19, x20, [sp, #16]
  40df04:	ldp	x21, x22, [sp, #32]
  40df08:	ldp	x29, x30, [sp], #48
  40df0c:	b	40dd1c <clear@@Base+0xab9c>
  40df10:	cmn	x0, #0x1
  40df14:	b.eq	40dee8 <clear@@Base+0xad68>  // b.none
  40df18:	mov	x2, x20
  40df1c:	b	40dee8 <clear@@Base+0xad68>
  40df20:	ldp	x19, x20, [sp, #16]
  40df24:	ldp	x21, x22, [sp, #32]
  40df28:	ldp	x29, x30, [sp], #48
  40df2c:	ret
  40df30:	sub	w2, w0, #0x61
  40df34:	cmp	w2, #0x19
  40df38:	b.hi	40df50 <clear@@Base+0xadd0>  // b.pmore
  40df3c:	adrp	x0, 434000 <PC+0x27d0>
  40df40:	add	x1, x0, #0xa28
  40df44:	mov	w0, #0x28                  	// #40
  40df48:	smaddl	x0, w0, w2, x1
  40df4c:	ret
  40df50:	sub	w1, w0, #0x41
  40df54:	cmp	w1, #0x19
  40df58:	b.hi	40df70 <clear@@Base+0xadf0>  // b.pmore
  40df5c:	adrp	x1, 434000 <PC+0x27d0>
  40df60:	sub	w0, w0, #0x27
  40df64:	add	x1, x1, #0xa28
  40df68:	mov	w2, #0x28                  	// #40
  40df6c:	b	40df48 <clear@@Base+0xadc8>
  40df70:	cmp	w0, #0x23
  40df74:	b.eq	40df9c <clear@@Base+0xae1c>  // b.none
  40df78:	stp	x29, x30, [sp, #-16]!
  40df7c:	mov	x1, #0x0                   	// #0
  40df80:	adrp	x0, 417000 <winch@@Base+0x446c>
  40df84:	mov	x29, sp
  40df88:	add	x0, x0, #0xb07
  40df8c:	bl	4104cc <error@@Base>
  40df90:	mov	x0, #0x0                   	// #0
  40df94:	ldp	x29, x30, [sp], #16
  40df98:	ret
  40df9c:	adrp	x0, 434000 <PC+0x27d0>
  40dfa0:	add	x0, x0, #0xa28
  40dfa4:	add	x0, x0, #0x820
  40dfa8:	ret
  40dfac:	stp	x29, x30, [sp, #-32]!
  40dfb0:	cmp	w0, #0x2e
  40dfb4:	mov	x29, sp
  40dfb8:	str	x19, [sp, #16]
  40dfbc:	b.eq	40e084 <clear@@Base+0xaf04>  // b.none
  40dfc0:	b.gt	40dff8 <clear@@Base+0xae78>
  40dfc4:	cmp	w0, #0x24
  40dfc8:	b.eq	40e02c <clear@@Base+0xaeac>  // b.none
  40dfcc:	cmp	w0, #0x27
  40dfd0:	b.eq	40e0b0 <clear@@Base+0xaf30>  // b.none
  40dfd4:	bl	40df30 <clear@@Base+0xadb0>
  40dfd8:	cbz	x0, 40e020 <clear@@Base+0xaea0>
  40dfdc:	ldr	x1, [x0, #24]
  40dfe0:	cmn	x1, #0x1
  40dfe4:	b.ne	40e020 <clear@@Base+0xaea0>  // b.any
  40dfe8:	adrp	x0, 417000 <winch@@Base+0x446c>
  40dfec:	mov	x1, #0x0                   	// #0
  40dff0:	add	x0, x0, #0xb1b
  40dff4:	b	40e040 <clear@@Base+0xaec0>
  40dff8:	cmp	w0, #0x5e
  40dffc:	b.ne	40dfd4 <clear@@Base+0xae54>  // b.any
  40e000:	adrp	x0, 434000 <PC+0x27d0>
  40e004:	add	x0, x0, #0xa28
  40e008:	add	x0, x0, #0x870
  40e00c:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40e010:	ldr	x1, [x1, #2136]
  40e014:	stp	x1, xzr, [x0, #8]
  40e018:	str	xzr, [x0, #24]
  40e01c:	str	wzr, [x0, #32]
  40e020:	ldr	x19, [sp, #16]
  40e024:	ldp	x29, x30, [sp], #32
  40e028:	ret
  40e02c:	bl	403d7c <clear@@Base+0xbfc>
  40e030:	cbz	w0, 40e04c <clear@@Base+0xaecc>
  40e034:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e038:	add	x0, x0, #0x9de
  40e03c:	mov	x1, #0x0                   	// #0
  40e040:	bl	4104cc <error@@Base>
  40e044:	mov	x0, #0x0                   	// #0
  40e048:	b	40e020 <clear@@Base+0xaea0>
  40e04c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e050:	ldr	x19, [x0, #2136]
  40e054:	bl	4036a0 <clear@@Base+0x520>
  40e058:	adrp	x1, 436000 <PC+0x47d0>
  40e05c:	ldr	w2, [x1, #360]
  40e060:	adrp	x1, 434000 <PC+0x27d0>
  40e064:	add	x1, x1, #0xa28
  40e068:	add	x1, x1, #0x870
  40e06c:	str	x19, [x1, #8]
  40e070:	str	xzr, [x1, #16]
  40e074:	str	x0, [x1, #24]
  40e078:	str	w2, [x1, #32]
  40e07c:	mov	x0, x1
  40e080:	b	40e020 <clear@@Base+0xaea0>
  40e084:	adrp	x0, 434000 <PC+0x27d0>
  40e088:	add	x0, x0, #0xa28
  40e08c:	add	x19, x0, #0x870
  40e090:	mov	w1, #0x0                   	// #0
  40e094:	add	x0, x0, #0x888
  40e098:	bl	410b68 <error@@Base+0x69c>
  40e09c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e0a0:	ldr	x0, [x0, #2136]
  40e0a4:	stp	x0, xzr, [x19, #8]
  40e0a8:	mov	x0, x19
  40e0ac:	b	40e020 <clear@@Base+0xaea0>
  40e0b0:	adrp	x0, 434000 <PC+0x27d0>
  40e0b4:	add	x0, x0, #0xa28
  40e0b8:	add	x0, x0, #0x848
  40e0bc:	b	40e020 <clear@@Base+0xaea0>
  40e0c0:	adrp	x0, 434000 <PC+0x27d0>
  40e0c4:	add	x0, x0, #0xa28
  40e0c8:	mov	w1, #0x0                   	// #0
  40e0cc:	mov	x4, #0xffffffffffffffff    	// #-1
  40e0d0:	cmp	w1, #0x34
  40e0d4:	b.eq	40e11c <clear@@Base+0xaf9c>  // b.none
  40e0d8:	cmp	w1, #0x35
  40e0dc:	b.eq	40e124 <clear@@Base+0xafa4>  // b.none
  40e0e0:	add	w2, w1, #0x61
  40e0e4:	cmp	w1, #0x19
  40e0e8:	and	w3, w2, #0xff
  40e0ec:	add	w2, w1, #0x27
  40e0f0:	and	w2, w2, #0xff
  40e0f4:	csel	w2, w2, w3, gt
  40e0f8:	strb	w2, [x0]
  40e0fc:	add	w1, w1, #0x1
  40e100:	stp	xzr, xzr, [x0, #8]
  40e104:	cmp	w1, #0x36
  40e108:	add	x0, x0, #0x28
  40e10c:	stur	x4, [x0, #-16]
  40e110:	stur	w4, [x0, #-8]
  40e114:	b.ne	40e0d0 <clear@@Base+0xaf50>  // b.any
  40e118:	ret
  40e11c:	mov	w2, #0x23                  	// #35
  40e120:	b	40e0f8 <clear@@Base+0xaf78>
  40e124:	mov	w2, #0x27                  	// #39
  40e128:	b	40e0f8 <clear@@Base+0xaf78>
  40e12c:	stp	x29, x30, [sp, #-16]!
  40e130:	mov	x29, sp
  40e134:	bl	40dfac <clear@@Base+0xae2c>
  40e138:	cmp	x0, #0x0
  40e13c:	cset	w0, eq  // eq = none
  40e140:	ldp	x29, x30, [sp], #16
  40e144:	ret
  40e148:	stp	x29, x30, [sp, #-48]!
  40e14c:	mov	x29, sp
  40e150:	stp	x19, x20, [sp, #16]
  40e154:	mov	w20, w1
  40e158:	bl	40df30 <clear@@Base+0xadb0>
  40e15c:	cbz	x0, 40e180 <clear@@Base+0xb000>
  40e160:	mov	x19, x0
  40e164:	mov	w1, w20
  40e168:	add	x0, sp, #0x20
  40e16c:	bl	410b68 <error@@Base+0x69c>
  40e170:	ldr	x0, [sp, #32]
  40e174:	cmn	x0, #0x1
  40e178:	b.ne	40e18c <clear@@Base+0xb00c>  // b.any
  40e17c:	bl	403164 <setlocale@plt+0x1544>
  40e180:	ldp	x19, x20, [sp, #16]
  40e184:	ldp	x29, x30, [sp], #48
  40e188:	ret
  40e18c:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  40e190:	ldr	w1, [sp, #40]
  40e194:	str	x0, [x19, #24]
  40e198:	adrp	x0, 435000 <PC+0x37d0>
  40e19c:	ldr	x2, [x2, #2136]
  40e1a0:	stp	x2, xzr, [x19, #8]
  40e1a4:	str	w1, [x19, #32]
  40e1a8:	mov	w1, #0x1                   	// #1
  40e1ac:	str	w1, [x0, #704]
  40e1b0:	b	40e180 <clear@@Base+0xb000>
  40e1b4:	stp	x29, x30, [sp, #-16]!
  40e1b8:	mov	x29, sp
  40e1bc:	bl	40df30 <clear@@Base+0xadb0>
  40e1c0:	cbz	x0, 40e1ec <clear@@Base+0xb06c>
  40e1c4:	ldr	x1, [x0, #24]
  40e1c8:	cmn	x1, #0x1
  40e1cc:	b.ne	40e1d8 <clear@@Base+0xb058>  // b.any
  40e1d0:	ldp	x29, x30, [sp], #16
  40e1d4:	b	403164 <setlocale@plt+0x1544>
  40e1d8:	mov	x1, #0xffffffffffffffff    	// #-1
  40e1dc:	str	x1, [x0, #24]
  40e1e0:	adrp	x0, 435000 <PC+0x37d0>
  40e1e4:	mov	w1, #0x1                   	// #1
  40e1e8:	str	w1, [x0, #704]
  40e1ec:	ldp	x29, x30, [sp], #16
  40e1f0:	ret
  40e1f4:	stp	x29, x30, [sp, #-32]!
  40e1f8:	mov	x29, sp
  40e1fc:	bl	404190 <clear@@Base+0x1010>
  40e200:	tbnz	w0, #3, 40e240 <clear@@Base+0xb0c0>
  40e204:	mov	w1, #0x0                   	// #0
  40e208:	add	x0, sp, #0x10
  40e20c:	bl	410b68 <error@@Base+0x69c>
  40e210:	ldr	x1, [sp, #16]
  40e214:	cmn	x1, #0x1
  40e218:	b.eq	40e240 <clear@@Base+0xb0c0>  // b.none
  40e21c:	adrp	x0, 434000 <PC+0x27d0>
  40e220:	add	x0, x0, #0xa28
  40e224:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  40e228:	ldr	x2, [x2, #2136]
  40e22c:	str	x1, [x0, #2144]
  40e230:	ldr	w1, [sp, #24]
  40e234:	str	x2, [x0, #2128]
  40e238:	str	xzr, [x0, #2136]
  40e23c:	str	w1, [x0, #2152]
  40e240:	ldp	x29, x30, [sp], #32
  40e244:	ret
  40e248:	stp	x29, x30, [sp, #-48]!
  40e24c:	mov	x29, sp
  40e250:	stp	x19, x20, [sp, #16]
  40e254:	stp	x21, x22, [sp, #32]
  40e258:	bl	40dfac <clear@@Base+0xae2c>
  40e25c:	cbz	x0, 40e308 <clear@@Base+0xb188>
  40e260:	mov	x19, x0
  40e264:	adrp	x0, 434000 <PC+0x27d0>
  40e268:	add	x0, x0, #0xa28
  40e26c:	adrp	x20, 431000 <winch@@Base+0x1e46c>
  40e270:	add	x1, x0, #0x848
  40e274:	cmp	x19, x1
  40e278:	b.ne	40e2a4 <clear@@Base+0xb124>  // b.any
  40e27c:	ldr	x1, [x0, #2144]
  40e280:	cmn	x1, #0x1
  40e284:	b.ne	40e2a4 <clear@@Base+0xb124>  // b.any
  40e288:	adrp	x1, 436000 <PC+0x47d0>
  40e28c:	str	xzr, [x0, #2136]
  40e290:	ldr	x2, [x20, #2136]
  40e294:	str	x2, [x0, #2128]
  40e298:	ldr	w1, [x1, #540]
  40e29c:	str	xzr, [x0, #2144]
  40e2a0:	str	w1, [x0, #2152]
  40e2a4:	ldr	x0, [x19, #8]
  40e2a8:	cbnz	x0, 40e2d0 <clear@@Base+0xb150>
  40e2ac:	ldr	x21, [x19, #16]
  40e2b0:	bl	40ade8 <clear@@Base+0x7c68>
  40e2b4:	mov	x1, x0
  40e2b8:	mov	x0, x21
  40e2bc:	bl	40aecc <clear@@Base+0x7d4c>
  40e2c0:	str	x0, [x19, #8]
  40e2c4:	ldr	x0, [x19, #16]
  40e2c8:	bl	401a90 <free@plt>
  40e2cc:	str	xzr, [x19, #16]
  40e2d0:	ldr	x1, [x20, #2136]
  40e2d4:	ldr	x0, [x19, #8]
  40e2d8:	ldr	w22, [x19, #32]
  40e2dc:	cmp	x0, x1
  40e2e0:	ldr	x21, [x19, #24]
  40e2e4:	b.ne	40e300 <clear@@Base+0xb180>  // b.any
  40e2e8:	mov	w1, w22
  40e2ec:	mov	x0, x21
  40e2f0:	ldp	x19, x20, [sp, #16]
  40e2f4:	ldp	x21, x22, [sp, #32]
  40e2f8:	ldp	x29, x30, [sp], #48
  40e2fc:	b	40b6e8 <clear@@Base+0x8568>
  40e300:	bl	409060 <clear@@Base+0x5ee0>
  40e304:	cbz	w0, 40e2e8 <clear@@Base+0xb168>
  40e308:	ldp	x19, x20, [sp, #16]
  40e30c:	ldp	x21, x22, [sp, #32]
  40e310:	ldp	x29, x30, [sp], #48
  40e314:	ret
  40e318:	stp	x29, x30, [sp, #-16]!
  40e31c:	mov	x29, sp
  40e320:	bl	40dfac <clear@@Base+0xae2c>
  40e324:	cbz	x0, 40e34c <clear@@Base+0xb1cc>
  40e328:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40e32c:	ldr	x2, [x0, #8]
  40e330:	ldr	x1, [x1, #2136]
  40e334:	cmp	x2, x1
  40e338:	b.eq	40e354 <clear@@Base+0xb1d4>  // b.none
  40e33c:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e340:	mov	x1, #0x0                   	// #0
  40e344:	add	x0, x0, #0xb28
  40e348:	bl	4104cc <error@@Base>
  40e34c:	mov	x0, #0xffffffffffffffff    	// #-1
  40e350:	b	40e358 <clear@@Base+0xb1d8>
  40e354:	ldr	x0, [x0, #24]
  40e358:	ldp	x29, x30, [sp], #16
  40e35c:	ret
  40e360:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40e364:	adrp	x2, 434000 <PC+0x27d0>
  40e368:	add	x2, x2, #0xa28
  40e36c:	ldr	x3, [x1, #2136]
  40e370:	mov	w1, #0x0                   	// #0
  40e374:	ldr	x4, [x2, #8]
  40e378:	cmp	x4, x3
  40e37c:	b.ne	40e3b8 <clear@@Base+0xb238>  // b.any
  40e380:	ldr	x4, [x2, #24]
  40e384:	cmp	x4, x0
  40e388:	b.ne	40e3b8 <clear@@Base+0xb238>  // b.any
  40e38c:	cmp	w1, #0x19
  40e390:	b.gt	40e3a0 <clear@@Base+0xb220>
  40e394:	add	w1, w1, #0x61
  40e398:	and	w0, w1, #0xff
  40e39c:	ret
  40e3a0:	add	w0, w1, #0x27
  40e3a4:	cmp	w1, #0x34
  40e3a8:	and	w0, w0, #0xff
  40e3ac:	mov	w1, #0x23                  	// #35
  40e3b0:	csel	w0, w0, w1, ne  // ne = any
  40e3b4:	b	40e39c <clear@@Base+0xb21c>
  40e3b8:	add	w1, w1, #0x1
  40e3bc:	add	x2, x2, #0x28
  40e3c0:	cmp	w1, #0x35
  40e3c4:	b.ne	40e374 <clear@@Base+0xb1f4>  // b.any
  40e3c8:	mov	w0, #0x0                   	// #0
  40e3cc:	b	40e39c <clear@@Base+0xb21c>
  40e3d0:	adrp	x1, 434000 <PC+0x27d0>
  40e3d4:	add	x1, x1, #0xa28
  40e3d8:	mov	w2, #0x36                  	// #54
  40e3dc:	mov	x3, #0xffffffffffffffff    	// #-1
  40e3e0:	ldr	x4, [x1, #8]
  40e3e4:	cmp	x4, x0
  40e3e8:	b.ne	40e3f0 <clear@@Base+0xb270>  // b.any
  40e3ec:	str	x3, [x1, #24]
  40e3f0:	add	x1, x1, #0x28
  40e3f4:	subs	w2, w2, #0x1
  40e3f8:	b.ne	40e3e0 <clear@@Base+0xb260>  // b.any
  40e3fc:	ret
  40e400:	stp	x29, x30, [sp, #-64]!
  40e404:	mov	x29, sp
  40e408:	stp	x19, x20, [sp, #16]
  40e40c:	adrp	x19, 434000 <PC+0x27d0>
  40e410:	add	x19, x19, #0xa28
  40e414:	stp	x21, x22, [sp, #32]
  40e418:	mov	w22, #0x36                  	// #54
  40e41c:	str	x23, [sp, #48]
  40e420:	mov	x23, x0
  40e424:	bl	40b010 <clear@@Base+0x7e90>
  40e428:	bl	40a21c <clear@@Base+0x709c>
  40e42c:	mov	x20, x0
  40e430:	ldr	x0, [x19, #16]
  40e434:	cbz	x0, 40e468 <clear@@Base+0xb2e8>
  40e438:	bl	40a21c <clear@@Base+0x709c>
  40e43c:	mov	x21, x0
  40e440:	mov	x1, x0
  40e444:	mov	x0, x20
  40e448:	bl	401a70 <strcmp@plt>
  40e44c:	cbnz	w0, 40e460 <clear@@Base+0xb2e0>
  40e450:	ldr	x0, [x19, #16]
  40e454:	str	x23, [x19, #8]
  40e458:	bl	401a90 <free@plt>
  40e45c:	str	xzr, [x19, #16]
  40e460:	mov	x0, x21
  40e464:	bl	401a90 <free@plt>
  40e468:	add	x19, x19, #0x28
  40e46c:	subs	w22, w22, #0x1
  40e470:	b.ne	40e430 <clear@@Base+0xb2b0>  // b.any
  40e474:	mov	x0, x20
  40e478:	ldp	x19, x20, [sp, #16]
  40e47c:	ldp	x21, x22, [sp, #32]
  40e480:	ldr	x23, [sp, #48]
  40e484:	ldp	x29, x30, [sp], #64
  40e488:	b	401a90 <free@plt>
  40e48c:	mov	x2, x1
  40e490:	adrp	x1, 436000 <PC+0x47d0>
  40e494:	ldr	w1, [x1, #524]
  40e498:	cbz	w1, 40e558 <clear@@Base+0xb3d8>
  40e49c:	stp	x29, x30, [sp, #-96]!
  40e4a0:	adrp	x1, 417000 <winch@@Base+0x446c>
  40e4a4:	add	x1, x1, #0xb4c
  40e4a8:	mov	x29, sp
  40e4ac:	stp	x19, x20, [sp, #16]
  40e4b0:	adrp	x19, 434000 <PC+0x27d0>
  40e4b4:	add	x19, x19, #0xa28
  40e4b8:	stp	x23, x24, [sp, #48]
  40e4bc:	adrp	x23, 413000 <winch@@Base+0x46c>
  40e4c0:	adrp	x24, 417000 <winch@@Base+0x446c>
  40e4c4:	add	x23, x23, #0xacd
  40e4c8:	add	x24, x24, #0xb41
  40e4cc:	stp	x21, x22, [sp, #32]
  40e4d0:	mov	w21, #0x35                  	// #53
  40e4d4:	mov	x22, x0
  40e4d8:	bl	401be0 <fprintf@plt>
  40e4dc:	ldr	x0, [x19, #24]
  40e4e0:	cmn	x0, #0x1
  40e4e4:	b.eq	40e538 <clear@@Base+0xb3b8>  // b.none
  40e4e8:	add	x1, sp, #0x48
  40e4ec:	bl	410270 <clear@@Base+0xd0f0>
  40e4f0:	ldr	x0, [x19, #16]
  40e4f4:	cbnz	x0, 40e500 <clear@@Base+0xb380>
  40e4f8:	ldr	x0, [x19, #8]
  40e4fc:	bl	40b010 <clear@@Base+0x7e90>
  40e500:	bl	40a21c <clear@@Base+0x709c>
  40e504:	mov	x20, x0
  40e508:	mov	x1, x23
  40e50c:	bl	401a70 <strcmp@plt>
  40e510:	cbz	w0, 40e530 <clear@@Base+0xb3b0>
  40e514:	ldrb	w2, [x19]
  40e518:	mov	x5, x20
  40e51c:	ldr	w3, [x19, #32]
  40e520:	add	x4, sp, #0x48
  40e524:	mov	x1, x24
  40e528:	mov	x0, x22
  40e52c:	bl	401be0 <fprintf@plt>
  40e530:	mov	x0, x20
  40e534:	bl	401a90 <free@plt>
  40e538:	add	x19, x19, #0x28
  40e53c:	subs	w21, w21, #0x1
  40e540:	b.ne	40e4dc <clear@@Base+0xb35c>  // b.any
  40e544:	ldp	x19, x20, [sp, #16]
  40e548:	ldp	x21, x22, [sp, #32]
  40e54c:	ldp	x23, x24, [sp, #48]
  40e550:	ldp	x29, x30, [sp], #96
  40e554:	ret
  40e558:	ret
  40e55c:	stp	x29, x30, [sp, #-48]!
  40e560:	add	x1, x0, #0x1
  40e564:	mov	x29, sp
  40e568:	stp	x19, x20, [sp, #16]
  40e56c:	str	x1, [sp, #40]
  40e570:	ldrb	w0, [x0]
  40e574:	cmp	w0, #0x6d
  40e578:	b.eq	40e588 <clear@@Base+0xb408>  // b.none
  40e57c:	ldp	x19, x20, [sp, #16]
  40e580:	ldp	x29, x30, [sp], #48
  40e584:	ret
  40e588:	ldr	x1, [sp, #40]
  40e58c:	mov	x0, x1
  40e590:	ldrb	w2, [x0], #1
  40e594:	str	x0, [sp, #40]
  40e598:	cmp	w2, #0x20
  40e59c:	b.eq	40e588 <clear@@Base+0xb408>  // b.none
  40e5a0:	ldrb	w0, [x1]
  40e5a4:	bl	40df30 <clear@@Base+0xadb0>
  40e5a8:	mov	x19, x0
  40e5ac:	cbz	x0, 40e57c <clear@@Base+0xb3fc>
  40e5b0:	ldr	x0, [sp, #40]
  40e5b4:	ldrb	w1, [x0]
  40e5b8:	cmp	w1, #0x20
  40e5bc:	b.eq	40e624 <clear@@Base+0xb4a4>  // b.none
  40e5c0:	add	x1, sp, #0x28
  40e5c4:	bl	410458 <clear@@Base+0xd2d8>
  40e5c8:	adrp	x1, 436000 <PC+0x47d0>
  40e5cc:	cmp	w0, #0x0
  40e5d0:	csinc	w0, w0, wzr, gt
  40e5d4:	ldr	w1, [x1, #360]
  40e5d8:	cmp	w1, w0
  40e5dc:	csel	w20, w1, w0, le
  40e5e0:	ldr	x0, [sp, #40]
  40e5e4:	ldrb	w1, [x0]
  40e5e8:	cmp	w1, #0x20
  40e5ec:	b.eq	40e630 <clear@@Base+0xb4b0>  // b.none
  40e5f0:	add	x1, sp, #0x28
  40e5f4:	bl	41041c <clear@@Base+0xd29c>
  40e5f8:	mov	x2, x0
  40e5fc:	ldr	x0, [sp, #40]
  40e600:	ldrb	w1, [x0]
  40e604:	cmp	w1, #0x20
  40e608:	b.eq	40e63c <clear@@Base+0xb4bc>  // b.none
  40e60c:	stp	xzr, xzr, [x19, #8]
  40e610:	str	x2, [x19, #24]
  40e614:	str	w20, [x19, #32]
  40e618:	bl	4021b8 <setlocale@plt+0x598>
  40e61c:	str	x0, [x19, #16]
  40e620:	b	40e57c <clear@@Base+0xb3fc>
  40e624:	add	x0, x0, #0x1
  40e628:	str	x0, [sp, #40]
  40e62c:	b	40e5b0 <clear@@Base+0xb430>
  40e630:	add	x0, x0, #0x1
  40e634:	str	x0, [sp, #40]
  40e638:	b	40e5e0 <clear@@Base+0xb460>
  40e63c:	add	x1, x0, #0x1
  40e640:	str	x1, [sp, #40]
  40e644:	b	40e5fc <clear@@Base+0xb47c>
  40e648:	stp	x29, x30, [sp, #-48]!
  40e64c:	mov	x29, sp
  40e650:	stp	x19, x20, [sp, #16]
  40e654:	mov	x19, x1
  40e658:	adrp	x1, 436000 <PC+0x47d0>
  40e65c:	ldr	w1, [x1, #316]
  40e660:	cbz	w1, 40e678 <clear@@Base+0xb4f8>
  40e664:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e668:	add	x0, x0, #0xb50
  40e66c:	mov	x1, #0x0                   	// #0
  40e670:	bl	4104cc <error@@Base>
  40e674:	b	40e69c <clear@@Base+0xb51c>
  40e678:	cmp	w0, #0x1
  40e67c:	b.eq	40e724 <clear@@Base+0xb5a4>  // b.none
  40e680:	cmp	w0, #0x2
  40e684:	b.eq	40e6a8 <clear@@Base+0xb528>  // b.none
  40e688:	cbnz	w0, 40e69c <clear@@Base+0xb51c>
  40e68c:	mov	x0, x19
  40e690:	bl	4021b8 <setlocale@plt+0x598>
  40e694:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40e698:	str	x0, [x1, #2112]
  40e69c:	ldp	x19, x20, [sp, #16]
  40e6a0:	ldp	x29, x30, [sp], #48
  40e6a4:	ret
  40e6a8:	bl	404190 <clear@@Base+0x1010>
  40e6ac:	tbz	w0, #0, 40e6c0 <clear@@Base+0xb540>
  40e6b0:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e6b4:	mov	x1, #0x0                   	// #0
  40e6b8:	add	x0, x0, #0xb72
  40e6bc:	b	40e670 <clear@@Base+0xb4f0>
  40e6c0:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  40e6c4:	ldr	w0, [x0, #600]
  40e6c8:	tbnz	w0, #31, 40e6dc <clear@@Base+0xb55c>
  40e6cc:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e6d0:	mov	x1, #0x0                   	// #0
  40e6d4:	add	x0, x0, #0xb86
  40e6d8:	b	40e670 <clear@@Base+0xb4f0>
  40e6dc:	mov	x0, x19
  40e6e0:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  40e6e4:	bl	402084 <setlocale@plt+0x464>
  40e6e8:	mov	x20, x0
  40e6ec:	ldr	x0, [x19, #2112]
  40e6f0:	cbz	x0, 40e6f8 <clear@@Base+0xb578>
  40e6f4:	bl	401a90 <free@plt>
  40e6f8:	mov	x0, x20
  40e6fc:	bl	409ff8 <clear@@Base+0x6e78>
  40e700:	mov	x20, x0
  40e704:	bl	40999c <clear@@Base+0x681c>
  40e708:	str	x0, [x19, #2112]
  40e70c:	mov	x0, x20
  40e710:	bl	401a90 <free@plt>
  40e714:	ldr	x0, [x19, #2112]
  40e718:	bl	408f18 <clear@@Base+0x5d98>
  40e71c:	bl	403594 <clear@@Base+0x414>
  40e720:	b	40e69c <clear@@Base+0xb51c>
  40e724:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  40e728:	ldr	w0, [x0, #600]
  40e72c:	tbz	w0, #31, 40e740 <clear@@Base+0xb5c0>
  40e730:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e734:	mov	x1, #0x0                   	// #0
  40e738:	add	x0, x0, #0xba1
  40e73c:	b	40e670 <clear@@Base+0xb4f0>
  40e740:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e744:	add	x1, sp, #0x28
  40e748:	ldr	x0, [x0, #2112]
  40e74c:	str	x0, [sp, #40]
  40e750:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e754:	add	x0, x0, #0xbad
  40e758:	b	40e670 <clear@@Base+0xb4f0>
  40e75c:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  40e760:	mov	w3, #0x1                   	// #1
  40e764:	str	w3, [x2, #2120]
  40e768:	b	40e648 <clear@@Base+0xb4c8>
  40e76c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e770:	ldr	x1, [x0, #1952]
  40e774:	tbnz	x1, #63, 40e798 <clear@@Base+0xb618>
  40e778:	adrp	x0, 436000 <PC+0x47d0>
  40e77c:	ldrsw	x0, [x0, #360]
  40e780:	mul	x0, x0, x1
  40e784:	mov	x1, #0x4240                	// #16960
  40e788:	movk	x1, #0xf, lsl #16
  40e78c:	sdiv	x0, x0, x1
  40e790:	adrp	x1, 436000 <PC+0x47d0>
  40e794:	str	w0, [x1, #540]
  40e798:	ret
  40e79c:	stp	x29, x30, [sp, #-80]!
  40e7a0:	cmp	w0, #0x1
  40e7a4:	mov	x29, sp
  40e7a8:	str	x19, [sp, #16]
  40e7ac:	str	x1, [sp, #40]
  40e7b0:	b.eq	40e858 <clear@@Base+0xb6d8>  // b.none
  40e7b4:	tst	w0, #0xfffffffd
  40e7b8:	b.ne	40e810 <clear@@Base+0xb690>  // b.any
  40e7bc:	mov	x0, x1
  40e7c0:	ldrb	w1, [x1]
  40e7c4:	cmp	w1, #0x2e
  40e7c8:	adrp	x1, 417000 <winch@@Base+0x446c>
  40e7cc:	add	x1, x1, #0xbbb
  40e7d0:	b.ne	40e81c <clear@@Base+0xb69c>  // b.any
  40e7d4:	add	x0, x0, #0x1
  40e7d8:	add	x2, sp, #0x40
  40e7dc:	str	x0, [sp, #40]
  40e7e0:	add	x0, sp, #0x28
  40e7e4:	bl	40fb68 <clear@@Base+0xc9e8>
  40e7e8:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40e7ec:	str	x0, [x1, #1952]
  40e7f0:	ldr	w0, [sp, #64]
  40e7f4:	cbz	w0, 40e80c <clear@@Base+0xb68c>
  40e7f8:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e7fc:	add	x0, x0, #0xbbd
  40e800:	mov	x1, #0x0                   	// #0
  40e804:	bl	4104cc <error@@Base>
  40e808:	b	40e810 <clear@@Base+0xb690>
  40e80c:	bl	40e76c <clear@@Base+0xb5ec>
  40e810:	ldr	x19, [sp, #16]
  40e814:	ldp	x29, x30, [sp], #80
  40e818:	ret
  40e81c:	add	x2, sp, #0x40
  40e820:	add	x0, sp, #0x28
  40e824:	bl	40f408 <clear@@Base+0xc288>
  40e828:	ldr	w1, [sp, #64]
  40e82c:	cbz	w1, 40e840 <clear@@Base+0xb6c0>
  40e830:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e834:	mov	x1, #0x0                   	// #0
  40e838:	add	x0, x0, #0xbd3
  40e83c:	b	40e804 <clear@@Base+0xb684>
  40e840:	adrp	x1, 436000 <PC+0x47d0>
  40e844:	str	w0, [x1, #540]
  40e848:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e84c:	mov	x1, #0xffffffffffffffff    	// #-1
  40e850:	str	x1, [x0, #1952]
  40e854:	b	40e810 <clear@@Base+0xb690>
  40e858:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e85c:	ldr	x2, [x0, #1952]
  40e860:	tbz	x2, #63, 40e880 <clear@@Base+0xb700>
  40e864:	adrp	x0, 436000 <PC+0x47d0>
  40e868:	add	x1, sp, #0x38
  40e86c:	ldr	w0, [x0, #540]
  40e870:	str	w0, [sp, #56]
  40e874:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e878:	add	x0, x0, #0xbe7
  40e87c:	b	40e804 <clear@@Base+0xb684>
  40e880:	adrp	x1, 417000 <winch@@Base+0x446c>
  40e884:	add	x1, x1, #0xc09
  40e888:	add	x19, sp, #0x40
  40e88c:	mov	x0, x19
  40e890:	bl	401820 <sprintf@plt>
  40e894:	mov	x0, x19
  40e898:	bl	4017b0 <strlen@plt>
  40e89c:	mov	w1, w0
  40e8a0:	cmp	w0, #0x2
  40e8a4:	b.le	40e8b8 <clear@@Base+0xb738>
  40e8a8:	sub	x0, x0, #0x1
  40e8ac:	ldrb	w2, [x19, x0]
  40e8b0:	cmp	w2, #0x30
  40e8b4:	b.eq	40e89c <clear@@Base+0xb71c>  // b.none
  40e8b8:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e8bc:	add	x0, x0, #0xc10
  40e8c0:	strb	wzr, [x19, w1, sxtw]
  40e8c4:	add	x1, sp, #0x38
  40e8c8:	str	x19, [sp, #56]
  40e8cc:	b	40e804 <clear@@Base+0xb684>
  40e8d0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e8d4:	ldr	x1, [x0, #1944]
  40e8d8:	tbnz	x1, #63, 40e8fc <clear@@Base+0xb77c>
  40e8dc:	adrp	x0, 436000 <PC+0x47d0>
  40e8e0:	ldrsw	x0, [x0, #372]
  40e8e4:	mul	x0, x0, x1
  40e8e8:	mov	x1, #0x4240                	// #16960
  40e8ec:	movk	x1, #0xf, lsl #16
  40e8f0:	sdiv	x0, x0, x1
  40e8f4:	adrp	x1, 436000 <PC+0x47d0>
  40e8f8:	str	w0, [x1, #516]
  40e8fc:	ret
  40e900:	stp	x29, x30, [sp, #-80]!
  40e904:	cmp	w0, #0x1
  40e908:	mov	x29, sp
  40e90c:	str	x19, [sp, #16]
  40e910:	str	x1, [sp, #40]
  40e914:	b.eq	40e9bc <clear@@Base+0xb83c>  // b.none
  40e918:	tst	w0, #0xfffffffd
  40e91c:	b.ne	40e974 <clear@@Base+0xb7f4>  // b.any
  40e920:	mov	x0, x1
  40e924:	ldrb	w1, [x1]
  40e928:	cmp	w1, #0x2e
  40e92c:	adrp	x1, 417000 <winch@@Base+0x446c>
  40e930:	add	x1, x1, #0xc36
  40e934:	b.ne	40e980 <clear@@Base+0xb800>  // b.any
  40e938:	add	x0, x0, #0x1
  40e93c:	add	x2, sp, #0x40
  40e940:	str	x0, [sp, #40]
  40e944:	add	x0, sp, #0x28
  40e948:	bl	40fb68 <clear@@Base+0xc9e8>
  40e94c:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40e950:	str	x0, [x1, #1944]
  40e954:	ldr	w0, [sp, #64]
  40e958:	cbz	w0, 40e970 <clear@@Base+0xb7f0>
  40e95c:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e960:	add	x0, x0, #0xc38
  40e964:	mov	x1, #0x0                   	// #0
  40e968:	bl	4104cc <error@@Base>
  40e96c:	b	40e974 <clear@@Base+0xb7f4>
  40e970:	bl	40e8d0 <clear@@Base+0xb750>
  40e974:	ldr	x19, [sp, #16]
  40e978:	ldp	x29, x30, [sp], #80
  40e97c:	ret
  40e980:	add	x2, sp, #0x40
  40e984:	add	x0, sp, #0x28
  40e988:	bl	40f408 <clear@@Base+0xc288>
  40e98c:	ldr	w1, [sp, #64]
  40e990:	cbz	w1, 40e9a4 <clear@@Base+0xb824>
  40e994:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e998:	mov	x1, #0x0                   	// #0
  40e99c:	add	x0, x0, #0xc50
  40e9a0:	b	40e968 <clear@@Base+0xb7e8>
  40e9a4:	adrp	x1, 436000 <PC+0x47d0>
  40e9a8:	str	w0, [x1, #516]
  40e9ac:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e9b0:	mov	x1, #0xffffffffffffffff    	// #-1
  40e9b4:	str	x1, [x0, #1944]
  40e9b8:	b	40e974 <clear@@Base+0xb7f4>
  40e9bc:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40e9c0:	ldr	x2, [x0, #1944]
  40e9c4:	tbz	x2, #63, 40e9e4 <clear@@Base+0xb864>
  40e9c8:	adrp	x0, 436000 <PC+0x47d0>
  40e9cc:	add	x1, sp, #0x38
  40e9d0:	ldr	w0, [x0, #516]
  40e9d4:	str	w0, [sp, #56]
  40e9d8:	adrp	x0, 417000 <winch@@Base+0x446c>
  40e9dc:	add	x0, x0, #0xc66
  40e9e0:	b	40e968 <clear@@Base+0xb7e8>
  40e9e4:	adrp	x1, 417000 <winch@@Base+0x446c>
  40e9e8:	add	x1, x1, #0xc09
  40e9ec:	add	x19, sp, #0x40
  40e9f0:	mov	x0, x19
  40e9f4:	bl	401820 <sprintf@plt>
  40e9f8:	mov	x0, x19
  40e9fc:	bl	4017b0 <strlen@plt>
  40ea00:	mov	w1, w0
  40ea04:	cmp	w0, #0x2
  40ea08:	b.le	40ea1c <clear@@Base+0xb89c>
  40ea0c:	sub	x0, x0, #0x1
  40ea10:	ldrb	w2, [x19, x0]
  40ea14:	cmp	w2, #0x30
  40ea18:	b.eq	40ea00 <clear@@Base+0xb880>  // b.none
  40ea1c:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ea20:	add	x0, x0, #0xc82
  40ea24:	strb	wzr, [x19, w1, sxtw]
  40ea28:	add	x1, sp, #0x38
  40ea2c:	str	x19, [sp, #56]
  40ea30:	b	40e968 <clear@@Base+0xb7e8>
  40ea34:	cbnz	w0, 40ea78 <clear@@Base+0xb8f8>
  40ea38:	stp	x29, x30, [sp, #-48]!
  40ea3c:	mov	x29, sp
  40ea40:	str	x19, [sp, #16]
  40ea44:	mov	x19, x1
  40ea48:	mov	x0, x19
  40ea4c:	mov	w1, #0x0                   	// #0
  40ea50:	bl	4087e0 <clear@@Base+0x5660>
  40ea54:	cbz	w0, 40ea6c <clear@@Base+0xb8ec>
  40ea58:	adrp	x0, 414000 <winch@@Base+0x146c>
  40ea5c:	add	x1, sp, #0x28
  40ea60:	add	x0, x0, #0x650
  40ea64:	str	x19, [sp, #40]
  40ea68:	bl	4104cc <error@@Base>
  40ea6c:	ldr	x19, [sp, #16]
  40ea70:	ldp	x29, x30, [sp], #48
  40ea74:	ret
  40ea78:	ret
  40ea7c:	stp	x29, x30, [sp, #-32]!
  40ea80:	mov	w2, w0
  40ea84:	mov	x0, x1
  40ea88:	mov	x29, sp
  40ea8c:	stp	x19, x20, [sp, #16]
  40ea90:	cbz	w2, 40eaa8 <clear@@Base+0xb928>
  40ea94:	cmp	w2, #0x2
  40ea98:	b.eq	40eab8 <clear@@Base+0xb938>  // b.none
  40ea9c:	ldp	x19, x20, [sp, #16]
  40eaa0:	ldp	x29, x30, [sp], #32
  40eaa4:	ret
  40eaa8:	bl	4021b8 <setlocale@plt+0x598>
  40eaac:	adrp	x1, 435000 <PC+0x37d0>
  40eab0:	str	x0, [x1, #712]
  40eab4:	b	40ea9c <clear@@Base+0xb91c>
  40eab8:	adrp	x1, 436000 <PC+0x47d0>
  40eabc:	ldr	w1, [x1, #316]
  40eac0:	cbz	w1, 40eadc <clear@@Base+0xb95c>
  40eac4:	ldp	x19, x20, [sp, #16]
  40eac8:	mov	x1, #0x0                   	// #0
  40eacc:	ldp	x29, x30, [sp], #32
  40ead0:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ead4:	add	x0, x0, #0xca6
  40ead8:	b	4104cc <error@@Base>
  40eadc:	bl	402084 <setlocale@plt+0x464>
  40eae0:	bl	413630 <winch@@Base+0xa9c>
  40eae4:	bl	408eb0 <clear@@Base+0x5d30>
  40eae8:	mov	x20, x0
  40eaec:	bl	41390c <winch@@Base+0xd78>
  40eaf0:	cbz	w0, 40eb04 <clear@@Base+0xb984>
  40eaf4:	mov	x0, x20
  40eaf8:	ldp	x19, x20, [sp, #16]
  40eafc:	ldp	x29, x30, [sp], #32
  40eb00:	b	409648 <clear@@Base+0x64c8>
  40eb04:	bl	4136bc <winch@@Base+0xb28>
  40eb08:	mov	x19, x0
  40eb0c:	cmn	x0, #0x1
  40eb10:	b.eq	40eaf4 <clear@@Base+0xb974>  // b.none
  40eb14:	mov	x0, x20
  40eb18:	bl	408ee4 <clear@@Base+0x5d64>
  40eb1c:	adrp	x0, 436000 <PC+0x47d0>
  40eb20:	ldr	w1, [x0, #540]
  40eb24:	mov	x0, x19
  40eb28:	ldp	x19, x20, [sp, #16]
  40eb2c:	ldp	x29, x30, [sp], #32
  40eb30:	b	40b6e8 <clear@@Base+0x8568>
  40eb34:	stp	x29, x30, [sp, #-48]!
  40eb38:	mov	w2, w0
  40eb3c:	cmp	w0, #0x1
  40eb40:	mov	x29, sp
  40eb44:	stp	x19, x20, [sp, #16]
  40eb48:	b.eq	40ebc0 <clear@@Base+0xba40>  // b.none
  40eb4c:	mov	x0, x1
  40eb50:	cmp	w2, #0x2
  40eb54:	b.eq	40eb74 <clear@@Base+0xb9f4>  // b.none
  40eb58:	cbnz	w2, 40eb68 <clear@@Base+0xb9e8>
  40eb5c:	bl	4021b8 <setlocale@plt+0x598>
  40eb60:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40eb64:	str	x0, [x1, #2056]
  40eb68:	ldp	x19, x20, [sp, #16]
  40eb6c:	ldp	x29, x30, [sp], #48
  40eb70:	ret
  40eb74:	bl	402084 <setlocale@plt+0x464>
  40eb78:	mov	x20, x0
  40eb7c:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40eb80:	mov	x19, x1
  40eb84:	ldr	x0, [x1, #2056]
  40eb88:	cbz	x0, 40eba0 <clear@@Base+0xba20>
  40eb8c:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40eb90:	add	x1, x1, #0x810
  40eb94:	cmp	x0, x1
  40eb98:	b.eq	40eba0 <clear@@Base+0xba20>  // b.none
  40eb9c:	bl	401a90 <free@plt>
  40eba0:	mov	x0, x20
  40eba4:	bl	409ff8 <clear@@Base+0x6e78>
  40eba8:	mov	x20, x0
  40ebac:	bl	40999c <clear@@Base+0x681c>
  40ebb0:	str	x0, [x19, #2056]
  40ebb4:	mov	x0, x20
  40ebb8:	bl	401a90 <free@plt>
  40ebbc:	b	40eb68 <clear@@Base+0xb9e8>
  40ebc0:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40ebc4:	add	x1, sp, #0x28
  40ebc8:	ldr	x0, [x0, #2056]
  40ebcc:	str	x0, [sp, #40]
  40ebd0:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ebd4:	add	x0, x0, #0xcc4
  40ebd8:	bl	4104cc <error@@Base>
  40ebdc:	b	40eb68 <clear@@Base+0xb9e8>
  40ebe0:	cbnz	w0, 40ec4c <clear@@Base+0xbacc>
  40ebe4:	stp	x29, x30, [sp, #-32]!
  40ebe8:	adrp	x0, 435000 <PC+0x37d0>
  40ebec:	mov	x29, sp
  40ebf0:	ldr	w0, [x0, #788]
  40ebf4:	str	x19, [sp, #16]
  40ebf8:	mov	x19, x1
  40ebfc:	cbz	w0, 40ec1c <clear@@Base+0xba9c>
  40ec00:	mov	x0, x1
  40ec04:	bl	4021b8 <setlocale@plt+0x598>
  40ec08:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  40ec0c:	ldr	x19, [sp, #16]
  40ec10:	str	x0, [x1, #2144]
  40ec14:	ldp	x29, x30, [sp], #32
  40ec18:	ret
  40ec1c:	mov	w1, #0x1                   	// #1
  40ec20:	adrp	x0, 435000 <PC+0x37d0>
  40ec24:	str	w1, [x0, #784]
  40ec28:	mov	x0, #0x40000000            	// #1073741824
  40ec2c:	bl	406dd4 <clear@@Base+0x3c54>
  40ec30:	mov	x0, x19
  40ec34:	bl	406e94 <clear@@Base+0x3d14>
  40ec38:	ldr	x19, [sp, #16]
  40ec3c:	adrp	x0, 414000 <winch@@Base+0x146c>
  40ec40:	ldp	x29, x30, [sp], #32
  40ec44:	add	x0, x0, #0x35d
  40ec48:	b	406e94 <clear@@Base+0x3d14>
  40ec4c:	ret
  40ec50:	stp	x29, x30, [sp, #-48]!
  40ec54:	cmp	w0, #0x1
  40ec58:	mov	x29, sp
  40ec5c:	stp	x19, x20, [sp, #16]
  40ec60:	b.eq	40ed44 <clear@@Base+0xbbc4>  // b.none
  40ec64:	tst	w0, #0xfffffffd
  40ec68:	b.ne	40ecb4 <clear@@Base+0xbb34>  // b.any
  40ec6c:	ldrb	w0, [x1]
  40ec70:	mov	x20, x1
  40ec74:	cmp	w0, #0x6d
  40ec78:	b.eq	40ecec <clear@@Base+0xbb6c>  // b.none
  40ec7c:	b.hi	40ecc0 <clear@@Base+0xbb40>  // b.pmore
  40ec80:	cmp	w0, #0x4d
  40ec84:	b.eq	40ed04 <clear@@Base+0xbb84>  // b.none
  40ec88:	cmp	w0, #0x68
  40ec8c:	b.eq	40ed30 <clear@@Base+0xbbb0>  // b.none
  40ec90:	cmp	w0, #0x3d
  40ec94:	b.eq	40ed1c <clear@@Base+0xbb9c>  // b.none
  40ec98:	adrp	x19, 436000 <PC+0x47d0>
  40ec9c:	ldr	x0, [x19, #648]
  40eca0:	add	x19, x19, #0x288
  40eca4:	bl	401a90 <free@plt>
  40eca8:	mov	x0, x20
  40ecac:	bl	4021b8 <setlocale@plt+0x598>
  40ecb0:	str	x0, [x19]
  40ecb4:	ldp	x19, x20, [sp, #16]
  40ecb8:	ldp	x29, x30, [sp], #48
  40ecbc:	ret
  40ecc0:	cmp	w0, #0x73
  40ecc4:	b.eq	40ece4 <clear@@Base+0xbb64>  // b.none
  40ecc8:	cmp	w0, #0x77
  40eccc:	b.ne	40ec98 <clear@@Base+0xbb18>  // b.any
  40ecd0:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  40ecd4:	add	x20, x1, #0x1
  40ecd8:	ldr	x0, [x19, #2032]
  40ecdc:	add	x19, x19, #0x7f0
  40ece0:	b	40eca4 <clear@@Base+0xbb24>
  40ece4:	add	x20, x1, #0x1
  40ece8:	b	40ec98 <clear@@Base+0xbb18>
  40ecec:	adrp	x0, 436000 <PC+0x47d0>
  40ecf0:	adrp	x19, 436000 <PC+0x47d0>
  40ecf4:	add	x20, x1, #0x1
  40ecf8:	add	x19, x19, #0x290
  40ecfc:	ldr	x0, [x0, #656]
  40ed00:	b	40eca4 <clear@@Base+0xbb24>
  40ed04:	adrp	x0, 436000 <PC+0x47d0>
  40ed08:	adrp	x19, 436000 <PC+0x47d0>
  40ed0c:	add	x20, x1, #0x1
  40ed10:	add	x19, x19, #0x298
  40ed14:	ldr	x0, [x0, #664]
  40ed18:	b	40eca4 <clear@@Base+0xbb24>
  40ed1c:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  40ed20:	add	x20, x1, #0x1
  40ed24:	ldr	x0, [x19, #2016]
  40ed28:	add	x19, x19, #0x7e0
  40ed2c:	b	40eca4 <clear@@Base+0xbb24>
  40ed30:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  40ed34:	add	x20, x1, #0x1
  40ed38:	ldr	x0, [x19, #2024]
  40ed3c:	add	x19, x19, #0x7e8
  40ed40:	b	40eca4 <clear@@Base+0xbb24>
  40ed44:	adrp	x0, 436000 <PC+0x47d0>
  40ed48:	ldrsw	x1, [x0, #580]
  40ed4c:	adrp	x0, 436000 <PC+0x47d0>
  40ed50:	add	x0, x0, #0x288
  40ed54:	ldr	x0, [x0, x1, lsl #3]
  40ed58:	add	x1, sp, #0x28
  40ed5c:	str	x0, [sp, #40]
  40ed60:	adrp	x0, 414000 <winch@@Base+0x146c>
  40ed64:	add	x0, x0, #0x830
  40ed68:	bl	4104cc <error@@Base>
  40ed6c:	b	40ecb4 <clear@@Base+0xbb34>
  40ed70:	tst	w0, #0xfffffffd
  40ed74:	b.ne	40ed84 <clear@@Base+0xbc04>  // b.any
  40ed78:	adrp	x0, 436000 <PC+0x47d0>
  40ed7c:	ldr	w0, [x0, #592]
  40ed80:	b	403ecc <clear@@Base+0xd4c>
  40ed84:	ret
  40ed88:	cmp	w0, #0x2
  40ed8c:	b.ne	40ed94 <clear@@Base+0xbc14>  // b.any
  40ed90:	b	412830 <error@@Base+0x2364>
  40ed94:	ret
  40ed98:	cbz	w0, 40edac <clear@@Base+0xbc2c>
  40ed9c:	sub	w0, w0, #0x1
  40eda0:	cmp	w0, #0x1
  40eda4:	b.hi	40ee40 <clear@@Base+0xbcc0>  // b.pmore
  40eda8:	b	406da8 <clear@@Base+0x3c28>
  40edac:	stp	x29, x30, [sp, #-16]!
  40edb0:	mov	w1, #0x1                   	// #1
  40edb4:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40edb8:	mov	x29, sp
  40edbc:	str	w1, [x0, #2108]
  40edc0:	adrp	x0, 417000 <winch@@Base+0x446c>
  40edc4:	add	x0, x0, #0xcd3
  40edc8:	bl	410240 <clear@@Base+0xd0c0>
  40edcc:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  40edd0:	add	x0, x0, #0x815
  40edd4:	bl	410240 <clear@@Base+0xd0c0>
  40edd8:	adrp	x0, 417000 <winch@@Base+0x446c>
  40eddc:	add	x0, x0, #0xcd9
  40ede0:	bl	410240 <clear@@Base+0xd0c0>
  40ede4:	bl	4109bc <error@@Base+0x4f0>
  40ede8:	bl	410240 <clear@@Base+0xd0c0>
  40edec:	adrp	x0, 417000 <winch@@Base+0x446c>
  40edf0:	add	x0, x0, #0xcdc
  40edf4:	bl	410240 <clear@@Base+0xd0c0>
  40edf8:	adrp	x0, 417000 <winch@@Base+0x446c>
  40edfc:	add	x0, x0, #0xcf3
  40ee00:	bl	410240 <clear@@Base+0xd0c0>
  40ee04:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ee08:	add	x0, x0, #0xd1c
  40ee0c:	bl	410240 <clear@@Base+0xd0c0>
  40ee10:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ee14:	add	x0, x0, #0xd5a
  40ee18:	bl	410240 <clear@@Base+0xd0c0>
  40ee1c:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ee20:	add	x0, x0, #0xd8e
  40ee24:	bl	410240 <clear@@Base+0xd0c0>
  40ee28:	adrp	x0, 417000 <winch@@Base+0x446c>
  40ee2c:	add	x0, x0, #0xdc3
  40ee30:	bl	410240 <clear@@Base+0xd0c0>
  40ee34:	ldp	x29, x30, [sp], #16
  40ee38:	mov	w0, #0x0                   	// #0
  40ee3c:	b	40210c <setlocale@plt+0x4ec>
  40ee40:	ret
  40ee44:	sub	sp, sp, #0x290
  40ee48:	cmp	w0, #0x1
  40ee4c:	stp	x29, x30, [sp]
  40ee50:	mov	x29, sp
  40ee54:	stp	x19, x20, [sp, #16]
  40ee58:	stp	x21, x22, [sp, #32]
  40ee5c:	stp	x23, x24, [sp, #48]
  40ee60:	b.eq	40ef20 <clear@@Base+0xbda0>  // b.none
  40ee64:	tst	w0, #0xfffffffd
  40ee68:	b.ne	40ef08 <clear@@Base+0xbd88>  // b.any
  40ee6c:	adrp	x20, 432000 <PC+0x7d0>
  40ee70:	mov	x0, x1
  40ee74:	add	x20, x20, #0x890
  40ee78:	mov	w19, #0x1                   	// #1
  40ee7c:	mov	w21, #0xa                   	// #10
  40ee80:	bl	402084 <setlocale@plt+0x464>
  40ee84:	mov	w1, #0x0                   	// #0
  40ee88:	ldrb	w2, [x0]
  40ee8c:	sub	w2, w2, #0x30
  40ee90:	and	w3, w2, #0xff
  40ee94:	cmp	w3, #0x9
  40ee98:	b.ls	40eef4 <clear@@Base+0xbd74>  // b.plast
  40ee9c:	sub	w2, w19, #0x1
  40eea0:	ldr	w2, [x20, w2, sxtw #2]
  40eea4:	cmp	w2, w1
  40eea8:	b.ge	40eeb4 <clear@@Base+0xbd34>  // b.tcont
  40eeac:	str	w1, [x20, w19, sxtw #2]
  40eeb0:	add	w19, w19, #0x1
  40eeb4:	bl	402084 <setlocale@plt+0x464>
  40eeb8:	ldrb	w1, [x0], #1
  40eebc:	cmp	w1, #0x2c
  40eec0:	b.ne	40ef00 <clear@@Base+0xbd80>  // b.any
  40eec4:	cmp	w19, #0x80
  40eec8:	b.ne	40ee80 <clear@@Base+0xbd00>  // b.any
  40eecc:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  40eed0:	str	w19, [x0, #2112]
  40eed4:	sub	w0, w19, #0x1
  40eed8:	sub	w19, w19, #0x2
  40eedc:	ldr	w0, [x20, w0, sxtw #2]
  40eee0:	ldr	w1, [x20, w19, sxtw #2]
  40eee4:	sub	w0, w0, w1
  40eee8:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40eeec:	str	w0, [x1, #2116]
  40eef0:	b	40ef08 <clear@@Base+0xbd88>
  40eef4:	madd	w1, w1, w21, w2
  40eef8:	add	x0, x0, #0x1
  40eefc:	b	40ee88 <clear@@Base+0xbd08>
  40ef00:	cmp	w19, #0x1
  40ef04:	b.ne	40eecc <clear@@Base+0xbd4c>  // b.any
  40ef08:	ldp	x29, x30, [sp]
  40ef0c:	ldp	x19, x20, [sp, #16]
  40ef10:	ldp	x21, x22, [sp, #32]
  40ef14:	ldp	x23, x24, [sp, #48]
  40ef18:	add	sp, sp, #0x290
  40ef1c:	ret
  40ef20:	add	x19, sp, #0x50
  40ef24:	adrp	x1, 417000 <winch@@Base+0x446c>
  40ef28:	mov	x0, x19
  40ef2c:	add	x1, x1, #0xdf5
  40ef30:	bl	401ac0 <strcpy@plt>
  40ef34:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  40ef38:	ldr	w1, [x0, #2112]
  40ef3c:	cmp	w1, #0x2
  40ef40:	b.gt	40efcc <clear@@Base+0xbe4c>
  40ef44:	mov	x0, x19
  40ef48:	bl	4017b0 <strlen@plt>
  40ef4c:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40ef50:	add	x0, x19, x0
  40ef54:	ldr	w2, [x1, #2116]
  40ef58:	adrp	x1, 417000 <winch@@Base+0x446c>
  40ef5c:	add	x1, x1, #0xe0b
  40ef60:	bl	401820 <sprintf@plt>
  40ef64:	str	x19, [sp, #72]
  40ef68:	add	x1, sp, #0x48
  40ef6c:	adrp	x0, 414000 <winch@@Base+0x146c>
  40ef70:	add	x0, x0, #0x830
  40ef74:	bl	4104cc <error@@Base>
  40ef78:	b	40ef08 <clear@@Base+0xbd88>
  40ef7c:	mov	x1, x24
  40ef80:	mov	x0, x19
  40ef84:	bl	401980 <strcat@plt>
  40ef88:	mov	x0, x19
  40ef8c:	bl	4017b0 <strlen@plt>
  40ef90:	ldr	w2, [x23, x20, lsl #2]
  40ef94:	mov	x1, x22
  40ef98:	add	x0, x19, x0
  40ef9c:	add	x20, x20, #0x1
  40efa0:	bl	401820 <sprintf@plt>
  40efa4:	ldr	w0, [x21]
  40efa8:	cmp	w0, w20
  40efac:	b.gt	40ef7c <clear@@Base+0xbdfc>
  40efb0:	mov	x0, x19
  40efb4:	bl	4017b0 <strlen@plt>
  40efb8:	adrp	x1, 417000 <winch@@Base+0x446c>
  40efbc:	add	x0, x19, x0
  40efc0:	add	x1, x1, #0xe00
  40efc4:	bl	401ac0 <strcpy@plt>
  40efc8:	b	40ef44 <clear@@Base+0xbdc4>
  40efcc:	adrp	x23, 432000 <PC+0x7d0>
  40efd0:	adrp	x22, 417000 <winch@@Base+0x446c>
  40efd4:	adrp	x24, 418000 <winch@@Base+0x546c>
  40efd8:	add	x23, x23, #0x890
  40efdc:	add	x22, x22, #0xc06
  40efe0:	add	x21, x0, #0x840
  40efe4:	add	x24, x24, #0x705
  40efe8:	mov	x20, #0x1                   	// #1
  40efec:	b	40ef88 <clear@@Base+0xbe08>
  40eff0:	stp	x29, x30, [sp, #-32]!
  40eff4:	cmp	w0, #0x1
  40eff8:	mov	x29, sp
  40effc:	b.eq	40f068 <clear@@Base+0xbee8>  // b.none
  40f000:	tst	w0, #0xfffffffd
  40f004:	b.ne	40f020 <clear@@Base+0xbea0>  // b.any
  40f008:	ldrb	w2, [x1]
  40f00c:	cbnz	w2, 40f028 <clear@@Base+0xbea8>
  40f010:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  40f014:	strb	wzr, [x0, #1209]
  40f018:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  40f01c:	strb	wzr, [x0, #1208]
  40f020:	ldp	x29, x30, [sp], #32
  40f024:	ret
  40f028:	ldrb	w0, [x1, #1]
  40f02c:	cbz	w0, 40f04c <clear@@Base+0xbecc>
  40f030:	ldrb	w1, [x1, #2]
  40f034:	cbz	w1, 40f04c <clear@@Base+0xbecc>
  40f038:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f03c:	add	x0, x0, #0xe1b
  40f040:	mov	x1, #0x0                   	// #0
  40f044:	bl	4104cc <error@@Base>
  40f048:	b	40f020 <clear@@Base+0xbea0>
  40f04c:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40f050:	cmp	w0, #0x0
  40f054:	csel	w0, w0, w2, ne  // ne = any
  40f058:	strb	w2, [x1, #1208]
  40f05c:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40f060:	strb	w0, [x1, #1209]
  40f064:	b	40f020 <clear@@Base+0xbea0>
  40f068:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  40f06c:	add	x1, sp, #0x18
  40f070:	strb	wzr, [sp, #18]
  40f074:	ldrb	w0, [x0, #1208]
  40f078:	strb	w0, [sp, #16]
  40f07c:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  40f080:	ldrb	w0, [x0, #1209]
  40f084:	strb	w0, [sp, #17]
  40f088:	add	x0, sp, #0x10
  40f08c:	str	x0, [sp, #24]
  40f090:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f094:	add	x0, x0, #0xe3f
  40f098:	b	40f044 <clear@@Base+0xbec4>
  40f09c:	stp	x29, x30, [sp, #-48]!
  40f0a0:	cmp	w0, #0x1
  40f0a4:	mov	x29, sp
  40f0a8:	str	x19, [sp, #16]
  40f0ac:	b.eq	40f128 <clear@@Base+0xbfa8>  // b.none
  40f0b0:	tst	w0, #0xfffffffd
  40f0b4:	b.ne	40f0f8 <clear@@Base+0xbf78>  // b.any
  40f0b8:	mov	x0, x1
  40f0bc:	mov	w1, #0x8                   	// #8
  40f0c0:	add	x2, sp, #0x24
  40f0c4:	adrp	x3, 417000 <winch@@Base+0x446c>
  40f0c8:	add	x3, x3, #0xe49
  40f0cc:	str	w1, [sp, #36]
  40f0d0:	add	x1, sp, #0x28
  40f0d4:	bl	404414 <clear@@Base+0x1294>
  40f0d8:	ldr	x19, [sp, #40]
  40f0dc:	adrp	x1, 413000 <winch@@Base+0x46c>
  40f0e0:	add	x1, x1, #0xacd
  40f0e4:	mov	x0, x19
  40f0e8:	bl	401a70 <strcmp@plt>
  40f0ec:	adrp	x1, 436000 <PC+0x47d0>
  40f0f0:	cbnz	w0, 40f104 <clear@@Base+0xbf84>
  40f0f4:	strb	wzr, [x1, #596]
  40f0f8:	ldr	x19, [sp, #16]
  40f0fc:	ldp	x29, x30, [sp], #48
  40f100:	ret
  40f104:	ldrb	w0, [x19]
  40f108:	mov	w2, #0x3e                  	// #62
  40f10c:	cmp	w0, #0x0
  40f110:	csel	w0, w0, w2, ne  // ne = any
  40f114:	strb	w0, [x1, #596]
  40f118:	adrp	x0, 436000 <PC+0x47d0>
  40f11c:	ldr	w1, [sp, #36]
  40f120:	str	w1, [x0, #472]
  40f124:	b	40f0f8 <clear@@Base+0xbf78>
  40f128:	adrp	x0, 436000 <PC+0x47d0>
  40f12c:	ldrb	w0, [x0, #596]
  40f130:	cbz	w0, 40f154 <clear@@Base+0xbfd4>
  40f134:	and	x0, x0, #0xff
  40f138:	bl	4046f8 <clear@@Base+0x1578>
  40f13c:	add	x1, sp, #0x28
  40f140:	str	x0, [sp, #40]
  40f144:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f148:	add	x0, x0, #0xe4d
  40f14c:	bl	4104cc <error@@Base>
  40f150:	b	40f0f8 <clear@@Base+0xbf78>
  40f154:	adrp	x0, 413000 <winch@@Base+0x46c>
  40f158:	add	x0, x0, #0xacd
  40f15c:	b	40f13c <clear@@Base+0xbfbc>
  40f160:	cbz	w0, 40f180 <clear@@Base+0xc000>
  40f164:	sub	w0, w0, #0x1
  40f168:	cmp	w0, #0x1
  40f16c:	b.hi	40f18c <clear@@Base+0xc00c>  // b.pmore
  40f170:	mov	x1, #0x0                   	// #0
  40f174:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f178:	add	x0, x0, #0xe60
  40f17c:	b	4104cc <error@@Base>
  40f180:	adrp	x0, 436000 <PC+0x47d0>
  40f184:	mov	w1, #0x1                   	// #1
  40f188:	str	w1, [x0, #296]
  40f18c:	ret
  40f190:	cmp	w0, #0x2
  40f194:	b.ne	40f1ac <clear@@Base+0xc02c>  // b.any
  40f198:	adrp	x0, 436000 <PC+0x47d0>
  40f19c:	ldr	w0, [x0, #488]
  40f1a0:	cbnz	w0, 40f1a8 <clear@@Base+0xc028>
  40f1a4:	b	402f0c <setlocale@plt+0x12ec>
  40f1a8:	b	402ee0 <setlocale@plt+0x12c0>
  40f1ac:	ret
  40f1b0:	tst	w0, #0xfffffffd
  40f1b4:	b.ne	40f1e8 <clear@@Base+0xc068>  // b.any
  40f1b8:	stp	x29, x30, [sp, #-32]!
  40f1bc:	mov	x29, sp
  40f1c0:	str	x19, [sp, #16]
  40f1c4:	adrp	x19, 436000 <PC+0x47d0>
  40f1c8:	ldr	w0, [x19, #528]
  40f1cc:	cmp	w0, #0x0
  40f1d0:	b.gt	40f1dc <clear@@Base+0xc05c>
  40f1d4:	bl	413960 <winch@@Base+0xdcc>
  40f1d8:	str	w0, [x19, #528]
  40f1dc:	ldr	x19, [sp, #16]
  40f1e0:	ldp	x29, x30, [sp], #32
  40f1e4:	ret
  40f1e8:	ret
  40f1ec:	adrp	x0, 436000 <PC+0x47d0>
  40f1f0:	ldr	w0, [x0, #476]
  40f1f4:	cmp	w0, #0x0
  40f1f8:	b.gt	40f208 <clear@@Base+0xc088>
  40f1fc:	adrp	x1, 436000 <PC+0x47d0>
  40f200:	ldr	w1, [x1, #360]
  40f204:	add	w0, w0, w1
  40f208:	ret
  40f20c:	stp	x29, x30, [sp, #-64]!
  40f210:	mov	x29, sp
  40f214:	stp	x19, x20, [sp, #16]
  40f218:	stp	x21, x22, [sp, #32]
  40f21c:	mov	x22, x1
  40f220:	ldrb	w1, [x0]
  40f224:	cbnz	w1, 40f254 <clear@@Base+0xc0d4>
  40f228:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f22c:	add	x1, sp, #0x38
  40f230:	add	x0, x0, #0xe71
  40f234:	mov	x19, #0x0                   	// #0
  40f238:	str	x2, [sp, #56]
  40f23c:	bl	4104cc <error@@Base>
  40f240:	mov	x0, x19
  40f244:	ldp	x19, x20, [sp, #16]
  40f248:	ldp	x21, x22, [sp, #32]
  40f24c:	ldp	x29, x30, [sp], #64
  40f250:	ret
  40f254:	mov	x21, x3
  40f258:	mov	x19, x0
  40f25c:	bl	4017b0 <strlen@plt>
  40f260:	mov	w1, #0x1                   	// #1
  40f264:	add	w0, w0, w1
  40f268:	bl	402180 <setlocale@plt+0x560>
  40f26c:	mov	x20, x0
  40f270:	str	x0, [x22]
  40f274:	adrp	x22, 436000 <PC+0x47d0>
  40f278:	add	x22, x22, #0x228
  40f27c:	ldrb	w1, [x19]
  40f280:	cbz	w1, 40f2b4 <clear@@Base+0xc134>
  40f284:	ldr	w0, [x22]
  40f288:	cbz	w0, 40f2ac <clear@@Base+0xc12c>
  40f28c:	cmp	w1, #0x5c
  40f290:	b.ne	40f2ac <clear@@Base+0xc12c>  // b.any
  40f294:	ldrb	w0, [x19, #1]
  40f298:	cbz	w0, 40f2bc <clear@@Base+0xc13c>
  40f29c:	add	x19, x19, #0x1
  40f2a0:	ldrb	w0, [x19], #1
  40f2a4:	strb	w0, [x20], #1
  40f2a8:	b	40f27c <clear@@Base+0xc0fc>
  40f2ac:	cmp	w1, #0x24
  40f2b0:	b.ne	40f2bc <clear@@Base+0xc13c>  // b.any
  40f2b4:	strb	wzr, [x20]
  40f2b8:	b	40f240 <clear@@Base+0xc0c0>
  40f2bc:	cbz	x21, 40f2a0 <clear@@Base+0xc120>
  40f2c0:	mov	x0, x21
  40f2c4:	bl	401aa0 <strchr@plt>
  40f2c8:	cbnz	x0, 40f2a0 <clear@@Base+0xc120>
  40f2cc:	b	40f2b4 <clear@@Base+0xc134>
  40f2d0:	stp	x29, x30, [sp, #-32]!
  40f2d4:	mov	x29, sp
  40f2d8:	str	x19, [sp, #16]
  40f2dc:	adrp	x19, 435000 <PC+0x37d0>
  40f2e0:	add	x19, x19, #0x2d0
  40f2e4:	ldrb	w1, [x0]
  40f2e8:	ldr	x0, [x0, #8]
  40f2ec:	cmp	w1, #0x1
  40f2f0:	ldr	x3, [x0]
  40f2f4:	b.ne	40f31c <clear@@Base+0xc19c>  // b.any
  40f2f8:	adrp	x2, 417000 <winch@@Base+0x446c>
  40f2fc:	mov	x0, x19
  40f300:	add	x2, x2, #0xe8c
  40f304:	mov	x1, #0x2a                  	// #42
  40f308:	bl	401870 <snprintf@plt>
  40f30c:	mov	x0, x19
  40f310:	ldr	x19, [sp, #16]
  40f314:	ldp	x29, x30, [sp], #32
  40f318:	ret
  40f31c:	mov	x4, x3
  40f320:	mov	x0, x19
  40f324:	mov	w3, w1
  40f328:	adrp	x2, 417000 <winch@@Base+0x446c>
  40f32c:	mov	x1, #0x2a                  	// #42
  40f330:	add	x2, x2, #0xe91
  40f334:	bl	401870 <snprintf@plt>
  40f338:	b	40f30c <clear@@Base+0xc18c>
  40f33c:	stp	x29, x30, [sp, #-32]!
  40f340:	sxtw	x0, w0
  40f344:	mov	x29, sp
  40f348:	str	x19, [sp, #16]
  40f34c:	adrp	x19, 435000 <PC+0x37d0>
  40f350:	add	x19, x19, #0x2d0
  40f354:	bl	4046f8 <clear@@Base+0x1578>
  40f358:	add	x19, x19, #0x2a
  40f35c:	mov	x2, x0
  40f360:	adrp	x1, 417000 <winch@@Base+0x446c>
  40f364:	mov	x0, x19
  40f368:	add	x1, x1, #0xe8d
  40f36c:	bl	401820 <sprintf@plt>
  40f370:	mov	x0, x19
  40f374:	ldr	x19, [sp, #16]
  40f378:	ldp	x29, x30, [sp], #32
  40f37c:	ret
  40f380:	cbz	x0, 40f398 <clear@@Base+0xc218>
  40f384:	ldr	w1, [x0, #16]
  40f388:	mov	w0, #0x53                  	// #83
  40f38c:	tst	w1, w0
  40f390:	cset	w0, eq  // eq = none
  40f394:	ret
  40f398:	mov	w0, #0x0                   	// #0
  40f39c:	b	40f394 <clear@@Base+0xc214>
  40f3a0:	cbz	x0, 40f3b8 <clear@@Base+0xc238>
  40f3a4:	ldr	w1, [x0, #16]
  40f3a8:	tst	w1, #0xc
  40f3ac:	b.eq	40f3b8 <clear@@Base+0xc238>  // b.none
  40f3b0:	ldr	x0, [x0, #40]
  40f3b4:	ret
  40f3b8:	adrp	x0, 414000 <winch@@Base+0x146c>
  40f3bc:	add	x0, x0, #0x285
  40f3c0:	b	40f3b4 <clear@@Base+0xc234>
  40f3c4:	adrp	x0, 435000 <PC+0x37d0>
  40f3c8:	ldr	x0, [x0, #776]
  40f3cc:	cmp	x0, #0x0
  40f3d0:	cset	w0, ne  // ne = any
  40f3d4:	ret
  40f3d8:	stp	x29, x30, [sp, #-32]!
  40f3dc:	adrp	x0, 435000 <PC+0x37d0>
  40f3e0:	mov	x29, sp
  40f3e4:	ldr	x0, [x0, #776]
  40f3e8:	bl	40f2d0 <clear@@Base+0xc150>
  40f3ec:	str	x0, [sp, #24]
  40f3f0:	add	x1, sp, #0x18
  40f3f4:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f3f8:	add	x0, x0, #0xe71
  40f3fc:	bl	4104cc <error@@Base>
  40f400:	ldp	x29, x30, [sp], #32
  40f404:	ret
  40f408:	stp	x29, x30, [sp, #-64]!
  40f40c:	mov	x29, sp
  40f410:	stp	x19, x20, [sp, #16]
  40f414:	mov	x20, x0
  40f418:	mov	x19, x2
  40f41c:	ldr	x0, [x0]
  40f420:	str	x21, [sp, #32]
  40f424:	mov	x21, x1
  40f428:	bl	402084 <setlocale@plt+0x464>
  40f42c:	mov	x3, x0
  40f430:	ldrb	w0, [x0]
  40f434:	cmp	w0, #0x2d
  40f438:	b.ne	40f46c <clear@@Base+0xc2ec>  // b.any
  40f43c:	add	x3, x3, #0x1
  40f440:	mov	w4, #0x1                   	// #1
  40f444:	ldrb	w2, [x3]
  40f448:	sub	w2, w2, #0x30
  40f44c:	and	w2, w2, #0xff
  40f450:	cmp	w2, #0x9
  40f454:	b.ls	40f4d4 <clear@@Base+0xc354>  // b.plast
  40f458:	cbz	x19, 40f474 <clear@@Base+0xc2f4>
  40f45c:	mov	w0, #0x1                   	// #1
  40f460:	str	w0, [x19]
  40f464:	mov	w0, #0xffffffff            	// #-1
  40f468:	b	40f4c4 <clear@@Base+0xc344>
  40f46c:	mov	w4, #0x0                   	// #0
  40f470:	b	40f444 <clear@@Base+0xc2c4>
  40f474:	cbz	x21, 40f464 <clear@@Base+0xc2e4>
  40f478:	add	x1, sp, #0x38
  40f47c:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f480:	add	x0, x0, #0xe9c
  40f484:	str	x21, [sp, #56]
  40f488:	bl	4104cc <error@@Base>
  40f48c:	b	40f464 <clear@@Base+0xc2e4>
  40f490:	madd	w1, w0, w5, w1
  40f494:	add	x3, x3, #0x1
  40f498:	sub	w0, w1, #0x30
  40f49c:	ldrb	w1, [x3]
  40f4a0:	sub	w2, w1, #0x30
  40f4a4:	and	w2, w2, #0xff
  40f4a8:	cmp	w2, #0x9
  40f4ac:	b.ls	40f490 <clear@@Base+0xc310>  // b.plast
  40f4b0:	str	x3, [x20]
  40f4b4:	cbz	x19, 40f4bc <clear@@Base+0xc33c>
  40f4b8:	str	wzr, [x19]
  40f4bc:	cbz	w4, 40f4c4 <clear@@Base+0xc344>
  40f4c0:	neg	w0, w0
  40f4c4:	ldp	x19, x20, [sp, #16]
  40f4c8:	ldr	x21, [sp, #32]
  40f4cc:	ldp	x29, x30, [sp], #64
  40f4d0:	ret
  40f4d4:	mov	w0, #0x0                   	// #0
  40f4d8:	mov	w5, #0xa                   	// #10
  40f4dc:	b	40f49c <clear@@Base+0xc31c>
  40f4e0:	stp	x29, x30, [sp, #-112]!
  40f4e4:	mov	x29, sp
  40f4e8:	stp	x19, x20, [sp, #16]
  40f4ec:	stp	x21, x22, [sp, #32]
  40f4f0:	stp	x23, x24, [sp, #48]
  40f4f4:	str	x0, [sp, #72]
  40f4f8:	cbz	x0, 40f538 <clear@@Base+0xc3b8>
  40f4fc:	adrp	x21, 435000 <PC+0x37d0>
  40f500:	add	x21, x21, #0x2d0
  40f504:	mov	x1, x0
  40f508:	ldr	x0, [x21, #56]
  40f50c:	cbz	x0, 40f570 <clear@@Base+0xc3f0>
  40f510:	ldr	w2, [x0, #16]
  40f514:	and	w2, w2, #0x1f
  40f518:	cmp	w2, #0x4
  40f51c:	b.eq	40f54c <clear@@Base+0xc3cc>  // b.none
  40f520:	cmp	w2, #0x8
  40f524:	b.ne	40f534 <clear@@Base+0xc3b4>  // b.any
  40f528:	ldr	x2, [x0, #32]
  40f52c:	mov	w0, #0x0                   	// #0
  40f530:	blr	x2
  40f534:	str	xzr, [x21, #56]
  40f538:	ldp	x19, x20, [sp, #16]
  40f53c:	ldp	x21, x22, [sp, #32]
  40f540:	ldp	x23, x24, [sp, #48]
  40f544:	ldp	x29, x30, [sp], #112
  40f548:	ret
  40f54c:	bl	40f2d0 <clear@@Base+0xc150>
  40f550:	ldr	x1, [x21, #56]
  40f554:	mov	x2, #0x0                   	// #0
  40f558:	ldr	x19, [x1, #24]
  40f55c:	mov	x1, x0
  40f560:	add	x0, sp, #0x48
  40f564:	bl	40f408 <clear@@Base+0xc288>
  40f568:	str	w0, [x19]
  40f56c:	b	40f534 <clear@@Base+0xc3b4>
  40f570:	adrp	x22, 417000 <winch@@Base+0x446c>
  40f574:	add	x22, x22, #0xfe0
  40f578:	mov	w23, #0x0                   	// #0
  40f57c:	str	xzr, [sp, #88]
  40f580:	ldr	x1, [sp, #72]
  40f584:	ldrb	w0, [x1]
  40f588:	cbz	w0, 40f538 <clear@@Base+0xc3b8>
  40f58c:	add	x19, x1, #0x1
  40f590:	str	x19, [sp, #72]
  40f594:	ldrb	w0, [x1]
  40f598:	cmp	w0, #0x2d
  40f59c:	b.eq	40f65c <clear@@Base+0xc4dc>  // b.none
  40f5a0:	b.hi	40f620 <clear@@Base+0xc4a0>  // b.pmore
  40f5a4:	cmp	w0, #0x2b
  40f5a8:	b.eq	40f690 <clear@@Base+0xc510>  // b.none
  40f5ac:	cmp	w0, #0x2c
  40f5b0:	b.eq	40f5c8 <clear@@Base+0xc448>  // b.none
  40f5b4:	and	w1, w0, #0xfffffffb
  40f5b8:	cmp	w1, #0x20
  40f5bc:	b.eq	40f580 <clear@@Base+0xc400>  // b.none
  40f5c0:	cmp	w0, #0x9
  40f5c4:	b.eq	40f580 <clear@@Base+0xc400>  // b.none
  40f5c8:	mov	w19, w0
  40f5cc:	ldr	x20, [sp, #88]
  40f5d0:	str	wzr, [sp, #84]
  40f5d4:	cbnz	x20, 40f708 <clear@@Base+0xc588>
  40f5d8:	mov	w0, w19
  40f5dc:	bl	40f33c <clear@@Base+0xc1bc>
  40f5e0:	mov	x20, x0
  40f5e4:	sub	w0, w19, #0x61
  40f5e8:	cmp	w0, #0x19
  40f5ec:	mov	w0, w19
  40f5f0:	cset	w24, ls  // ls = plast
  40f5f4:	bl	40fcf8 <clear@@Base+0xcb78>
  40f5f8:	mov	x19, x0
  40f5fc:	cbnz	x19, 40f79c <clear@@Base+0xc61c>
  40f600:	ldr	w0, [sp, #84]
  40f604:	add	x1, sp, #0x68
  40f608:	str	x20, [sp, #104]
  40f60c:	cmp	w0, #0x1
  40f610:	b.ne	40f790 <clear@@Base+0xc610>  // b.any
  40f614:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f618:	add	x0, x0, #0xee2
  40f61c:	b	40f77c <clear@@Base+0xc5fc>
  40f620:	cmp	w0, #0x39
  40f624:	b.hi	40f63c <clear@@Base+0xc4bc>  // b.pmore
  40f628:	cmp	w0, #0x2f
  40f62c:	b.ls	40f5c8 <clear@@Base+0xc448>  // b.plast
  40f630:	mov	w19, #0x7a                  	// #122
  40f634:	str	x1, [sp, #72]
  40f638:	b	40f5cc <clear@@Base+0xc44c>
  40f63c:	cmp	w0, #0x6e
  40f640:	b.ne	40f5c8 <clear@@Base+0xc448>  // b.any
  40f644:	adrp	x1, 435000 <PC+0x37d0>
  40f648:	mov	w19, #0x7a                  	// #122
  40f64c:	ldr	w1, [x1, #788]
  40f650:	cmp	w1, #0x0
  40f654:	csel	w19, w0, w19, eq  // eq = none
  40f658:	b	40f5cc <clear@@Base+0xc44c>
  40f65c:	ldrb	w0, [x1, #1]
  40f660:	cmp	w0, #0x2d
  40f664:	b.ne	40f678 <clear@@Base+0xc4f8>  // b.any
  40f668:	add	x1, x1, #0x2
  40f66c:	str	x1, [sp, #72]
  40f670:	str	x1, [sp, #88]
  40f674:	b	40f5c8 <clear@@Base+0xc448>
  40f678:	cmp	w0, #0x2b
  40f67c:	b.ne	40f8a4 <clear@@Base+0xc724>  // b.any
  40f680:	add	x1, x1, #0x2
  40f684:	mov	w23, #0x1                   	// #1
  40f688:	str	x1, [sp, #72]
  40f68c:	b	40f580 <clear@@Base+0xc400>
  40f690:	mov	w1, #0x1                   	// #1
  40f694:	str	w1, [x21, #64]
  40f698:	bl	40f33c <clear@@Base+0xc1bc>
  40f69c:	mov	x2, x0
  40f6a0:	add	x1, sp, #0x60
  40f6a4:	mov	x0, x19
  40f6a8:	mov	x3, #0x0                   	// #0
  40f6ac:	bl	40f20c <clear@@Base+0xc08c>
  40f6b0:	str	x0, [sp, #72]
  40f6b4:	cbz	x0, 40f538 <clear@@Base+0xc3b8>
  40f6b8:	ldr	x0, [sp, #96]
  40f6bc:	ldrb	w0, [x0]
  40f6c0:	cmp	w0, #0x2b
  40f6c4:	b.ne	40f6f4 <clear@@Base+0xc574>  // b.any
  40f6c8:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  40f6cc:	ldr	x0, [x19, #2144]
  40f6d0:	cbz	x0, 40f6d8 <clear@@Base+0xc558>
  40f6d4:	bl	401a90 <free@plt>
  40f6d8:	ldr	x0, [sp, #96]
  40f6dc:	add	x0, x0, #0x1
  40f6e0:	bl	4021b8 <setlocale@plt+0x598>
  40f6e4:	str	x0, [x19, #2144]
  40f6e8:	ldr	x0, [sp, #96]
  40f6ec:	bl	401a90 <free@plt>
  40f6f0:	b	40f580 <clear@@Base+0xc400>
  40f6f4:	mov	x0, #0x40000000            	// #1073741824
  40f6f8:	bl	406dd4 <clear@@Base+0x3c54>
  40f6fc:	ldr	x0, [sp, #96]
  40f700:	bl	406e94 <clear@@Base+0x3d14>
  40f704:	b	40f6e8 <clear@@Base+0xc568>
  40f708:	ldrb	w0, [x20]
  40f70c:	add	x2, sp, #0x54
  40f710:	mov	x1, #0x0                   	// #0
  40f714:	sub	w0, w0, #0x61
  40f718:	and	w0, w0, #0xff
  40f71c:	cmp	w0, #0x19
  40f720:	add	x0, sp, #0x58
  40f724:	cset	w24, ls  // ls = plast
  40f728:	bl	40fd38 <clear@@Base+0xcbb8>
  40f72c:	mov	x19, x0
  40f730:	ldr	x0, [sp, #88]
  40f734:	str	x0, [sp, #72]
  40f738:	str	xzr, [sp, #88]
  40f73c:	ldrb	w1, [x0]
  40f740:	and	w2, w1, #0xffffffdf
  40f744:	cbz	w2, 40f5fc <clear@@Base+0xc47c>
  40f748:	cmp	w1, #0x3d
  40f74c:	b.ne	40f600 <clear@@Base+0xc480>  // b.any
  40f750:	cbz	x19, 40f784 <clear@@Base+0xc604>
  40f754:	ldr	w1, [x19, #16]
  40f758:	and	w1, w1, #0x1f
  40f75c:	cmp	w1, #0x8
  40f760:	b.eq	40f784 <clear@@Base+0xc604>  // b.none
  40f764:	cmp	w1, #0x4
  40f768:	b.eq	40f784 <clear@@Base+0xc604>  // b.none
  40f76c:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f770:	add	x1, sp, #0x68
  40f774:	add	x0, x0, #0xeb8
  40f778:	str	x20, [sp, #104]
  40f77c:	bl	4104cc <error@@Base>
  40f780:	b	40f538 <clear@@Base+0xc3b8>
  40f784:	add	x0, x0, #0x1
  40f788:	str	x0, [sp, #72]
  40f78c:	b	40f5fc <clear@@Base+0xc47c>
  40f790:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f794:	add	x0, x0, #0xf1b
  40f798:	b	40f77c <clear@@Base+0xc5fc>
  40f79c:	ldr	w0, [x19, #16]
  40f7a0:	str	xzr, [sp, #96]
  40f7a4:	and	w0, w0, #0x1f
  40f7a8:	sub	w1, w0, #0x1
  40f7ac:	cmp	w1, #0x7
  40f7b0:	b.hi	40f7d4 <clear@@Base+0xc654>  // b.pmore
  40f7b4:	ldrb	w1, [x22, w1, uxtw]
  40f7b8:	adr	x2, 40f7c4 <clear@@Base+0xc644>
  40f7bc:	add	x1, x2, w1, sxtb #2
  40f7c0:	br	x1
  40f7c4:	ldr	w1, [x19, #20]
  40f7c8:	ldr	x0, [x19, #24]
  40f7cc:	cbz	w23, 40f7f4 <clear@@Base+0xc674>
  40f7d0:	str	w1, [x0]
  40f7d4:	ldr	x2, [x19, #32]
  40f7d8:	cbz	x2, 40f7e8 <clear@@Base+0xc668>
  40f7dc:	ldr	x1, [sp, #96]
  40f7e0:	mov	w0, #0x0                   	// #0
  40f7e4:	blr	x2
  40f7e8:	ldr	x0, [sp, #96]
  40f7ec:	cbnz	x0, 40f6ec <clear@@Base+0xc56c>
  40f7f0:	b	40f580 <clear@@Base+0xc400>
  40f7f4:	cmp	w1, #0x0
  40f7f8:	cset	w1, eq  // eq = none
  40f7fc:	b	40f7d0 <clear@@Base+0xc650>
  40f800:	ldr	w1, [x19, #20]
  40f804:	ldr	x2, [x19, #24]
  40f808:	cbz	w23, 40f814 <clear@@Base+0xc694>
  40f80c:	str	w1, [x2]
  40f810:	b	40f7d4 <clear@@Base+0xc654>
  40f814:	cbz	w24, 40f828 <clear@@Base+0xc6a8>
  40f818:	cmp	w1, #0x1
  40f81c:	cset	w24, ne  // ne = any
  40f820:	str	w24, [x2]
  40f824:	b	40f7d4 <clear@@Base+0xc654>
  40f828:	cmp	w1, #0x2
  40f82c:	csel	w24, wzr, w0, eq  // eq = none
  40f830:	b	40f820 <clear@@Base+0xc6a0>
  40f834:	ldr	x0, [sp, #72]
  40f838:	ldrb	w0, [x0]
  40f83c:	cbnz	w0, 40f850 <clear@@Base+0xc6d0>
  40f840:	str	x19, [x21, #56]
  40f844:	b	40f538 <clear@@Base+0xc3b8>
  40f848:	add	x0, x0, #0x1
  40f84c:	str	x0, [sp, #72]
  40f850:	ldr	x0, [sp, #72]
  40f854:	ldrb	w1, [x0]
  40f858:	cmp	w1, #0x20
  40f85c:	b.eq	40f848 <clear@@Base+0xc6c8>  // b.none
  40f860:	ldr	x3, [x19, #48]
  40f864:	mov	x2, x20
  40f868:	add	x1, sp, #0x60
  40f86c:	bl	40f20c <clear@@Base+0xc08c>
  40f870:	str	x0, [sp, #72]
  40f874:	cbnz	x0, 40f7d4 <clear@@Base+0xc654>
  40f878:	b	40f538 <clear@@Base+0xc3b8>
  40f87c:	ldr	x0, [sp, #72]
  40f880:	ldrb	w0, [x0]
  40f884:	cbz	w0, 40f840 <clear@@Base+0xc6c0>
  40f888:	ldr	x24, [x19, #24]
  40f88c:	mov	x1, x20
  40f890:	add	x0, sp, #0x48
  40f894:	mov	x2, #0x0                   	// #0
  40f898:	bl	40f408 <clear@@Base+0xc288>
  40f89c:	str	w0, [x24]
  40f8a0:	b	40f7d4 <clear@@Base+0xc654>
  40f8a4:	mov	w23, #0x0                   	// #0
  40f8a8:	b	40f580 <clear@@Base+0xc400>
  40f8ac:	stp	x29, x30, [sp, #-80]!
  40f8b0:	mov	x29, sp
  40f8b4:	stp	x19, x20, [sp, #16]
  40f8b8:	stp	x21, x22, [sp, #32]
  40f8bc:	str	x2, [sp, #56]
  40f8c0:	cbnz	x0, 40f8e4 <clear@@Base+0xc764>
  40f8c4:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f8c8:	add	x0, x0, #0xf4a
  40f8cc:	mov	x1, #0x0                   	// #0
  40f8d0:	bl	4104cc <error@@Base>
  40f8d4:	ldp	x19, x20, [sp, #16]
  40f8d8:	ldp	x21, x22, [sp, #32]
  40f8dc:	ldp	x29, x30, [sp], #80
  40f8e0:	ret
  40f8e4:	and	w20, w3, #0xffffffbf
  40f8e8:	mov	w21, w1
  40f8ec:	mov	x19, x0
  40f8f0:	ldr	w1, [x0, #16]
  40f8f4:	mov	w22, w3
  40f8f8:	cmp	w20, #0x1
  40f8fc:	b.ne	40f91c <clear@@Base+0xc79c>  // b.any
  40f900:	tbz	w1, #6, 40f93c <clear@@Base+0xc7bc>
  40f904:	bl	40f2d0 <clear@@Base+0xc150>
  40f908:	str	x0, [sp, #72]
  40f90c:	add	x1, sp, #0x48
  40f910:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f914:	add	x0, x0, #0xf59
  40f918:	b	40f8d0 <clear@@Base+0xc750>
  40f91c:	cbnz	w20, 40f93c <clear@@Base+0xc7bc>
  40f920:	tbz	w1, #8, 40f93c <clear@@Base+0xc7bc>
  40f924:	bl	40f2d0 <clear@@Base+0xc150>
  40f928:	str	x0, [sp, #72]
  40f92c:	add	x1, sp, #0x48
  40f930:	adrp	x0, 417000 <winch@@Base+0x446c>
  40f934:	add	x0, x0, #0xf75
  40f938:	b	40f8d0 <clear@@Base+0xc750>
  40f93c:	and	w0, w1, #0x1f
  40f940:	cmp	w0, #0x4
  40f944:	b.eq	40f950 <clear@@Base+0xc7d0>  // b.none
  40f948:	cmp	w0, #0x8
  40f94c:	b.ne	40f99c <clear@@Base+0xc81c>  // b.any
  40f950:	cmp	w20, #0x1
  40f954:	b.ne	40f99c <clear@@Base+0xc81c>  // b.any
  40f958:	ldr	x0, [sp, #56]
  40f95c:	ldrb	w0, [x0]
  40f960:	cbz	w0, 40faf0 <clear@@Base+0xc970>
  40f964:	tbz	w1, #7, 40f970 <clear@@Base+0xc7f0>
  40f968:	mov	w0, #0x0                   	// #0
  40f96c:	bl	411ba0 <error@@Base+0x16d4>
  40f970:	ldr	w0, [x19, #16]
  40f974:	and	w0, w0, #0x1f
  40f978:	sub	w2, w0, #0x1
  40f97c:	cmp	w2, #0x7
  40f980:	b.hi	40f9a0 <clear@@Base+0xc820>  // b.pmore
  40f984:	adrp	x1, 417000 <winch@@Base+0x446c>
  40f988:	add	x1, x1, #0xfe8
  40f98c:	ldrb	w1, [x1, w2, uxtw]
  40f990:	adr	x2, 40f99c <clear@@Base+0xc81c>
  40f994:	add	x1, x2, w1, sxtb #2
  40f998:	br	x1
  40f99c:	cbnz	w20, 40f964 <clear@@Base+0xc7e4>
  40f9a0:	ldr	x2, [x19, #32]
  40f9a4:	cbz	x2, 40f9bc <clear@@Base+0xc83c>
  40f9a8:	ldr	x1, [sp, #56]
  40f9ac:	cmp	w20, #0x0
  40f9b0:	cset	w0, ne  // ne = any
  40f9b4:	add	w0, w0, #0x1
  40f9b8:	blr	x2
  40f9bc:	and	w22, w22, #0x40
  40f9c0:	cbz	w20, 40fb34 <clear@@Base+0xc9b4>
  40f9c4:	ldr	w0, [x19, #16]
  40f9c8:	tbz	w0, #7, 40f9d0 <clear@@Base+0xc850>
  40f9cc:	bl	412784 <error@@Base+0x22b8>
  40f9d0:	cbz	w22, 40fb38 <clear@@Base+0xc9b8>
  40f9d4:	b	40fb04 <clear@@Base+0xc984>
  40f9d8:	cmp	w20, #0x2
  40f9dc:	b.eq	40fa54 <clear@@Base+0xc8d4>  // b.none
  40f9e0:	cmp	w20, #0x3
  40f9e4:	b.eq	40fa08 <clear@@Base+0xc888>  // b.none
  40f9e8:	cmp	w20, #0x1
  40f9ec:	b.ne	40f9a0 <clear@@Base+0xc820>  // b.any
  40f9f0:	ldr	x0, [x19, #24]
  40f9f4:	ldr	w1, [x0]
  40f9f8:	cmp	w1, #0x0
  40f9fc:	cset	w1, eq  // eq = none
  40fa00:	str	w1, [x0]
  40fa04:	b	40f9a0 <clear@@Base+0xc820>
  40fa08:	ldr	w1, [x19, #20]
  40fa0c:	ldr	x0, [x19, #24]
  40fa10:	b	40f9f8 <clear@@Base+0xc878>
  40fa14:	cmp	w20, #0x2
  40fa18:	b.eq	40fa54 <clear@@Base+0xc8d4>  // b.none
  40fa1c:	cmp	w20, #0x3
  40fa20:	b.eq	40fa60 <clear@@Base+0xc8e0>  // b.none
  40fa24:	cmp	w20, #0x1
  40fa28:	b.ne	40f9a0 <clear@@Base+0xc820>  // b.any
  40fa2c:	ldr	x1, [x19, #24]
  40fa30:	ldr	w2, [x1]
  40fa34:	cbz	w21, 40fa48 <clear@@Base+0xc8c8>
  40fa38:	cmp	w2, #0x1
  40fa3c:	cset	w21, ne  // ne = any
  40fa40:	str	w21, [x1]
  40fa44:	b	40f9a0 <clear@@Base+0xc820>
  40fa48:	cmp	w2, #0x2
  40fa4c:	csel	w21, wzr, w0, eq  // eq = none
  40fa50:	b	40fa40 <clear@@Base+0xc8c0>
  40fa54:	ldr	w1, [x19, #20]
  40fa58:	ldr	x0, [x19, #24]
  40fa5c:	b	40fa00 <clear@@Base+0xc880>
  40fa60:	ldr	w1, [x19, #20]
  40fa64:	ldr	x2, [x19, #24]
  40fa68:	cbz	w21, 40fa7c <clear@@Base+0xc8fc>
  40fa6c:	cmp	w1, #0x1
  40fa70:	cset	w21, ne  // ne = any
  40fa74:	str	w21, [x2]
  40fa78:	b	40f9a0 <clear@@Base+0xc820>
  40fa7c:	cmp	w1, #0x2
  40fa80:	csel	w21, wzr, w0, eq  // eq = none
  40fa84:	b	40fa74 <clear@@Base+0xc8f4>
  40fa88:	sub	w0, w20, #0x2
  40fa8c:	cmp	w0, #0x1
  40fa90:	b.hi	40f9a0 <clear@@Base+0xc820>  // b.pmore
  40fa94:	adrp	x0, 417000 <winch@@Base+0x446c>
  40fa98:	mov	x1, #0x0                   	// #0
  40fa9c:	add	x0, x0, #0xf90
  40faa0:	b	40f8d0 <clear@@Base+0xc750>
  40faa4:	cmp	w20, #0x2
  40faa8:	b.eq	40fa54 <clear@@Base+0xc8d4>  // b.none
  40faac:	cmp	w20, #0x3
  40fab0:	b.eq	40fae0 <clear@@Base+0xc960>  // b.none
  40fab4:	cmp	w20, #0x1
  40fab8:	b.ne	40f9a0 <clear@@Base+0xc820>  // b.any
  40fabc:	mov	x1, #0x0                   	// #0
  40fac0:	add	x2, sp, #0x44
  40fac4:	add	x0, sp, #0x38
  40fac8:	bl	40f408 <clear@@Base+0xc288>
  40facc:	ldr	w1, [sp, #68]
  40fad0:	cbnz	w1, 40f9a0 <clear@@Base+0xc820>
  40fad4:	ldr	x1, [x19, #24]
  40fad8:	str	w0, [x1]
  40fadc:	b	40f9a0 <clear@@Base+0xc820>
  40fae0:	adrp	x0, 417000 <winch@@Base+0x446c>
  40fae4:	mov	x1, #0x0                   	// #0
  40fae8:	add	x0, x0, #0xfbc
  40faec:	b	40f8d0 <clear@@Base+0xc750>
  40faf0:	mov	w20, #0x0                   	// #0
  40faf4:	b	40f9a0 <clear@@Base+0xc820>
  40faf8:	cmp	w0, #0x4
  40fafc:	b.eq	40fb1c <clear@@Base+0xc99c>  // b.none
  40fb00:	cbz	w20, 40f8d4 <clear@@Base+0xc754>
  40fb04:	ldr	w0, [x19, #16]
  40fb08:	tbz	w0, #5, 40f8d4 <clear@@Base+0xc754>
  40fb0c:	adrp	x0, 436000 <PC+0x47d0>
  40fb10:	mov	w1, #0x1                   	// #1
  40fb14:	str	w1, [x0, #444]
  40fb18:	b	40f8d4 <clear@@Base+0xc754>
  40fb1c:	ldr	x0, [x19, #24]
  40fb20:	add	x1, sp, #0x48
  40fb24:	ldr	w0, [x0]
  40fb28:	str	w0, [sp, #72]
  40fb2c:	ldr	x0, [x19, #48]
  40fb30:	b	40fb60 <clear@@Base+0xc9e0>
  40fb34:	cbnz	w22, 40f8d4 <clear@@Base+0xc754>
  40fb38:	ldr	w0, [x19, #16]
  40fb3c:	and	w0, w0, #0x1f
  40fb40:	cmp	w0, #0x2
  40fb44:	b.gt	40faf8 <clear@@Base+0xc978>
  40fb48:	cbz	w0, 40fb00 <clear@@Base+0xc980>
  40fb4c:	ldr	x0, [x19, #24]
  40fb50:	mov	x1, #0x0                   	// #0
  40fb54:	ldrsw	x0, [x0]
  40fb58:	add	x0, x19, x0, lsl #3
  40fb5c:	ldr	x0, [x0, #40]
  40fb60:	bl	4104cc <error@@Base>
  40fb64:	b	40fb00 <clear@@Base+0xc980>
  40fb68:	stp	x29, x30, [sp, #-64]!
  40fb6c:	mov	x29, sp
  40fb70:	stp	x19, x20, [sp, #16]
  40fb74:	mov	x20, x0
  40fb78:	mov	x19, x2
  40fb7c:	ldr	x0, [x0]
  40fb80:	str	x21, [sp, #32]
  40fb84:	mov	x21, x1
  40fb88:	bl	402084 <setlocale@plt+0x464>
  40fb8c:	ldrb	w2, [x0]
  40fb90:	sub	w2, w2, #0x30
  40fb94:	and	w2, w2, #0xff
  40fb98:	cmp	w2, #0x9
  40fb9c:	b.ls	40fc2c <clear@@Base+0xcaac>  // b.plast
  40fba0:	cbz	x19, 40fbb4 <clear@@Base+0xca34>
  40fba4:	mov	w0, #0x1                   	// #1
  40fba8:	str	w0, [x19]
  40fbac:	mov	x0, #0xffffffffffffffff    	// #-1
  40fbb0:	b	40fc1c <clear@@Base+0xca9c>
  40fbb4:	cbz	x21, 40fbac <clear@@Base+0xca2c>
  40fbb8:	add	x1, sp, #0x38
  40fbbc:	adrp	x0, 417000 <winch@@Base+0x446c>
  40fbc0:	add	x0, x0, #0xe9c
  40fbc4:	str	x21, [sp, #56]
  40fbc8:	bl	4104cc <error@@Base>
  40fbcc:	b	40fbac <clear@@Base+0xca2c>
  40fbd0:	sxtw	x2, w2
  40fbd4:	madd	x0, x0, x7, x2
  40fbd8:	ldrb	w2, [x4, x3]
  40fbdc:	mov	w1, w3
  40fbe0:	add	x5, x4, x3
  40fbe4:	add	x3, x3, #0x1
  40fbe8:	sub	w2, w2, #0x30
  40fbec:	and	w6, w2, #0xff
  40fbf0:	cmp	w6, #0x9
  40fbf4:	b.ls	40fbd0 <clear@@Base+0xca50>  // b.plast
  40fbf8:	cmp	w1, #0x6
  40fbfc:	mov	x2, #0xa                   	// #10
  40fc00:	b.le	40fc4c <clear@@Base+0xcacc>
  40fc04:	sub	w1, w1, #0x1
  40fc08:	cmp	w1, #0x5
  40fc0c:	b.ne	40fc40 <clear@@Base+0xcac0>  // b.any
  40fc10:	str	x5, [x20]
  40fc14:	cbz	x19, 40fc1c <clear@@Base+0xca9c>
  40fc18:	str	wzr, [x19]
  40fc1c:	ldp	x19, x20, [sp, #16]
  40fc20:	ldr	x21, [sp, #32]
  40fc24:	ldp	x29, x30, [sp], #64
  40fc28:	ret
  40fc2c:	mov	x4, x0
  40fc30:	mov	x3, #0x0                   	// #0
  40fc34:	mov	x0, #0x0                   	// #0
  40fc38:	mov	x7, #0xa                   	// #10
  40fc3c:	b	40fbd8 <clear@@Base+0xca58>
  40fc40:	udiv	x0, x0, x2
  40fc44:	b	40fc04 <clear@@Base+0xca84>
  40fc48:	mul	x0, x0, x2
  40fc4c:	add	w1, w1, #0x1
  40fc50:	cmp	w1, #0x7
  40fc54:	b.ne	40fc48 <clear@@Base+0xcac8>  // b.any
  40fc58:	b	40fc10 <clear@@Base+0xca90>
  40fc5c:	adrp	x1, 435000 <PC+0x37d0>
  40fc60:	adrp	x0, 436000 <PC+0x47d0>
  40fc64:	ldr	w1, [x1, #788]
  40fc68:	ldr	w0, [x0, #536]
  40fc6c:	cbz	w1, 40fc7c <clear@@Base+0xcafc>
  40fc70:	cmp	w0, #0x0
  40fc74:	cset	w0, ne  // ne = any
  40fc78:	add	w0, w0, #0x1
  40fc7c:	ret
  40fc80:	stp	x29, x30, [sp, #-32]!
  40fc84:	adrp	x0, 417000 <winch@@Base+0x446c>
  40fc88:	add	x0, x0, #0xff0
  40fc8c:	mov	x29, sp
  40fc90:	str	x19, [sp, #16]
  40fc94:	bl	40874c <clear@@Base+0x55cc>
  40fc98:	bl	4087c4 <clear@@Base+0x5644>
  40fc9c:	cbnz	w0, 40fcac <clear@@Base+0xcb2c>
  40fca0:	adrp	x0, 435000 <PC+0x37d0>
  40fca4:	mov	w1, #0x1                   	// #1
  40fca8:	str	w1, [x0, #788]
  40fcac:	adrp	x19, 430000 <winch@@Base+0x1d46c>
  40fcb0:	add	x19, x19, #0x848
  40fcb4:	ldrb	w0, [x19]
  40fcb8:	cbnz	w0, 40fcc8 <clear@@Base+0xcb48>
  40fcbc:	ldr	x19, [sp, #16]
  40fcc0:	ldp	x29, x30, [sp], #32
  40fcc4:	ret
  40fcc8:	ldr	x0, [x19, #24]
  40fccc:	cbz	x0, 40fcd8 <clear@@Base+0xcb58>
  40fcd0:	ldr	w1, [x19, #20]
  40fcd4:	str	w1, [x0]
  40fcd8:	ldr	w0, [x19, #16]
  40fcdc:	tbz	w0, #9, 40fcf0 <clear@@Base+0xcb70>
  40fce0:	ldr	x2, [x19, #32]
  40fce4:	mov	x1, #0x0                   	// #0
  40fce8:	mov	w0, #0x0                   	// #0
  40fcec:	blr	x2
  40fcf0:	add	x19, x19, #0x40
  40fcf4:	b	40fcb4 <clear@@Base+0xcb34>
  40fcf8:	mov	w2, w0
  40fcfc:	adrp	x1, 430000 <winch@@Base+0x1d46c>
  40fd00:	add	x0, x1, #0x848
  40fd04:	ldrb	w1, [x0]
  40fd08:	cbnz	w1, 40fd14 <clear@@Base+0xcb94>
  40fd0c:	mov	x0, #0x0                   	// #0
  40fd10:	ret
  40fd14:	cmp	w1, w2
  40fd18:	b.eq	40fd10 <clear@@Base+0xcb90>  // b.none
  40fd1c:	ldr	w3, [x0, #16]
  40fd20:	tbz	w3, #1, 40fd30 <clear@@Base+0xcbb0>
  40fd24:	sub	w1, w1, #0x20
  40fd28:	cmp	w1, w2
  40fd2c:	b.eq	40fd10 <clear@@Base+0xcb90>  // b.none
  40fd30:	add	x0, x0, #0x40
  40fd34:	b	40fd04 <clear@@Base+0xcb84>
  40fd38:	stp	x29, x30, [sp, #-112]!
  40fd3c:	mov	w4, #0x0                   	// #0
  40fd40:	mov	w3, #0x0                   	// #0
  40fd44:	mov	x29, sp
  40fd48:	stp	x27, x28, [sp, #80]
  40fd4c:	mov	x27, #0x0                   	// #0
  40fd50:	ldr	x28, [x0]
  40fd54:	stp	x19, x20, [sp, #16]
  40fd58:	adrp	x19, 430000 <winch@@Base+0x1d46c>
  40fd5c:	add	x19, x19, #0x848
  40fd60:	stp	x25, x26, [sp, #64]
  40fd64:	mov	x25, x0
  40fd68:	mov	x26, x2
  40fd6c:	stp	x21, x22, [sp, #32]
  40fd70:	mov	w21, #0x0                   	// #0
  40fd74:	stp	x23, x24, [sp, #48]
  40fd78:	mov	x23, #0x0                   	// #0
  40fd7c:	str	x1, [sp, #96]
  40fd80:	ldrb	w0, [x19]
  40fd84:	cbnz	w0, 40fda0 <clear@@Base+0xcc20>
  40fd88:	cbz	w3, 40fe54 <clear@@Base+0xccd4>
  40fd8c:	cbz	x26, 40fd98 <clear@@Base+0xcc18>
  40fd90:	mov	w0, #0x1                   	// #1
  40fd94:	str	w0, [x26]
  40fd98:	mov	x27, #0x0                   	// #0
  40fd9c:	b	40fe74 <clear@@Base+0xccf4>
  40fda0:	ldr	x22, [x19, #8]
  40fda4:	cbnz	x22, 40fe40 <clear@@Base+0xccc0>
  40fda8:	add	x19, x19, #0x40
  40fdac:	b	40fd80 <clear@@Base+0xcc00>
  40fdb0:	mov	w24, #0x1                   	// #1
  40fdb4:	ldr	x1, [x22]
  40fdb8:	mov	w2, w24
  40fdbc:	mov	x0, x28
  40fdc0:	stp	w3, w4, [sp, #104]
  40fdc4:	bl	4020a0 <setlocale@plt+0x480>
  40fdc8:	mov	w20, w0
  40fdcc:	ldp	w3, w4, [sp, #104]
  40fdd0:	cmp	w0, #0x0
  40fdd4:	b.le	40fe34 <clear@@Base+0xccb4>
  40fdd8:	ldrb	w1, [x28, w0, sxtw]
  40fddc:	and	w0, w1, #0xffffffdf
  40fde0:	sub	w0, w0, #0x41
  40fde4:	and	w0, w0, #0xff
  40fde8:	cmp	w0, #0x19
  40fdec:	b.ls	40fe34 <clear@@Base+0xccb4>  // b.plast
  40fdf0:	cmp	w1, #0x2d
  40fdf4:	b.eq	40fe34 <clear@@Base+0xccb4>  // b.none
  40fdf8:	cmp	w4, #0x0
  40fdfc:	ccmp	w20, w21, #0x0, eq  // eq = none
  40fe00:	b.eq	40fe48 <clear@@Base+0xccc8>  // b.none
  40fe04:	cmp	w20, w21
  40fe08:	b.le	40fe2c <clear@@Base+0xccac>
  40fe0c:	ldr	x0, [x22]
  40fe10:	mov	w21, w20
  40fe14:	mov	x23, x22
  40fe18:	mov	x27, x19
  40fe1c:	bl	4017b0 <strlen@plt>
  40fe20:	cmp	w20, w0
  40fe24:	cset	w4, eq  // eq = none
  40fe28:	mov	w3, #0x0                   	// #0
  40fe2c:	ldr	w0, [x19, #16]
  40fe30:	tbz	w0, #1, 40fe38 <clear@@Base+0xccb8>
  40fe34:	cbz	w24, 40fdb0 <clear@@Base+0xcc30>
  40fe38:	ldr	x22, [x22, #8]
  40fe3c:	b	40fda4 <clear@@Base+0xcc24>
  40fe40:	mov	w24, #0x0                   	// #0
  40fe44:	b	40fdb4 <clear@@Base+0xcc34>
  40fe48:	mov	w4, #0x0                   	// #0
  40fe4c:	mov	w3, #0x1                   	// #1
  40fe50:	b	40fe2c <clear@@Base+0xccac>
  40fe54:	ldr	x0, [sp, #96]
  40fe58:	add	x21, x28, w21, sxtw
  40fe5c:	str	x21, [x25]
  40fe60:	cbz	x0, 40fe74 <clear@@Base+0xccf4>
  40fe64:	cbz	x23, 40fe6c <clear@@Base+0xccec>
  40fe68:	ldr	x23, [x23]
  40fe6c:	ldr	x0, [sp, #96]
  40fe70:	str	x23, [x0]
  40fe74:	mov	x0, x27
  40fe78:	ldp	x19, x20, [sp, #16]
  40fe7c:	ldp	x21, x22, [sp, #32]
  40fe80:	ldp	x23, x24, [sp, #48]
  40fe84:	ldp	x25, x26, [sp, #64]
  40fe88:	ldp	x27, x28, [sp, #80]
  40fe8c:	ldp	x29, x30, [sp], #112
  40fe90:	ret
  40fe94:	stp	x29, x30, [sp, #-224]!
  40fe98:	mov	x29, sp
  40fe9c:	stp	w0, w2, [sp, #80]
  40fea0:	adrp	x0, 435000 <PC+0x37d0>
  40fea4:	add	x0, x0, #0x318
  40fea8:	str	x0, [sp, #56]
  40feac:	adrp	x0, 436000 <PC+0x47d0>
  40feb0:	add	x0, x0, #0x270
  40feb4:	stp	x19, x20, [sp, #16]
  40feb8:	str	x21, [sp, #32]
  40febc:	str	x0, [sp, #64]
  40fec0:	adrp	x0, 436000 <PC+0x47d0>
  40fec4:	add	x0, x0, #0x1a4
  40fec8:	str	x1, [sp, #72]
  40fecc:	str	x0, [sp, #88]
  40fed0:	ldr	x0, [sp, #56]
  40fed4:	bl	4017d0 <_setjmp@plt>
  40fed8:	cbz	w0, 40ff14 <clear@@Base+0xcd94>
  40fedc:	adrp	x0, 436000 <PC+0x47d0>
  40fee0:	mov	w20, #0xfffffffe            	// #-2
  40fee4:	str	wzr, [x0, #624]
  40fee8:	add	x0, sp, #0x60
  40feec:	bl	401950 <sigemptyset@plt>
  40fef0:	add	x1, sp, #0x60
  40fef4:	mov	x2, #0x0                   	// #0
  40fef8:	mov	w0, #0x2                   	// #2
  40fefc:	bl	4017f0 <sigprocmask@plt>
  40ff00:	mov	w0, w20
  40ff04:	ldp	x19, x20, [sp, #16]
  40ff08:	ldr	x21, [sp, #32]
  40ff0c:	ldp	x29, x30, [sp], #224
  40ff10:	ret
  40ff14:	bl	4100c4 <clear@@Base+0xcf44>
  40ff18:	mov	w21, #0x1                   	// #1
  40ff1c:	ldp	x0, x1, [sp, #64]
  40ff20:	str	w21, [x0]
  40ff24:	ldr	w2, [sp, #84]
  40ff28:	ldr	w0, [sp, #80]
  40ff2c:	bl	401ad0 <read@plt>
  40ff30:	mov	x19, x0
  40ff34:	mov	w20, w0
  40ff38:	ldr	x0, [sp, #88]
  40ff3c:	ldr	w0, [x0]
  40ff40:	cbz	w0, 40ff70 <clear@@Base+0xcdf0>
  40ff44:	ldr	x0, [sp, #64]
  40ff48:	str	wzr, [x0]
  40ff4c:	tbz	w19, #31, 40ff00 <clear@@Base+0xcd80>
  40ff50:	bl	401ba0 <__errno_location@plt>
  40ff54:	ldr	w0, [x0]
  40ff58:	cmp	w0, #0x4
  40ff5c:	b.eq	40fed0 <clear@@Base+0xcd50>  // b.none
  40ff60:	cmp	w0, #0xb
  40ff64:	b.eq	40fed0 <clear@@Base+0xcd50>  // b.none
  40ff68:	mov	w20, #0xffffffff            	// #-1
  40ff6c:	b	40ff00 <clear@@Base+0xcd80>
  40ff70:	ldr	x0, [sp, #56]
  40ff74:	cbz	w19, 40ff80 <clear@@Base+0xce00>
  40ff78:	str	wzr, [x0, #312]
  40ff7c:	b	40ff44 <clear@@Base+0xcdc4>
  40ff80:	ldr	x1, [sp, #56]
  40ff84:	ldr	w0, [x0, #312]
  40ff88:	add	w0, w0, #0x1
  40ff8c:	str	w0, [x1, #312]
  40ff90:	cmp	w0, #0x14
  40ff94:	b.le	40ff44 <clear@@Base+0xcdc4>
  40ff98:	mov	w0, w21
  40ff9c:	bl	40210c <setlocale@plt+0x4ec>
  40ffa0:	b	40ff44 <clear@@Base+0xcdc4>
  40ffa4:	stp	x29, x30, [sp, #-16]!
  40ffa8:	adrp	x0, 435000 <PC+0x37d0>
  40ffac:	mov	w1, #0x1                   	// #1
  40ffb0:	mov	x29, sp
  40ffb4:	add	x0, x0, #0x318
  40ffb8:	bl	4018a0 <_longjmp@plt>
  40ffbc:	stp	x29, x30, [sp, #-32]!
  40ffc0:	mov	x29, sp
  40ffc4:	add	x0, sp, #0x18
  40ffc8:	bl	401920 <time@plt>
  40ffcc:	ldr	x0, [sp, #24]
  40ffd0:	ldp	x29, x30, [sp], #32
  40ffd4:	ret
  40ffd8:	stp	x29, x30, [sp, #-48]!
  40ffdc:	mov	x29, sp
  40ffe0:	stp	x19, x20, [sp, #16]
  40ffe4:	mov	x20, x0
  40ffe8:	stp	x21, x22, [sp, #32]
  40ffec:	bl	401ba0 <__errno_location@plt>
  40fff0:	ldr	w0, [x0]
  40fff4:	bl	401a20 <strerror@plt>
  40fff8:	mov	x21, x0
  40fffc:	mov	x0, x20
  410000:	bl	4017b0 <strlen@plt>
  410004:	mov	x19, x0
  410008:	mov	x0, x21
  41000c:	bl	4017b0 <strlen@plt>
  410010:	add	w19, w19, w0
  410014:	add	w19, w19, #0x3
  410018:	mov	w1, #0x1                   	// #1
  41001c:	mov	w0, w19
  410020:	bl	402180 <setlocale@plt+0x560>
  410024:	mov	x4, x21
  410028:	mov	x22, x0
  41002c:	mov	x3, x20
  410030:	sxtw	x1, w19
  410034:	adrp	x2, 418000 <winch@@Base+0x546c>
  410038:	add	x2, x2, #0xc57
  41003c:	bl	401870 <snprintf@plt>
  410040:	mov	x0, x22
  410044:	ldp	x19, x20, [sp, #16]
  410048:	ldp	x21, x22, [sp, #32]
  41004c:	ldp	x29, x30, [sp], #48
  410050:	ret
  410054:	scvtf	d0, x0
  410058:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  41005c:	fmov	d1, x0
  410060:	fmul	d0, d0, d1
  410064:	scvtf	d1, x1
  410068:	fdiv	d0, d0, d1
  41006c:	fmov	d1, #5.000000000000000000e-01
  410070:	fadd	d0, d0, d1
  410074:	fcvtzs	x0, d0
  410078:	ret
  41007c:	fmov	d0, x0
  410080:	mov	w0, #0x2710                	// #10000
  410084:	mul	w0, w1, w0
  410088:	mov	x1, #0x64                  	// #100
  41008c:	sdiv	x2, x2, x1
  410090:	adds	x0, x2, w0, sxtw
  410094:	b.eq	4100c0 <clear@@Base+0xcf40>  // b.none
  410098:	scvtf	d1, x0
  41009c:	scvtf	d0, d0
  4100a0:	mov	x0, #0x848000000000        	// #145685290680320
  4100a4:	movk	x0, #0x412e, lsl #48
  4100a8:	fmul	d0, d0, d1
  4100ac:	fmov	d1, x0
  4100b0:	fdiv	d0, d0, d1
  4100b4:	fmov	d1, #5.000000000000000000e-01
  4100b8:	fadd	d0, d0, d1
  4100bc:	fcvtzs	x0, d0
  4100c0:	ret
  4100c4:	stp	x29, x30, [sp, #-48]!
  4100c8:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4100cc:	mov	x29, sp
  4100d0:	ldr	x1, [x0, #1960]
  4100d4:	stp	x19, x20, [sp, #16]
  4100d8:	adrp	x19, 435000 <PC+0x37d0>
  4100dc:	str	x21, [sp, #32]
  4100e0:	add	x19, x19, #0x454
  4100e4:	cmp	w1, w19
  4100e8:	sub	x21, x1, x19
  4100ec:	b.eq	410130 <clear@@Base+0xcfb0>  // b.none
  4100f0:	mov	x20, x0
  4100f4:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4100f8:	sxtw	x21, w21
  4100fc:	mov	x1, x19
  410100:	ldr	w0, [x0, #2108]
  410104:	mov	x2, x21
  410108:	cmp	w0, #0x0
  41010c:	cset	w0, eq  // eq = none
  410110:	add	w0, w0, #0x1
  410114:	bl	401a50 <write@plt>
  410118:	cmp	x0, x21
  41011c:	b.eq	41012c <clear@@Base+0xcfac>  // b.none
  410120:	adrp	x0, 436000 <PC+0x47d0>
  410124:	mov	w1, #0x1                   	// #1
  410128:	str	w1, [x0, #444]
  41012c:	str	x19, [x20, #1960]
  410130:	ldp	x19, x20, [sp, #16]
  410134:	ldr	x21, [sp, #32]
  410138:	ldp	x29, x30, [sp], #48
  41013c:	ret
  410140:	stp	x29, x30, [sp, #-32]!
  410144:	mov	x29, sp
  410148:	stp	x19, x20, [sp, #16]
  41014c:	mov	w20, w0
  410150:	adrp	x0, 436000 <PC+0x47d0>
  410154:	ldr	w1, [x0, #632]
  410158:	cbz	w1, 410164 <clear@@Base+0xcfe4>
  41015c:	str	wzr, [x0, #632]
  410160:	bl	4032f4 <clear@@Base+0x174>
  410164:	adrp	x19, 431000 <winch@@Base+0x1e46c>
  410168:	adrp	x1, 435000 <PC+0x37d0>
  41016c:	add	x1, x1, #0x454
  410170:	ldr	x0, [x19, #1960]
  410174:	add	x1, x1, #0x3ff
  410178:	cmp	x0, x1
  41017c:	b.cc	410184 <clear@@Base+0xd004>  // b.lo, b.ul, b.last
  410180:	bl	4100c4 <clear@@Base+0xcf44>
  410184:	ldr	x0, [x19, #1960]
  410188:	add	x1, x0, #0x1
  41018c:	str	x1, [x19, #1960]
  410190:	strb	w20, [x0]
  410194:	adrp	x0, 436000 <PC+0x47d0>
  410198:	str	wzr, [x0, #640]
  41019c:	mov	w0, w20
  4101a0:	ldp	x19, x20, [sp, #16]
  4101a4:	ldp	x29, x30, [sp], #32
  4101a8:	ret
  4101ac:	stp	x29, x30, [sp, #-64]!
  4101b0:	adrp	x0, 436000 <PC+0x47d0>
  4101b4:	mov	x29, sp
  4101b8:	stp	x19, x20, [sp, #16]
  4101bc:	ldr	w19, [x0, #672]
  4101c0:	str	x21, [sp, #32]
  4101c4:	ands	w19, w19, #0x3
  4101c8:	b.eq	4101e8 <clear@@Base+0xd068>  // b.none
  4101cc:	adrp	x0, 436000 <PC+0x47d0>
  4101d0:	mov	w1, #0x1                   	// #1
  4101d4:	str	w1, [x0, #444]
  4101d8:	ldp	x19, x20, [sp, #16]
  4101dc:	ldr	x21, [sp, #32]
  4101e0:	ldp	x29, x30, [sp], #64
  4101e4:	ret
  4101e8:	adrp	x0, 436000 <PC+0x47d0>
  4101ec:	add	x21, x0, #0x27c
  4101f0:	str	wzr, [x0, #636]
  4101f4:	add	x1, sp, #0x3c
  4101f8:	mov	w0, w19
  4101fc:	bl	40d244 <clear@@Base+0xa0c4>
  410200:	mov	w20, w0
  410204:	cbnz	w0, 410210 <clear@@Base+0xd090>
  410208:	bl	4031b4 <clear@@Base+0x34>
  41020c:	b	4101d8 <clear@@Base+0xd058>
  410210:	ldr	w0, [sp, #60]
  410214:	bl	403348 <clear@@Base+0x1c8>
  410218:	ldr	w0, [sp, #60]
  41021c:	cmp	w20, #0x8
  410220:	str	w0, [x21]
  410224:	b.ne	410234 <clear@@Base+0xd0b4>  // b.any
  410228:	bl	4033bc <clear@@Base+0x23c>
  41022c:	add	w19, w19, #0x1
  410230:	b	4101f4 <clear@@Base+0xd074>
  410234:	mov	w0, w20
  410238:	bl	410140 <clear@@Base+0xcfc0>
  41023c:	b	41022c <clear@@Base+0xd0ac>
  410240:	stp	x29, x30, [sp, #-32]!
  410244:	mov	x29, sp
  410248:	str	x19, [sp, #16]
  41024c:	mov	x19, x0
  410250:	ldrb	w0, [x19]
  410254:	cbnz	w0, 410264 <clear@@Base+0xd0e4>
  410258:	ldr	x19, [sp, #16]
  41025c:	ldp	x29, x30, [sp], #32
  410260:	ret
  410264:	add	x19, x19, #0x1
  410268:	bl	410140 <clear@@Base+0xcfc0>
  41026c:	b	410250 <clear@@Base+0xd0d0>
  410270:	stp	x29, x30, [sp, #-48]!
  410274:	mov	x3, x0
  410278:	cmp	x3, #0x0
  41027c:	mov	x29, sp
  410280:	mov	x0, x1
  410284:	cneg	x2, x3, lt  // lt = tstop
  410288:	add	x1, sp, #0x2e
  41028c:	mov	x5, #0xa                   	// #10
  410290:	strb	wzr, [sp, #46]
  410294:	udiv	x4, x2, x5
  410298:	mov	x6, x1
  41029c:	msub	x2, x4, x5, x2
  4102a0:	add	w2, w2, #0x30
  4102a4:	strb	w2, [x1, #-1]!
  4102a8:	mov	x2, x4
  4102ac:	cbnz	x4, 410294 <clear@@Base+0xd114>
  4102b0:	tbz	x3, #63, 4102c0 <clear@@Base+0xd140>
  4102b4:	mov	w2, #0x2d                  	// #45
  4102b8:	sturb	w2, [x1, #-1]
  4102bc:	sub	x1, x6, #0x2
  4102c0:	bl	401ac0 <strcpy@plt>
  4102c4:	ldp	x29, x30, [sp], #48
  4102c8:	ret
  4102cc:	b	410270 <clear@@Base+0xd0f0>
  4102d0:	stp	x29, x30, [sp, #-32]!
  4102d4:	mov	w3, w0
  4102d8:	cmp	w3, #0x0
  4102dc:	mov	x29, sp
  4102e0:	mov	x0, x1
  4102e4:	cneg	w2, w3, lt  // lt = tstop
  4102e8:	add	x1, sp, #0x1c
  4102ec:	mov	w5, #0xa                   	// #10
  4102f0:	strb	wzr, [sp, #28]
  4102f4:	udiv	w4, w2, w5
  4102f8:	mov	x6, x1
  4102fc:	msub	w2, w4, w5, w2
  410300:	add	w2, w2, #0x30
  410304:	strb	w2, [x1, #-1]!
  410308:	mov	w2, w4
  41030c:	cbnz	w4, 4102f4 <clear@@Base+0xd174>
  410310:	tbz	w3, #31, 410320 <clear@@Base+0xd1a0>
  410314:	mov	w2, #0x2d                  	// #45
  410318:	sturb	w2, [x1, #-1]
  41031c:	sub	x1, x6, #0x2
  410320:	bl	401ac0 <strcpy@plt>
  410324:	ldp	x29, x30, [sp], #32
  410328:	ret
  41032c:	stp	x29, x30, [sp, #-96]!
  410330:	mov	x2, x0
  410334:	mov	x29, sp
  410338:	stp	x19, x20, [sp, #16]
  41033c:	mov	x20, x1
  410340:	mov	w19, #0x0                   	// #0
  410344:	stp	x21, x22, [sp, #32]
  410348:	str	x23, [sp, #48]
  41034c:	ldrb	w0, [x2]
  410350:	cbnz	w0, 41036c <clear@@Base+0xd1ec>
  410354:	mov	w0, w19
  410358:	ldp	x19, x20, [sp, #16]
  41035c:	ldp	x21, x22, [sp, #32]
  410360:	ldr	x23, [sp, #48]
  410364:	ldp	x29, x30, [sp], #96
  410368:	ret
  41036c:	cmp	w0, #0x25
  410370:	b.eq	410388 <clear@@Base+0xd208>  // b.none
  410374:	add	w19, w19, #0x1
  410378:	add	x23, x2, #0x1
  41037c:	bl	410140 <clear@@Base+0xcfc0>
  410380:	mov	x2, x23
  410384:	b	41034c <clear@@Base+0xd1cc>
  410388:	ldrb	w0, [x2, #1]
  41038c:	add	x23, x2, #0x2
  410390:	cmp	w0, #0x6e
  410394:	b.eq	410404 <clear@@Base+0xd284>  // b.none
  410398:	b.hi	4103d0 <clear@@Base+0xd250>  // b.pmore
  41039c:	cmp	w0, #0x25
  4103a0:	b.eq	410414 <clear@@Base+0xd294>  // b.none
  4103a4:	cmp	w0, #0x64
  4103a8:	b.ne	410380 <clear@@Base+0xd200>  // b.any
  4103ac:	ldr	w0, [x20], #8
  4103b0:	add	x1, sp, #0x48
  4103b4:	bl	4102d0 <clear@@Base+0xd150>
  4103b8:	add	x0, sp, #0x48
  4103bc:	bl	410240 <clear@@Base+0xd0c0>
  4103c0:	add	x0, sp, #0x48
  4103c4:	bl	4017b0 <strlen@plt>
  4103c8:	add	w19, w19, w0
  4103cc:	b	410380 <clear@@Base+0xd200>
  4103d0:	cmp	w0, #0x73
  4103d4:	b.ne	410380 <clear@@Base+0xd200>  // b.any
  4103d8:	ldr	x22, [x20], #8
  4103dc:	mov	x21, #0x0                   	// #0
  4103e0:	sub	x22, x22, #0x1
  4103e4:	add	w1, w19, w21
  4103e8:	add	x21, x21, #0x1
  4103ec:	ldrb	w0, [x22, x21]
  4103f0:	cbnz	w0, 4103fc <clear@@Base+0xd27c>
  4103f4:	mov	w19, w1
  4103f8:	b	410380 <clear@@Base+0xd200>
  4103fc:	bl	410140 <clear@@Base+0xcfc0>
  410400:	b	4103e4 <clear@@Base+0xd264>
  410404:	ldr	x0, [x20], #8
  410408:	add	x1, sp, #0x48
  41040c:	bl	410270 <clear@@Base+0xd0f0>
  410410:	b	4103b8 <clear@@Base+0xd238>
  410414:	bl	410140 <clear@@Base+0xcfc0>
  410418:	b	410380 <clear@@Base+0xd200>
  41041c:	mov	x2, x0
  410420:	mov	x5, #0xa                   	// #10
  410424:	mov	x0, #0x0                   	// #0
  410428:	ldrb	w3, [x2], #1
  41042c:	sub	w4, w3, #0x30
  410430:	and	w4, w4, #0xff
  410434:	cmp	w4, #0x9
  410438:	b.hi	41044c <clear@@Base+0xd2cc>  // b.pmore
  41043c:	and	x3, x3, #0xff
  410440:	madd	x0, x0, x5, x3
  410444:	sub	x0, x0, #0x30
  410448:	b	410428 <clear@@Base+0xd2a8>
  41044c:	cbz	x1, 410454 <clear@@Base+0xd2d4>
  410450:	str	x2, [x1]
  410454:	ret
  410458:	mov	x2, x0
  41045c:	mov	w5, #0xa                   	// #10
  410460:	mov	w0, #0x0                   	// #0
  410464:	ldrb	w4, [x2], #1
  410468:	sub	w3, w4, #0x30
  41046c:	and	w3, w3, #0xff
  410470:	cmp	w3, #0x9
  410474:	b.hi	410484 <clear@@Base+0xd304>  // b.pmore
  410478:	madd	w0, w0, w5, w4
  41047c:	sub	w0, w0, #0x30
  410480:	b	410464 <clear@@Base+0xd2e4>
  410484:	cbz	x1, 41048c <clear@@Base+0xd30c>
  410488:	str	x2, [x1]
  41048c:	ret
  410490:	stp	x29, x30, [sp, #-16]!
  410494:	mov	x29, sp
  410498:	bl	413968 <winch@@Base+0xdd4>
  41049c:	add	w2, w0, #0x2
  4104a0:	cmp	w2, #0x22
  4104a4:	b.hi	4104b8 <clear@@Base+0xd338>  // b.pmore
  4104a8:	mov	x1, #0x9001                	// #36865
  4104ac:	movk	x1, #0x4, lsl #32
  4104b0:	lsr	x1, x1, x2
  4104b4:	tbnz	w1, #0, 4104c4 <clear@@Base+0xd344>
  4104b8:	ldp	x29, x30, [sp], #16
  4104bc:	sxtw	x0, w0
  4104c0:	b	406dd4 <clear@@Base+0x3c54>
  4104c4:	ldp	x29, x30, [sp], #16
  4104c8:	ret

00000000004104cc <error@@Base>:
  4104cc:	stp	x29, x30, [sp, #-48]!
  4104d0:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  4104d4:	mov	x29, sp
  4104d8:	stp	x21, x22, [sp, #32]
  4104dc:	mov	x22, x1
  4104e0:	adrp	x1, 436000 <PC+0x47d0>
  4104e4:	mov	x21, x0
  4104e8:	stp	x19, x20, [sp, #16]
  4104ec:	ldr	w0, [x1, #628]
  4104f0:	ldr	w19, [x2, #2108]
  4104f4:	mov	x20, x2
  4104f8:	add	w0, w0, #0x1
  4104fc:	str	w0, [x1, #628]
  410500:	cbz	w19, 410538 <error@@Base+0x6c>
  410504:	adrp	x0, 436000 <PC+0x47d0>
  410508:	ldr	w19, [x0, #300]
  41050c:	cbz	w19, 410538 <error@@Base+0x6c>
  410510:	adrp	x0, 436000 <PC+0x47d0>
  410514:	ldr	w0, [x0, #600]
  410518:	cbnz	w0, 410520 <error@@Base+0x54>
  41051c:	bl	40a784 <clear@@Base+0x7604>
  410520:	bl	4031b4 <clear@@Base+0x34>
  410524:	bl	4032f4 <clear@@Base+0x174>
  410528:	mov	w0, #0x8                   	// #8
  41052c:	bl	403268 <clear@@Base+0xe8>
  410530:	adrp	x0, 436000 <PC+0x47d0>
  410534:	ldr	w19, [x0, #348]
  410538:	mov	x0, x21
  41053c:	mov	x1, x22
  410540:	bl	41032c <clear@@Base+0xd1ac>
  410544:	mov	w21, w0
  410548:	ldr	w0, [x20, #2108]
  41054c:	cbz	w0, 41055c <error@@Base+0x90>
  410550:	adrp	x0, 436000 <PC+0x47d0>
  410554:	ldr	w0, [x0, #300]
  410558:	cbnz	w0, 410570 <error@@Base+0xa4>
  41055c:	ldp	x19, x20, [sp, #16]
  410560:	mov	w0, #0xa                   	// #10
  410564:	ldp	x21, x22, [sp, #32]
  410568:	ldp	x29, x30, [sp], #48
  41056c:	b	410140 <clear@@Base+0xcfc0>
  410570:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  410574:	add	x0, x0, #0x7a8
  410578:	add	x0, x0, #0x8
  41057c:	bl	410240 <clear@@Base+0xd0c0>
  410580:	add	w19, w19, w21
  410584:	bl	4031b4 <clear@@Base+0x34>
  410588:	adrp	x0, 436000 <PC+0x47d0>
  41058c:	ldr	w1, [x0, #376]
  410590:	add	w1, w1, #0x11
  410594:	add	w19, w1, w19
  410598:	bl	410490 <clear@@Base+0xd310>
  41059c:	bl	402ffc <setlocale@plt+0x13dc>
  4105a0:	bl	40319c <clear@@Base+0x1c>
  4105a4:	adrp	x0, 436000 <PC+0x47d0>
  4105a8:	ldr	w0, [x0, #372]
  4105ac:	cmp	w0, w19
  4105b0:	b.gt	4105c0 <error@@Base+0xf4>
  4105b4:	adrp	x0, 436000 <PC+0x47d0>
  4105b8:	mov	w1, #0x1                   	// #1
  4105bc:	str	w1, [x0, #444]
  4105c0:	ldp	x19, x20, [sp, #16]
  4105c4:	ldp	x21, x22, [sp, #32]
  4105c8:	ldp	x29, x30, [sp], #48
  4105cc:	b	4100c4 <clear@@Base+0xcf44>
  4105d0:	stp	x29, x30, [sp, #-32]!
  4105d4:	mov	x29, sp
  4105d8:	stp	x19, x20, [sp, #16]
  4105dc:	mov	x19, x0
  4105e0:	mov	x20, x1
  4105e4:	bl	4031b4 <clear@@Base+0x34>
  4105e8:	bl	4032f4 <clear@@Base+0x174>
  4105ec:	mov	w0, #0x8                   	// #8
  4105f0:	bl	403268 <clear@@Base+0xe8>
  4105f4:	mov	x1, x20
  4105f8:	mov	x0, x19
  4105fc:	bl	41032c <clear@@Base+0xd1ac>
  410600:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  410604:	add	x0, x0, #0x7a8
  410608:	add	x0, x0, #0x19
  41060c:	bl	410240 <clear@@Base+0xd0c0>
  410610:	bl	4031b4 <clear@@Base+0x34>
  410614:	bl	4100c4 <clear@@Base+0xcf44>
  410618:	adrp	x0, 436000 <PC+0x47d0>
  41061c:	mov	w1, #0x1                   	// #1
  410620:	ldp	x19, x20, [sp, #16]
  410624:	str	w1, [x0, #632]
  410628:	ldp	x29, x30, [sp], #32
  41062c:	ret
  410630:	stp	x29, x30, [sp, #-48]!
  410634:	adrp	x2, 431000 <winch@@Base+0x1e46c>
  410638:	mov	x29, sp
  41063c:	stp	x19, x20, [sp, #16]
  410640:	mov	x20, x0
  410644:	ldr	w0, [x2, #2108]
  410648:	str	x21, [sp, #32]
  41064c:	mov	x19, x2
  410650:	mov	x21, x1
  410654:	cbz	w0, 410668 <error@@Base+0x19c>
  410658:	adrp	x0, 436000 <PC+0x47d0>
  41065c:	ldr	w0, [x0, #300]
  410660:	cbz	w0, 410668 <error@@Base+0x19c>
  410664:	bl	4032f4 <clear@@Base+0x174>
  410668:	mov	x1, x21
  41066c:	mov	x0, x20
  410670:	bl	41032c <clear@@Base+0xd1ac>
  410674:	bl	413968 <winch@@Base+0xdd4>
  410678:	mov	w20, w0
  41067c:	ldr	w0, [x19, #2108]
  410680:	cbz	w0, 410690 <error@@Base+0x1c4>
  410684:	adrp	x0, 436000 <PC+0x47d0>
  410688:	ldr	w0, [x0, #300]
  41068c:	cbnz	w0, 4106ac <error@@Base+0x1e0>
  410690:	mov	w0, #0xa                   	// #10
  410694:	bl	410140 <clear@@Base+0xcfc0>
  410698:	mov	w0, w20
  41069c:	ldp	x19, x20, [sp, #16]
  4106a0:	ldr	x21, [sp, #32]
  4106a4:	ldp	x29, x30, [sp], #48
  4106a8:	ret
  4106ac:	bl	402ffc <setlocale@plt+0x13dc>
  4106b0:	adrp	x0, 436000 <PC+0x47d0>
  4106b4:	ldr	w0, [x0, #372]
  4106b8:	cmp	w0, #0x0
  4106bc:	b.gt	4106cc <error@@Base+0x200>
  4106c0:	adrp	x0, 436000 <PC+0x47d0>
  4106c4:	mov	w1, #0x1                   	// #1
  4106c8:	str	w1, [x0, #444]
  4106cc:	bl	4100c4 <clear@@Base+0xcf44>
  4106d0:	b	410698 <error@@Base+0x1cc>
  4106d4:	stp	x29, x30, [sp, #-48]!
  4106d8:	mov	x29, sp
  4106dc:	stp	x19, x20, [sp, #16]
  4106e0:	mov	x19, x0
  4106e4:	mov	x20, x1
  4106e8:	mov	w0, #0x1                   	// #1
  4106ec:	mov	w1, #0x40                  	// #64
  4106f0:	stp	x21, x22, [sp, #32]
  4106f4:	mov	w22, w2
  4106f8:	bl	402180 <setlocale@plt+0x560>
  4106fc:	mov	x1, x19
  410700:	mov	x21, x0
  410704:	mov	w2, #0x1                   	// #1
  410708:	bl	401b70 <regcomp@plt>
  41070c:	cbz	w0, 410734 <error@@Base+0x268>
  410710:	mov	x0, x21
  410714:	bl	401a90 <free@plt>
  410718:	cbz	w22, 41072c <error@@Base+0x260>
  41071c:	adrp	x0, 418000 <winch@@Base+0x546c>
  410720:	mov	x1, #0x0                   	// #0
  410724:	add	x0, x0, #0xc5e
  410728:	bl	4104cc <error@@Base>
  41072c:	mov	w19, #0xffffffff            	// #-1
  410730:	b	410750 <error@@Base+0x284>
  410734:	mov	w19, w0
  410738:	ldr	x0, [x20]
  41073c:	cbz	x0, 41074c <error@@Base+0x280>
  410740:	bl	401b60 <regfree@plt>
  410744:	ldr	x0, [x20]
  410748:	bl	401a90 <free@plt>
  41074c:	str	x21, [x20]
  410750:	mov	w0, w19
  410754:	ldp	x19, x20, [sp, #16]
  410758:	ldp	x21, x22, [sp, #32]
  41075c:	ldp	x29, x30, [sp], #48
  410760:	ret
  410764:	stp	x29, x30, [sp, #-48]!
  410768:	mov	x29, sp
  41076c:	stp	x21, x22, [sp, #32]
  410770:	mov	w22, w1
  410774:	adrp	x1, 436000 <PC+0x47d0>
  410778:	stp	x19, x20, [sp, #16]
  41077c:	mov	x21, x2
  410780:	ldr	w1, [x1, #480]
  410784:	mov	x20, x0
  410788:	cmp	w1, #0x2
  41078c:	b.ne	4107fc <error@@Base+0x330>  // b.any
  410790:	bl	4017b0 <strlen@plt>
  410794:	mov	w1, #0x1                   	// #1
  410798:	bl	407f80 <clear@@Base+0x4e00>
  41079c:	mov	w1, w0
  4107a0:	mov	w0, #0x1                   	// #1
  4107a4:	bl	402180 <setlocale@plt+0x560>
  4107a8:	mov	x19, x0
  4107ac:	mov	x1, x20
  4107b0:	mov	w4, #0x1                   	// #1
  4107b4:	mov	x3, #0x0                   	// #0
  4107b8:	mov	x2, #0x0                   	// #0
  4107bc:	bl	407fdc <clear@@Base+0x4e5c>
  4107c0:	tbnz	w22, #12, 410804 <error@@Base+0x338>
  4107c4:	mov	x1, x21
  4107c8:	mov	x0, x19
  4107cc:	mov	w2, #0x1                   	// #1
  4107d0:	bl	4106d4 <error@@Base+0x208>
  4107d4:	mov	w21, w0
  4107d8:	cmp	x19, x20
  4107dc:	b.eq	4107e8 <error@@Base+0x31c>  // b.none
  4107e0:	mov	x0, x19
  4107e4:	bl	401a90 <free@plt>
  4107e8:	mov	w0, w21
  4107ec:	ldp	x19, x20, [sp, #16]
  4107f0:	ldp	x21, x22, [sp, #32]
  4107f4:	ldp	x29, x30, [sp], #48
  4107f8:	ret
  4107fc:	mov	x19, x0
  410800:	b	4107c0 <error@@Base+0x2f4>
  410804:	mov	w21, #0x0                   	// #0
  410808:	b	4107d8 <error@@Base+0x30c>
  41080c:	stp	x29, x30, [sp, #-32]!
  410810:	mov	x29, sp
  410814:	str	x19, [sp, #16]
  410818:	mov	x19, x0
  41081c:	ldr	x0, [x0]
  410820:	cbz	x0, 410830 <error@@Base+0x364>
  410824:	bl	401b60 <regfree@plt>
  410828:	ldr	x0, [x19]
  41082c:	bl	401a90 <free@plt>
  410830:	str	xzr, [x19]
  410834:	ldr	x19, [sp, #16]
  410838:	ldp	x29, x30, [sp], #32
  41083c:	ret
  410840:	stp	x29, x30, [sp, #-32]!
  410844:	mov	w2, #0x0                   	// #0
  410848:	mov	x29, sp
  41084c:	add	x1, sp, #0x18
  410850:	str	xzr, [sp, #24]
  410854:	bl	4106d4 <error@@Base+0x208>
  410858:	cbnz	w0, 410870 <error@@Base+0x3a4>
  41085c:	add	x0, sp, #0x18
  410860:	bl	41080c <error@@Base+0x340>
  410864:	mov	w0, #0x1                   	// #1
  410868:	ldp	x29, x30, [sp], #32
  41086c:	ret
  410870:	mov	w0, #0x0                   	// #0
  410874:	b	410868 <error@@Base+0x39c>
  410878:	cmp	x0, #0x0
  41087c:	cset	w0, eq  // eq = none
  410880:	ret
  410884:	stp	x29, x30, [sp, #-80]!
  410888:	mov	x29, sp
  41088c:	stp	x19, x20, [sp, #16]
  410890:	mov	x19, x2
  410894:	mov	w20, w3
  410898:	stp	x21, x22, [sp, #32]
  41089c:	mov	x22, x4
  4108a0:	mov	x21, x5
  4108a4:	stp	x23, x24, [sp, #48]
  4108a8:	mov	w23, w7
  4108ac:	str	xzr, [x5]
  4108b0:	str	xzr, [x4]
  4108b4:	tbz	w23, #12, 410970 <error@@Base+0x4a4>
  4108b8:	mov	x24, x1
  4108bc:	mov	x0, x1
  4108c0:	bl	4017b0 <strlen@plt>
  4108c4:	add	x20, x19, w20, sxtw
  4108c8:	adrp	x1, 436000 <PC+0x47d0>
  4108cc:	add	x0, x24, w0, sxtw
  4108d0:	ldr	w5, [x1, #480]
  4108d4:	cmp	x20, x19
  4108d8:	b.hi	4108e4 <error@@Base+0x418>  // b.pmore
  4108dc:	mov	w0, #0x0                   	// #0
  4108e0:	b	410948 <error@@Base+0x47c>
  4108e4:	mov	x1, x19
  4108e8:	mov	x3, x24
  4108ec:	ldrb	w2, [x3]
  4108f0:	cmp	w5, #0x2
  4108f4:	ldrb	w6, [x1]
  4108f8:	b.ne	410914 <error@@Base+0x448>  // b.any
  4108fc:	sub	w4, w2, #0x41
  410900:	and	w4, w4, #0xff
  410904:	cmp	w4, #0x19
  410908:	b.hi	410914 <error@@Base+0x448>  // b.pmore
  41090c:	add	w2, w2, #0x20
  410910:	and	w2, w2, #0xff
  410914:	cmp	w6, w2
  410918:	b.ne	410934 <error@@Base+0x468>  // b.any
  41091c:	cmp	x0, x3
  410920:	ccmp	x20, x1, #0x4, ne  // ne = any
  410924:	b.eq	410934 <error@@Base+0x468>  // b.none
  410928:	add	x3, x3, #0x1
  41092c:	add	x1, x1, #0x1
  410930:	b	4108ec <error@@Base+0x420>
  410934:	cmp	x0, x3
  410938:	b.ne	410968 <error@@Base+0x49c>  // b.any
  41093c:	str	x19, [x22]
  410940:	mov	w0, #0x1                   	// #1
  410944:	str	x1, [x21]
  410948:	tbz	w23, #8, 410954 <error@@Base+0x488>
  41094c:	mov	w1, #0x1                   	// #1
  410950:	sub	w0, w1, w0
  410954:	ldp	x19, x20, [sp, #16]
  410958:	ldp	x21, x22, [sp, #32]
  41095c:	ldp	x23, x24, [sp, #48]
  410960:	ldp	x29, x30, [sp], #80
  410964:	ret
  410968:	add	x19, x19, #0x1
  41096c:	b	4108d4 <error@@Base+0x408>
  410970:	cmp	w6, #0x0
  410974:	mov	x1, x19
  410978:	cset	w4, ne  // ne = any
  41097c:	add	x3, sp, #0x48
  410980:	orr	w4, w4, #0x4
  410984:	mov	x2, #0x1                   	// #1
  410988:	stp	wzr, w20, [sp, #72]
  41098c:	bl	401b50 <regexec@plt>
  410990:	cmp	w0, #0x0
  410994:	mov	w1, w0
  410998:	cset	w0, eq  // eq = none
  41099c:	cbnz	w1, 410948 <error@@Base+0x47c>
  4109a0:	ldrsw	x1, [sp, #72]
  4109a4:	add	x1, x19, x1
  4109a8:	str	x1, [x22]
  4109ac:	ldrsw	x1, [sp, #76]
  4109b0:	add	x19, x19, x1
  4109b4:	str	x19, [x21]
  4109b8:	b	410948 <error@@Base+0x47c>
  4109bc:	adrp	x0, 418000 <winch@@Base+0x546c>
  4109c0:	add	x0, x0, #0xc6e
  4109c4:	ret
  4109c8:	cmn	w0, #0x2
  4109cc:	b.eq	410a14 <error@@Base+0x548>  // b.none
  4109d0:	cmn	w0, #0x1
  4109d4:	b.eq	4109f8 <error@@Base+0x52c>  // b.none
  4109d8:	cmn	w0, #0x3
  4109dc:	b.ne	410a04 <error@@Base+0x538>  // b.any
  4109e0:	adrp	x0, 436000 <PC+0x47d0>
  4109e4:	mov	w1, #0x2                   	// #2
  4109e8:	ldr	w0, [x0, #360]
  4109ec:	sub	w0, w0, #0x1
  4109f0:	sdiv	w0, w0, w1
  4109f4:	b	410a04 <error@@Base+0x538>
  4109f8:	adrp	x0, 436000 <PC+0x47d0>
  4109fc:	ldr	w0, [x0, #360]
  410a00:	sub	w0, w0, #0x2
  410a04:	adrp	x1, 435000 <PC+0x37d0>
  410a08:	ldr	x1, [x1, #2136]
  410a0c:	ldr	x0, [x1, w0, sxtw #3]
  410a10:	ret
  410a14:	adrp	x0, 436000 <PC+0x47d0>
  410a18:	ldr	w0, [x0, #360]
  410a1c:	sub	w0, w0, #0x1
  410a20:	b	410a04 <error@@Base+0x538>
  410a24:	adrp	x1, 436000 <PC+0x47d0>
  410a28:	ldr	w2, [x1, #360]
  410a2c:	adrp	x1, 435000 <PC+0x37d0>
  410a30:	ldr	x3, [x1, #2136]
  410a34:	mov	x1, #0x0                   	// #0
  410a38:	sub	x4, x3, #0x8
  410a3c:	add	x1, x1, #0x1
  410a40:	cmp	w2, w1
  410a44:	b.gt	410a54 <error@@Base+0x588>
  410a48:	add	x2, x3, w2, sxtw #3
  410a4c:	stur	x0, [x2, #-8]
  410a50:	ret
  410a54:	ldr	x5, [x3, x1, lsl #3]
  410a58:	str	x5, [x4, x1, lsl #3]
  410a5c:	b	410a3c <error@@Base+0x570>
  410a60:	adrp	x1, 435000 <PC+0x37d0>
  410a64:	ldr	x2, [x1, #2136]
  410a68:	adrp	x1, 436000 <PC+0x47d0>
  410a6c:	ldr	w1, [x1, #360]
  410a70:	sub	x3, x2, #0x8
  410a74:	sub	w1, w1, #0x1
  410a78:	sxtw	x1, w1
  410a7c:	cmp	w1, #0x0
  410a80:	b.gt	410a8c <error@@Base+0x5c0>
  410a84:	str	x0, [x2]
  410a88:	ret
  410a8c:	ldr	x4, [x3, x1, lsl #3]
  410a90:	str	x4, [x2, x1, lsl #3]
  410a94:	sub	x1, x1, #0x1
  410a98:	b	410a7c <error@@Base+0x5b0>
  410a9c:	adrp	x0, 436000 <PC+0x47d0>
  410aa0:	mov	x3, #0xffffffffffffffff    	// #-1
  410aa4:	ldr	w1, [x0, #360]
  410aa8:	adrp	x0, 435000 <PC+0x37d0>
  410aac:	ldr	x2, [x0, #2136]
  410ab0:	mov	x0, #0x0                   	// #0
  410ab4:	cmp	w1, w0
  410ab8:	b.gt	410ac0 <error@@Base+0x5f4>
  410abc:	ret
  410ac0:	str	x3, [x2, x0, lsl #3]
  410ac4:	add	x0, x0, #0x1
  410ac8:	b	410ab4 <error@@Base+0x5e8>
  410acc:	adrp	x1, 435000 <PC+0x37d0>
  410ad0:	ldr	x1, [x1, #2136]
  410ad4:	ldr	x2, [x1]
  410ad8:	cmp	x2, x0
  410adc:	b.gt	410afc <error@@Base+0x630>
  410ae0:	adrp	x2, 436000 <PC+0x47d0>
  410ae4:	sub	x3, x1, #0x8
  410ae8:	ldr	w4, [x2, #360]
  410aec:	mov	x2, #0x1                   	// #1
  410af0:	mov	w1, w2
  410af4:	cmp	w4, w2
  410af8:	b.gt	410b04 <error@@Base+0x638>
  410afc:	mov	w0, #0xffffffff            	// #-1
  410b00:	b	410b18 <error@@Base+0x64c>
  410b04:	add	x2, x2, #0x1
  410b08:	ldr	x5, [x3, x2, lsl #3]
  410b0c:	cmp	x5, x0
  410b10:	b.le	410af0 <error@@Base+0x624>
  410b14:	sub	w0, w1, #0x1
  410b18:	ret
  410b1c:	adrp	x2, 435000 <PC+0x37d0>
  410b20:	sxtw	x0, w0
  410b24:	ldr	x3, [x2, #2136]
  410b28:	cmp	w1, w0
  410b2c:	b.ge	410b38 <error@@Base+0x66c>  // b.tcont
  410b30:	mov	w0, #0x1                   	// #1
  410b34:	ret
  410b38:	ldr	x2, [x3, x0, lsl #3]
  410b3c:	add	x0, x0, #0x1
  410b40:	add	x2, x2, #0x1
  410b44:	cmp	x2, #0x1
  410b48:	b.ls	410b28 <error@@Base+0x65c>  // b.plast
  410b4c:	mov	w0, #0x0                   	// #0
  410b50:	b	410b34 <error@@Base+0x668>
  410b54:	adrp	x0, 436000 <PC+0x47d0>
  410b58:	ldr	w1, [x0, #360]
  410b5c:	mov	w0, #0x0                   	// #0
  410b60:	sub	w1, w1, #0x1
  410b64:	b	410b1c <error@@Base+0x650>
  410b68:	adrp	x4, 435000 <PC+0x37d0>
  410b6c:	cmp	w1, #0x0
  410b70:	ldr	x5, [x4, #2136]
  410b74:	b.ge	410b98 <error@@Base+0x6cc>  // b.tcont
  410b78:	cmn	w1, #0x2
  410b7c:	b.lt	410bd0 <error@@Base+0x704>  // b.tstop
  410b80:	adrp	x1, 436000 <PC+0x47d0>
  410b84:	mov	w3, #0x0                   	// #0
  410b88:	mov	w2, #0xffffffff            	// #-1
  410b8c:	ldr	w1, [x1, #360]
  410b90:	sub	w1, w1, #0x2
  410b94:	b	410bac <error@@Base+0x6e0>
  410b98:	b.ne	410bd0 <error@@Base+0x704>  // b.any
  410b9c:	adrp	x2, 436000 <PC+0x47d0>
  410ba0:	ldr	w3, [x2, #360]
  410ba4:	mov	w2, #0x1                   	// #1
  410ba8:	sub	w3, w3, #0x2
  410bac:	sxtw	x2, w2
  410bb0:	sxtw	x1, w1
  410bb4:	ldr	x6, [x5, x1, lsl #3]
  410bb8:	cmn	x6, #0x1
  410bbc:	b.eq	410be8 <error@@Base+0x71c>  // b.none
  410bc0:	add	w1, w1, #0x1
  410bc4:	str	x6, [x0]
  410bc8:	str	w1, [x0, #8]
  410bcc:	b	410be4 <error@@Base+0x718>
  410bd0:	ldr	x4, [x5, w1, sxtw #3]
  410bd4:	cmn	x4, #0x1
  410bd8:	b.ne	410bac <error@@Base+0x6e0>  // b.any
  410bdc:	mov	x1, #0xffffffffffffffff    	// #-1
  410be0:	str	x1, [x0]
  410be4:	ret
  410be8:	cmp	w3, w1
  410bec:	b.eq	410bdc <error@@Base+0x710>  // b.none
  410bf0:	add	x1, x1, x2
  410bf4:	b	410bb4 <error@@Base+0x6e8>
  410bf8:	stp	x29, x30, [sp, #-64]!
  410bfc:	mov	x29, sp
  410c00:	stp	x19, x20, [sp, #16]
  410c04:	adrp	x20, 435000 <PC+0x37d0>
  410c08:	adrp	x19, 436000 <PC+0x47d0>
  410c0c:	str	x21, [sp, #32]
  410c10:	add	x21, x20, #0x858
  410c14:	ldr	w1, [x19, #360]
  410c18:	ldr	w0, [x21, #8]
  410c1c:	cmp	w1, w0
  410c20:	b.le	410c78 <error@@Base+0x7ac>
  410c24:	ldr	x7, [x20, #2136]
  410c28:	cbz	x7, 410c88 <error@@Base+0x7bc>
  410c2c:	mov	w1, #0x0                   	// #0
  410c30:	add	x0, sp, #0x30
  410c34:	bl	410b68 <error@@Base+0x69c>
  410c38:	mov	x0, x7
  410c3c:	bl	401a90 <free@plt>
  410c40:	ldr	w0, [x19, #360]
  410c44:	mov	w1, #0x8                   	// #8
  410c48:	bl	402180 <setlocale@plt+0x560>
  410c4c:	mov	x4, x0
  410c50:	str	x0, [x20, #2136]
  410c54:	ldr	w0, [x19, #360]
  410c58:	str	w0, [x21, #8]
  410c5c:	bl	410a9c <error@@Base+0x5d0>
  410c60:	ldr	x1, [sp, #48]
  410c64:	cmn	x1, #0x1
  410c68:	b.eq	410c78 <error@@Base+0x7ac>  // b.none
  410c6c:	ldr	w0, [sp, #56]
  410c70:	add	x4, x4, w0, sxtw #3
  410c74:	stur	x1, [x4, #-8]
  410c78:	ldp	x19, x20, [sp, #16]
  410c7c:	ldr	x21, [sp, #32]
  410c80:	ldp	x29, x30, [sp], #64
  410c84:	ret
  410c88:	mov	x0, #0xffffffffffffffff    	// #-1
  410c8c:	str	x0, [sp, #48]
  410c90:	b	410c40 <error@@Base+0x774>
  410c94:	adrp	x1, 436000 <PC+0x47d0>
  410c98:	ldr	w1, [x1, #360]
  410c9c:	tbz	w0, #31, 410ca4 <error@@Base+0x7d8>
  410ca0:	add	w0, w0, w1
  410ca4:	cmp	w0, #0x0
  410ca8:	csinc	w0, w0, wzr, gt
  410cac:	cmp	w0, w1
  410cb0:	csel	w0, w0, w1, le
  410cb4:	sub	w0, w0, #0x1
  410cb8:	ret
  410cbc:	mov	x1, x0
  410cc0:	mov	w2, #0x1                   	// #1
  410cc4:	ldrb	w3, [x1, #1]
  410cc8:	add	x0, x1, #0x1
  410ccc:	cmp	w3, #0x3a
  410cd0:	b.eq	410d0c <error@@Base+0x840>  // b.none
  410cd4:	b.hi	410cec <error@@Base+0x820>  // b.pmore
  410cd8:	cbz	w3, 410d24 <error@@Base+0x858>
  410cdc:	cmp	w3, #0x2e
  410ce0:	b.eq	410d18 <error@@Base+0x84c>  // b.none
  410ce4:	mov	x1, x0
  410ce8:	b	410cc4 <error@@Base+0x7f8>
  410cec:	cmp	w3, #0x3f
  410cf0:	b.eq	410d04 <error@@Base+0x838>  // b.none
  410cf4:	cmp	w3, #0x5c
  410cf8:	b.ne	410ce4 <error@@Base+0x818>  // b.any
  410cfc:	add	x0, x1, #0x2
  410d00:	b	410ce4 <error@@Base+0x818>
  410d04:	add	w2, w2, #0x1
  410d08:	b	410ce4 <error@@Base+0x818>
  410d0c:	cmp	w2, #0x1
  410d10:	b.ne	410ce4 <error@@Base+0x818>  // b.any
  410d14:	ret
  410d18:	subs	w2, w2, #0x1
  410d1c:	b.ne	410ce4 <error@@Base+0x818>  // b.any
  410d20:	b	410d14 <error@@Base+0x848>
  410d24:	mov	x0, x1
  410d28:	b	410d14 <error@@Base+0x848>
  410d2c:	stp	x29, x30, [sp, #-48]!
  410d30:	mov	x29, sp
  410d34:	stp	x19, x20, [sp, #16]
  410d38:	adrp	x20, 435000 <PC+0x37d0>
  410d3c:	str	x21, [sp, #32]
  410d40:	mov	x21, x0
  410d44:	bl	4017b0 <strlen@plt>
  410d48:	ldr	x3, [x20, #2152]
  410d4c:	add	x4, x20, #0x868
  410d50:	add	x4, x4, #0x808
  410d54:	sub	x19, x4, x3
  410d58:	add	x1, x3, w0, sxtw
  410d5c:	sub	w19, w19, #0x1
  410d60:	cmp	x4, x1
  410d64:	mov	x1, x21
  410d68:	csel	w19, w0, w19, hi  // hi = pmore
  410d6c:	mov	x0, x3
  410d70:	sxtw	x19, w19
  410d74:	mov	x2, x19
  410d78:	bl	401b80 <strncpy@plt>
  410d7c:	mov	x3, x0
  410d80:	add	x0, x0, x19
  410d84:	str	x0, [x20, #2152]
  410d88:	strb	wzr, [x3, x19]
  410d8c:	ldp	x19, x20, [sp, #16]
  410d90:	ldr	x21, [sp, #32]
  410d94:	ldp	x29, x30, [sp], #48
  410d98:	ret
  410d9c:	adrp	x0, 414000 <winch@@Base+0x146c>
  410da0:	add	x0, x0, #0x285
  410da4:	b	410d2c <error@@Base+0x860>
  410da8:	stp	x29, x30, [sp, #-32]!
  410dac:	mov	x29, sp
  410db0:	stp	x19, x20, [sp, #16]
  410db4:	adrp	x20, 436000 <PC+0x47d0>
  410db8:	add	x20, x20, #0x168
  410dbc:	mov	w19, w0
  410dc0:	bl	4109c8 <error@@Base+0x4fc>
  410dc4:	cmp	w19, #0x0
  410dc8:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  410dcc:	b.ne	410dfc <error@@Base+0x930>  // b.any
  410dd0:	ldr	w0, [x20]
  410dd4:	sub	w0, w0, #0x1
  410dd8:	cmp	w0, w19
  410ddc:	b.gt	410dec <error@@Base+0x920>
  410de0:	ldp	x19, x20, [sp, #16]
  410de4:	ldp	x29, x30, [sp], #32
  410de8:	b	403654 <clear@@Base+0x4d4>
  410dec:	add	w19, w19, #0x1
  410df0:	mov	w0, w19
  410df4:	bl	4109c8 <error@@Base+0x4fc>
  410df8:	b	410dc4 <error@@Base+0x8f8>
  410dfc:	cmn	x0, #0x1
  410e00:	b.eq	410de0 <error@@Base+0x914>  // b.none
  410e04:	ldp	x19, x20, [sp, #16]
  410e08:	ldp	x29, x30, [sp], #32
  410e0c:	ret
  410e10:	stp	x29, x30, [sp, #-48]!
  410e14:	add	x1, sp, #0x18
  410e18:	mov	x29, sp
  410e1c:	bl	4102cc <clear@@Base+0xd14c>
  410e20:	add	x0, sp, #0x18
  410e24:	bl	410d2c <error@@Base+0x860>
  410e28:	ldp	x29, x30, [sp], #48
  410e2c:	ret
  410e30:	stp	x29, x30, [sp, #-32]!
  410e34:	add	x1, sp, #0x10
  410e38:	mov	x29, sp
  410e3c:	bl	4102d0 <clear@@Base+0xd150>
  410e40:	add	x0, sp, #0x10
  410e44:	bl	410d2c <error@@Base+0x860>
  410e48:	ldp	x29, x30, [sp], #32
  410e4c:	ret
  410e50:	stp	x29, x30, [sp, #-32]!
  410e54:	mov	x29, sp
  410e58:	stp	x19, x20, [sp, #16]
  410e5c:	mov	x19, x1
  410e60:	ldrb	w1, [x0]
  410e64:	sub	w1, w1, #0x50
  410e68:	and	w1, w1, #0xff
  410e6c:	cmp	w1, #0x20
  410e70:	b.hi	410eb4 <error@@Base+0x9e8>  // b.pmore
  410e74:	mov	x2, #0x1                   	// #1
  410e78:	lsl	x1, x2, x1
  410e7c:	mov	x2, #0x100000001           	// #4294967297
  410e80:	movk	x2, #0x1014, lsl #16
  410e84:	tst	x1, x2
  410e88:	b.eq	410eb4 <error@@Base+0x9e8>  // b.none
  410e8c:	ldrb	w1, [x0, #1]
  410e90:	add	x20, x0, #0x1
  410e94:	cmp	w1, #0x6a
  410e98:	b.eq	410efc <error@@Base+0xa30>  // b.none
  410e9c:	b.hi	410ebc <error@@Base+0x9f0>  // b.pmore
  410ea0:	cmp	w1, #0x42
  410ea4:	b.eq	410ef4 <error@@Base+0xa28>  // b.none
  410ea8:	cmp	w1, #0x62
  410eac:	b.eq	410eec <error@@Base+0xa20>  // b.none
  410eb0:	str	wzr, [x19]
  410eb4:	mov	x20, x0
  410eb8:	b	410ed0 <error@@Base+0xa04>
  410ebc:	cmp	w1, #0x6d
  410ec0:	b.eq	410ee0 <error@@Base+0xa14>  // b.none
  410ec4:	cmp	w1, #0x74
  410ec8:	b.ne	410eb0 <error@@Base+0x9e4>  // b.any
  410ecc:	str	wzr, [x19]
  410ed0:	mov	x0, x20
  410ed4:	ldp	x19, x20, [sp, #16]
  410ed8:	ldp	x29, x30, [sp], #32
  410edc:	ret
  410ee0:	mov	w0, #0xfffffffd            	// #-3
  410ee4:	str	w0, [x19]
  410ee8:	b	410ed0 <error@@Base+0xa04>
  410eec:	mov	w0, #0xffffffff            	// #-1
  410ef0:	b	410ee4 <error@@Base+0xa18>
  410ef4:	mov	w0, #0xfffffffe            	// #-2
  410ef8:	b	410ee4 <error@@Base+0xa18>
  410efc:	adrp	x0, 436000 <PC+0x47d0>
  410f00:	ldr	w0, [x0, #540]
  410f04:	bl	410c94 <error@@Base+0x7c8>
  410f08:	b	410ee4 <error@@Base+0xa18>
  410f0c:	stp	x29, x30, [sp, #-32]!
  410f10:	mov	x29, sp
  410f14:	stp	x19, x20, [sp, #16]
  410f18:	adrp	x20, 436000 <PC+0x47d0>
  410f1c:	adrp	x19, 418000 <winch@@Base+0x546c>
  410f20:	add	x19, x19, #0xd12
  410f24:	add	x0, x19, #0x88
  410f28:	bl	4021b8 <setlocale@plt+0x598>
  410f2c:	str	x0, [x20, #648]
  410f30:	adrp	x0, 435000 <PC+0x37d0>
  410f34:	add	x20, x20, #0x288
  410f38:	ldr	w1, [x0, #788]
  410f3c:	add	x0, x19, #0x3b
  410f40:	cmp	w1, #0x0
  410f44:	csel	x0, x0, x19, eq  // eq = none
  410f48:	bl	4021b8 <setlocale@plt+0x598>
  410f4c:	str	x0, [x20, #8]
  410f50:	add	x0, x19, #0xbc
  410f54:	bl	4021b8 <setlocale@plt+0x598>
  410f58:	str	x0, [x20, #16]
  410f5c:	add	x0, x19, #0x122
  410f60:	bl	4021b8 <setlocale@plt+0x598>
  410f64:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  410f68:	add	x20, x1, #0x7e0
  410f6c:	str	x0, [x1, #2016]
  410f70:	add	x0, x19, #0x176
  410f74:	bl	4021b8 <setlocale@plt+0x598>
  410f78:	str	x0, [x20, #8]
  410f7c:	add	x0, x19, #0x1c6
  410f80:	bl	4021b8 <setlocale@plt+0x598>
  410f84:	str	x0, [x20, #16]
  410f88:	ldp	x19, x20, [sp, #16]
  410f8c:	ldp	x29, x30, [sp], #32
  410f90:	ret
  410f94:	stp	x29, x30, [sp, #-112]!
  410f98:	mov	x29, sp
  410f9c:	stp	x19, x20, [sp, #16]
  410fa0:	mov	x19, x0
  410fa4:	stp	x21, x22, [sp, #32]
  410fa8:	stp	x23, x24, [sp, #48]
  410fac:	adrp	x23, 435000 <PC+0x37d0>
  410fb0:	add	x20, x23, #0x868
  410fb4:	stp	x25, x26, [sp, #64]
  410fb8:	add	x0, x20, #0x8
  410fbc:	str	x0, [x23, #2152]
  410fc0:	ldrb	w0, [x19]
  410fc4:	cbz	w0, 411484 <error@@Base+0xfb8>
  410fc8:	adrp	x24, 436000 <PC+0x47d0>
  410fcc:	mov	w22, w1
  410fd0:	add	x24, x24, #0x1e4
  410fd4:	adrp	x25, 418000 <winch@@Base+0x546c>
  410fd8:	ldrb	w0, [x19]
  410fdc:	cbnz	w0, 411020 <error@@Base+0xb54>
  410fe0:	ldr	x1, [x23, #2152]
  410fe4:	add	x0, x20, #0x8
  410fe8:	cmp	x1, x0
  410fec:	b.eq	411484 <error@@Base+0xfb8>  // b.none
  410ff0:	cmp	w22, #0x0
  410ff4:	b.le	411008 <error@@Base+0xb3c>
  410ff8:	add	x2, x0, w22, sxtw
  410ffc:	sub	x22, x1, w22, sxtw
  411000:	cmp	x1, x2
  411004:	csel	x0, x22, x0, cs  // cs = hs, nlast
  411008:	ldp	x19, x20, [sp, #16]
  41100c:	ldp	x21, x22, [sp, #32]
  411010:	ldp	x23, x24, [sp, #48]
  411014:	ldp	x25, x26, [sp, #64]
  411018:	ldp	x29, x30, [sp], #112
  41101c:	ret
  411020:	cmp	w0, #0x3a
  411024:	b.eq	4110c0 <error@@Base+0xbf4>  // b.none
  411028:	add	x26, x19, #0x1
  41102c:	b.hi	411050 <error@@Base+0xb84>  // b.pmore
  411030:	cmp	w0, #0x25
  411034:	b.eq	411208 <error@@Base+0xd3c>  // b.none
  411038:	cmp	w0, #0x2e
  41103c:	b.eq	411078 <error@@Base+0xbac>  // b.none
  411040:	strb	w0, [sp, #88]
  411044:	strb	wzr, [sp, #89]
  411048:	add	x0, sp, #0x58
  41104c:	b	411328 <error@@Base+0xe5c>
  411050:	cmp	w0, #0x3f
  411054:	b.eq	411080 <error@@Base+0xbb4>  // b.none
  411058:	cmp	w0, #0x5c
  41105c:	b.ne	411040 <error@@Base+0xb74>  // b.any
  411060:	ldrb	w0, [x19, #1]
  411064:	mov	x19, x26
  411068:	strb	w0, [sp, #88]
  41106c:	add	x0, sp, #0x58
  411070:	strb	wzr, [sp, #89]
  411074:	bl	410d2c <error@@Base+0x860>
  411078:	add	x19, x19, #0x1
  41107c:	b	410fd8 <error@@Base+0xb0c>
  411080:	ldrb	w21, [x19, #1]
  411084:	cbz	w21, 411078 <error@@Base+0xbac>
  411088:	add	x1, sp, #0x54
  41108c:	mov	x0, x26
  411090:	str	wzr, [sp, #84]
  411094:	bl	410e50 <error@@Base+0x984>
  411098:	cmp	w21, #0x78
  41109c:	mov	x19, x0
  4110a0:	ldr	w0, [sp, #84]
  4110a4:	b.hi	4110c0 <error@@Base+0xbf4>  // b.pmore
  4110a8:	cmp	w21, #0x4b
  4110ac:	b.hi	4110d0 <error@@Base+0xc04>  // b.pmore
  4110b0:	cmp	w21, #0x42
  4110b4:	b.eq	4111e8 <error@@Base+0xd1c>  // b.none
  4110b8:	cmp	w21, #0x44
  4110bc:	b.eq	411160 <error@@Base+0xc94>  // b.none
  4110c0:	mov	x0, x19
  4110c4:	bl	410cbc <error@@Base+0x7f0>
  4110c8:	mov	x19, x0
  4110cc:	b	411078 <error@@Base+0xbac>
  4110d0:	sub	w21, w21, #0x4c
  4110d4:	cmp	w21, #0x2c
  4110d8:	b.hi	4110c0 <error@@Base+0xbf4>  // b.pmore
  4110dc:	add	x1, x25, #0xc74
  4110e0:	ldrb	w1, [x1, w21, uxtw]
  4110e4:	adr	x2, 4110f0 <error@@Base+0xc24>
  4110e8:	add	x1, x2, w1, sxtb #2
  4110ec:	br	x1
  4110f0:	mov	x0, x20
  4110f4:	ldr	x1, [x0], #8
  4110f8:	cmp	x1, x0
  4110fc:	cset	w0, hi  // hi = pmore
  411100:	cbnz	w0, 411078 <error@@Base+0xbac>
  411104:	b	4110c0 <error@@Base+0xbf4>
  411108:	bl	410da8 <error@@Base+0x8dc>
  41110c:	cmn	x0, #0x1
  411110:	b	411120 <error@@Base+0xc54>
  411114:	adrp	x0, 436000 <PC+0x47d0>
  411118:	ldr	w0, [x0, #464]
  41111c:	cmp	w0, #0x0
  411120:	cset	w0, ne  // ne = any
  411124:	b	411100 <error@@Base+0xc34>
  411128:	bl	40a6f0 <clear@@Base+0x7570>
  41112c:	b	411100 <error@@Base+0xc34>
  411130:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  411134:	ldr	x0, [x0, #2136]
  411138:	bl	40b010 <clear@@Base+0x7e90>
  41113c:	adrp	x1, 413000 <winch@@Base+0x46c>
  411140:	add	x1, x1, #0xacd
  411144:	bl	401a70 <strcmp@plt>
  411148:	b	41111c <error@@Base+0xc50>
  41114c:	ldr	w1, [x24]
  411150:	cbz	w1, 4110c0 <error@@Base+0xbf4>
  411154:	bl	40da8c <clear@@Base+0xa90c>
  411158:	cmp	x0, #0x0
  41115c:	b	411120 <error@@Base+0xc54>
  411160:	ldr	w0, [x24]
  411164:	cbz	w0, 4110c0 <error@@Base+0xbf4>
  411168:	bl	403654 <clear@@Base+0x4d4>
  41116c:	cmn	x0, #0x1
  411170:	b.ne	411078 <error@@Base+0xbac>  // b.any
  411174:	b	4110c0 <error@@Base+0xbf4>
  411178:	bl	4138f4 <winch@@Base+0xd60>
  41117c:	cbz	w0, 411190 <error@@Base+0xcc4>
  411180:	bl	4138f4 <winch@@Base+0xd60>
  411184:	cmp	w0, #0x1
  411188:	cset	w0, gt
  41118c:	b	411100 <error@@Base+0xc34>
  411190:	bl	40aec0 <clear@@Base+0x7d40>
  411194:	b	411184 <error@@Base+0xcb8>
  411198:	bl	4138f4 <winch@@Base+0xd60>
  41119c:	cbnz	w0, 411078 <error@@Base+0xbac>
  4111a0:	adrp	x0, 436000 <PC+0x47d0>
  4111a4:	ldr	w0, [x0, #320]
  4111a8:	b	411100 <error@@Base+0xc34>
  4111ac:	bl	410da8 <error@@Base+0x8dc>
  4111b0:	cmn	x0, #0x1
  4111b4:	b.eq	4110c0 <error@@Base+0xbf4>  // b.none
  4111b8:	bl	403654 <clear@@Base+0x4d4>
  4111bc:	cmp	x0, #0x0
  4111c0:	b.gt	411078 <error@@Base+0xbac>
  4111c4:	b	4110c0 <error@@Base+0xbf4>
  4111c8:	bl	40da8c <clear@@Base+0xa90c>
  4111cc:	cbz	x0, 4110c0 <error@@Base+0xbf4>
  4111d0:	bl	403654 <clear@@Base+0x4d4>
  4111d4:	cmp	x0, #0x0
  4111d8:	b.le	4110c0 <error@@Base+0xbf4>
  4111dc:	bl	40d798 <clear@@Base+0xa618>
  4111e0:	cbnz	x0, 411078 <error@@Base+0xbac>
  4111e4:	b	4110c0 <error@@Base+0xbf4>
  4111e8:	bl	403654 <clear@@Base+0x4d4>
  4111ec:	b	41110c <error@@Base+0xc40>
  4111f0:	bl	4138f4 <winch@@Base+0xd60>
  4111f4:	cbnz	w0, 4110c0 <error@@Base+0xbf4>
  4111f8:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4111fc:	ldr	x0, [x0, #2136]
  411200:	bl	40adc8 <clear@@Base+0x7c48>
  411204:	b	411158 <error@@Base+0xc8c>
  411208:	ldrb	w21, [x19, #1]
  41120c:	cbz	w21, 411078 <error@@Base+0xbac>
  411210:	add	x1, sp, #0x54
  411214:	mov	x0, x26
  411218:	sub	w21, w21, #0x42
  41121c:	str	wzr, [sp, #84]
  411220:	bl	410e50 <error@@Base+0x984>
  411224:	mov	x19, x0
  411228:	cmp	w21, #0x36
  41122c:	ldr	w0, [sp, #84]
  411230:	b.hi	411078 <error@@Base+0xbac>  // b.pmore
  411234:	adrp	x1, 418000 <winch@@Base+0x546c>
  411238:	add	x1, x1, #0xca4
  41123c:	ldrh	w1, [x1, w21, uxtw #1]
  411240:	adr	x2, 41124c <error@@Base+0xd80>
  411244:	add	x1, x2, w1, sxth #2
  411248:	br	x1
  41124c:	mov	x2, x20
  411250:	mov	w1, #0x0                   	// #0
  411254:	ldr	x3, [x2], #8
  411258:	mov	x0, x3
  41125c:	cmp	x3, x2
  411260:	b.hi	411438 <error@@Base+0xf6c>  // b.pmore
  411264:	cbz	w1, 41126c <error@@Base+0xda0>
  411268:	str	x0, [x20]
  41126c:	strb	wzr, [x0]
  411270:	b	411078 <error@@Base+0xbac>
  411274:	bl	410da8 <error@@Base+0x8dc>
  411278:	cmn	x0, #0x1
  41127c:	b.eq	4112e0 <error@@Base+0xe14>  // b.none
  411280:	add	x1, sp, #0x58
  411284:	bl	410270 <clear@@Base+0xd0f0>
  411288:	b	411048 <error@@Base+0xb7c>
  41128c:	adrp	x0, 436000 <PC+0x47d0>
  411290:	ldr	w0, [x0, #464]
  411294:	bl	410e30 <error@@Base+0x964>
  411298:	b	411078 <error@@Base+0xbac>
  41129c:	bl	40da8c <clear@@Base+0xa90c>
  4112a0:	cmp	x0, #0x0
  4112a4:	b.le	4112e0 <error@@Base+0xe14>
  4112a8:	adrp	x1, 436000 <PC+0x47d0>
  4112ac:	ldr	w1, [x1, #360]
  4112b0:	cmp	w1, #0x1
  4112b4:	b.le	4112e0 <error@@Base+0xe14>
  4112b8:	sub	w1, w1, #0x1
  4112bc:	sub	x0, x0, #0x1
  4112c0:	sxtw	x1, w1
  4112c4:	udiv	x0, x0, x1
  4112c8:	add	x0, x0, #0x1
  4112cc:	bl	410e10 <error@@Base+0x944>
  4112d0:	b	411078 <error@@Base+0xbac>
  4112d4:	bl	403654 <clear@@Base+0x4d4>
  4112d8:	cmn	x0, #0x1
  4112dc:	b.ne	4112e8 <error@@Base+0xe1c>  // b.any
  4112e0:	bl	410d9c <error@@Base+0x8d0>
  4112e4:	b	411078 <error@@Base+0xbac>
  4112e8:	cbnz	x0, 4112f4 <error@@Base+0xe28>
  4112ec:	bl	410e10 <error@@Base+0x944>
  4112f0:	b	411078 <error@@Base+0xbac>
  4112f4:	sub	x0, x0, #0x1
  4112f8:	bl	40d798 <clear@@Base+0xa618>
  4112fc:	cmp	x0, #0x0
  411300:	b.le	4112e0 <error@@Base+0xe14>
  411304:	adrp	x1, 436000 <PC+0x47d0>
  411308:	sub	x0, x0, #0x1
  41130c:	ldr	w1, [x1, #360]
  411310:	sub	w1, w1, #0x1
  411314:	sxtw	x1, w1
  411318:	sdiv	x0, x0, x1
  41131c:	b	4112c8 <error@@Base+0xdfc>
  411320:	adrp	x0, 436000 <PC+0x47d0>
  411324:	ldr	x0, [x0, #328]
  411328:	bl	410d2c <error@@Base+0x860>
  41132c:	b	411078 <error@@Base+0xbac>
  411330:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  411334:	ldr	x0, [x0, #2136]
  411338:	bl	40b010 <clear@@Base+0x7e90>
  41133c:	b	411328 <error@@Base+0xe5c>
  411340:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  411344:	ldr	x0, [x0, #2136]
  411348:	bl	40b010 <clear@@Base+0x7e90>
  41134c:	bl	40a694 <clear@@Base+0x7514>
  411350:	b	411328 <error@@Base+0xe5c>
  411354:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  411358:	ldr	x0, [x0, #2136]
  41135c:	bl	40b010 <clear@@Base+0x7e90>
  411360:	bl	409a84 <clear@@Base+0x6904>
  411364:	mov	x21, x0
  411368:	bl	410d2c <error@@Base+0x860>
  41136c:	mov	x0, x21
  411370:	bl	401a90 <free@plt>
  411374:	b	411078 <error@@Base+0xbac>
  411378:	bl	4138f4 <winch@@Base+0xd60>
  41137c:	cbz	w0, 411388 <error@@Base+0xebc>
  411380:	bl	413900 <winch@@Base+0xd6c>
  411384:	b	411294 <error@@Base+0xdc8>
  411388:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  41138c:	ldr	x0, [x0, #2136]
  411390:	bl	40b01c <clear@@Base+0x7e9c>
  411394:	b	411294 <error@@Base+0xdc8>
  411398:	bl	40da8c <clear@@Base+0xa90c>
  41139c:	cbz	x0, 4112e0 <error@@Base+0xe14>
  4113a0:	b	4112cc <error@@Base+0xe00>
  4113a4:	bl	403654 <clear@@Base+0x4d4>
  4113a8:	add	x1, x0, #0x1
  4113ac:	cmp	x1, #0x1
  4113b0:	b.ls	4112e0 <error@@Base+0xe14>  // b.plast
  4113b4:	bl	40d798 <clear@@Base+0xa618>
  4113b8:	cmp	x0, #0x0
  4113bc:	b.le	4112e0 <error@@Base+0xe14>
  4113c0:	sub	x0, x0, #0x1
  4113c4:	b	4112cc <error@@Base+0xe00>
  4113c8:	bl	4138f4 <winch@@Base+0xd60>
  4113cc:	cbnz	w0, 411294 <error@@Base+0xdc8>
  4113d0:	bl	40aec0 <clear@@Base+0x7d40>
  4113d4:	b	411294 <error@@Base+0xdc8>
  4113d8:	bl	410da8 <error@@Base+0x8dc>
  4113dc:	mov	x21, x0
  4113e0:	bl	403654 <clear@@Base+0x4d4>
  4113e4:	cmp	x0, #0x0
  4113e8:	mov	x1, x0
  4113ec:	ccmn	x21, #0x1, #0x4, gt
  4113f0:	b.eq	4112e0 <error@@Base+0xe14>  // b.none
  4113f4:	mov	x0, x21
  4113f8:	bl	410054 <clear@@Base+0xced4>
  4113fc:	b	411294 <error@@Base+0xdc8>
  411400:	bl	40da8c <clear@@Base+0xa90c>
  411404:	mov	x21, x0
  411408:	cbz	x0, 4112e0 <error@@Base+0xe14>
  41140c:	bl	403654 <clear@@Base+0x4d4>
  411410:	add	x1, x0, #0x1
  411414:	cmp	x1, #0x1
  411418:	b.ls	4112e0 <error@@Base+0xe14>  // b.plast
  41141c:	bl	40d798 <clear@@Base+0xa618>
  411420:	mov	x1, x0
  411424:	cmp	x0, #0x0
  411428:	b.le	4112e0 <error@@Base+0xe14>
  41142c:	b	4113f4 <error@@Base+0xf28>
  411430:	bl	403654 <clear@@Base+0x4d4>
  411434:	b	411278 <error@@Base+0xdac>
  411438:	ldurb	w4, [x0, #-1]
  41143c:	sub	x3, x3, #0x1
  411440:	cmp	w4, #0x20
  411444:	b.ne	411264 <error@@Base+0xd98>  // b.any
  411448:	mov	w1, #0x1                   	// #1
  41144c:	b	411258 <error@@Base+0xd8c>
  411450:	bl	4138f4 <winch@@Base+0xd60>
  411454:	cbz	w0, 411464 <error@@Base+0xf98>
  411458:	adrp	x0, 414000 <winch@@Base+0x146c>
  41145c:	add	x0, x0, #0x486
  411460:	b	411328 <error@@Base+0xe5c>
  411464:	adrp	x0, 417000 <winch@@Base+0x446c>
  411468:	add	x0, x0, #0x9f4
  41146c:	b	411328 <error@@Base+0xe5c>
  411470:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  411474:	ldr	x0, [x0, #2136]
  411478:	bl	40adc8 <clear@@Base+0x7c48>
  41147c:	cbnz	x0, 411338 <error@@Base+0xe6c>
  411480:	b	4112e0 <error@@Base+0xe14>
  411484:	adrp	x0, 413000 <winch@@Base+0x46c>
  411488:	add	x0, x0, #0xc2d
  41148c:	b	411008 <error@@Base+0xb3c>
  411490:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  411494:	mov	w1, #0x0                   	// #0
  411498:	ldr	x0, [x0, #2016]
  41149c:	b	410f94 <error@@Base+0xac8>
  4114a0:	stp	x29, x30, [sp, #-32]!
  4114a4:	adrp	x0, 436000 <PC+0x47d0>
  4114a8:	mov	x29, sp
  4114ac:	str	x19, [sp, #16]
  4114b0:	ldr	w19, [x0, #580]
  4114b4:	adrp	x0, 435000 <PC+0x37d0>
  4114b8:	ldr	w0, [x0, #788]
  4114bc:	cbz	w0, 4114c8 <error@@Base+0xffc>
  4114c0:	cmp	w19, #0x0
  4114c4:	cset	w19, eq  // eq = none
  4114c8:	bl	404190 <clear@@Base+0x1010>
  4114cc:	tbnz	w0, #3, 411518 <error@@Base+0x104c>
  4114d0:	adrp	x0, 436000 <PC+0x47d0>
  4114d4:	add	x0, x0, #0x288
  4114d8:	ldr	x0, [x0, w19, sxtw #3]
  4114dc:	adrp	x1, 436000 <PC+0x47d0>
  4114e0:	adrp	x2, 436000 <PC+0x47d0>
  4114e4:	ldr	w1, [x1, #372]
  4114e8:	ldr	w2, [x2, #348]
  4114ec:	sub	w1, w1, w2
  4114f0:	adrp	x2, 436000 <PC+0x47d0>
  4114f4:	ldr	w2, [x2, #376]
  4114f8:	sub	w1, w1, w2
  4114fc:	sub	w1, w1, #0x2
  411500:	bl	410f94 <error@@Base+0xac8>
  411504:	adrp	x1, 436000 <PC+0x47d0>
  411508:	ldr	x19, [sp, #16]
  41150c:	str	wzr, [x1, #320]
  411510:	ldp	x29, x30, [sp], #32
  411514:	ret
  411518:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  41151c:	ldr	x0, [x0, #2024]
  411520:	b	4114dc <error@@Base+0x1010>
  411524:	adrp	x0, 436000 <PC+0x47d0>
  411528:	ldr	w1, [x0, #372]
  41152c:	adrp	x0, 436000 <PC+0x47d0>
  411530:	ldr	w0, [x0, #348]
  411534:	sub	w1, w1, w0
  411538:	adrp	x0, 436000 <PC+0x47d0>
  41153c:	ldr	w0, [x0, #376]
  411540:	sub	w1, w1, w0
  411544:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  411548:	sub	w1, w1, #0x2
  41154c:	ldr	x0, [x0, #2032]
  411550:	b	410f94 <error@@Base+0xac8>
  411554:	stp	x29, x30, [sp, #-32]!
  411558:	mov	x29, sp
  41155c:	str	x19, [sp, #16]
  411560:	mov	x19, x0
  411564:	ldr	x0, [x0, #8]
  411568:	cbz	x0, 411570 <error@@Base+0x10a4>
  41156c:	bl	401a90 <free@plt>
  411570:	str	xzr, [x19, #8]
  411574:	mov	x0, x19
  411578:	ldr	x19, [sp, #16]
  41157c:	ldp	x29, x30, [sp], #32
  411580:	b	41080c <error@@Base+0x340>
  411584:	stp	x29, x30, [sp, #-48]!
  411588:	mov	x29, sp
  41158c:	stp	x19, x20, [sp, #16]
  411590:	mov	x20, x0
  411594:	ldr	x19, [x0, #8]
  411598:	str	x21, [sp, #32]
  41159c:	cbz	x19, 41160c <error@@Base+0x1140>
  4115a0:	ldp	w21, w0, [x19]
  4115a4:	cmp	w0, w21
  4115a8:	b.lt	4115e4 <error@@Base+0x1118>  // b.tstop
  4115ac:	lsl	w21, w21, #1
  4115b0:	mov	w1, #0x18                  	// #24
  4115b4:	mov	w0, #0x1                   	// #1
  4115b8:	bl	402180 <setlocale@plt+0x560>
  4115bc:	mov	x19, x0
  4115c0:	mov	w1, #0x40                  	// #64
  4115c4:	mov	w0, w21
  4115c8:	bl	402180 <setlocale@plt+0x560>
  4115cc:	stp	xzr, x0, [x19, #8]
  4115d0:	ldr	x0, [x20, #8]
  4115d4:	stp	w21, wzr, [x19]
  4115d8:	cbz	x0, 411614 <error@@Base+0x1148>
  4115dc:	str	x19, [x0, #8]
  4115e0:	str	x19, [x20, #8]
  4115e4:	ldr	w1, [x19, #4]
  4115e8:	ldr	x0, [x19, #16]
  4115ec:	add	w2, w1, #0x1
  4115f0:	ldr	x21, [sp, #32]
  4115f4:	str	w2, [x19, #4]
  4115f8:	sbfiz	x1, x1, #6, #32
  4115fc:	add	x0, x0, x1
  411600:	ldp	x19, x20, [sp, #16]
  411604:	ldp	x29, x30, [sp], #48
  411608:	ret
  41160c:	mov	w21, #0x1                   	// #1
  411610:	b	4115b0 <error@@Base+0x10e4>
  411614:	str	x19, [x20]
  411618:	b	4115e0 <error@@Base+0x1114>
  41161c:	stp	x29, x30, [sp, #-64]!
  411620:	mov	x29, sp
  411624:	stp	x19, x20, [sp, #16]
  411628:	mov	x20, x0
  41162c:	mov	x19, x1
  411630:	str	x21, [sp, #32]
  411634:	mov	w21, w2
  411638:	cbnz	x1, 4116d0 <error@@Base+0x1204>
  41163c:	str	xzr, [x0]
  411640:	ldr	x0, [x20, #8]
  411644:	cbz	x0, 41164c <error@@Base+0x1180>
  411648:	bl	401a90 <free@plt>
  41164c:	str	xzr, [x20, #8]
  411650:	cbz	x19, 411674 <error@@Base+0x11a8>
  411654:	mov	x0, x19
  411658:	bl	4017b0 <strlen@plt>
  41165c:	add	w1, w0, #0x1
  411660:	mov	w0, #0x1                   	// #1
  411664:	bl	402180 <setlocale@plt+0x560>
  411668:	str	x0, [x20, #8]
  41166c:	mov	x1, x19
  411670:	bl	401ac0 <strcpy@plt>
  411674:	str	w21, [x20, #16]
  411678:	mov	x0, x19
  41167c:	str	x19, [sp, #56]
  411680:	bl	4017b0 <strlen@plt>
  411684:	add	x19, x19, x0
  411688:	ldr	x0, [sp, #56]
  41168c:	cmp	x19, x0
  411690:	b.hi	4116ec <error@@Base+0x1220>  // b.pmore
  411694:	mov	w0, #0x0                   	// #0
  411698:	adrp	x2, 436000 <PC+0x47d0>
  41169c:	add	x1, x2, #0x70
  4116a0:	str	w0, [x2, #112]
  4116a4:	adrp	x2, 436000 <PC+0x47d0>
  4116a8:	ldr	w2, [x2, #480]
  4116ac:	cbz	w0, 41170c <error@@Base+0x1240>
  4116b0:	cmp	w2, #0x2
  4116b4:	b.eq	41170c <error@@Base+0x1240>  // b.none
  4116b8:	str	wzr, [x1, #4]
  4116bc:	mov	w0, #0x0                   	// #0
  4116c0:	ldp	x19, x20, [sp, #16]
  4116c4:	ldr	x21, [sp, #32]
  4116c8:	ldp	x29, x30, [sp], #64
  4116cc:	ret
  4116d0:	mov	x2, x0
  4116d4:	mov	w1, w21
  4116d8:	mov	x0, x19
  4116dc:	bl	410764 <error@@Base+0x298>
  4116e0:	tbz	w0, #31, 411640 <error@@Base+0x1174>
  4116e4:	mov	w0, #0xffffffff            	// #-1
  4116e8:	b	4116c0 <error@@Base+0x11f4>
  4116ec:	mov	x2, x19
  4116f0:	mov	w1, #0x1                   	// #1
  4116f4:	add	x0, sp, #0x38
  4116f8:	bl	404b48 <clear@@Base+0x19c8>
  4116fc:	bl	401b00 <iswupper@plt>
  411700:	cbz	w0, 411688 <error@@Base+0x11bc>
  411704:	mov	w0, #0x1                   	// #1
  411708:	b	411698 <error@@Base+0x11cc>
  41170c:	str	w2, [x1, #4]
  411710:	b	4116bc <error@@Base+0x11f0>
  411714:	ldr	x3, [x1]
  411718:	ldr	x2, [x1, #16]
  41171c:	ldr	x4, [x2, #8]
  411720:	cbz	x3, 411758 <error@@Base+0x128c>
  411724:	ldr	x0, [x3, #8]
  411728:	cmp	x1, x0
  41172c:	b.ne	411750 <error@@Base+0x1284>  // b.any
  411730:	str	x2, [x3, #8]
  411734:	str	x1, [x2, #8]
  411738:	str	x4, [x1, #16]
  41173c:	str	x3, [x2]
  411740:	str	x2, [x1]
  411744:	cbz	x4, 41174c <error@@Base+0x1280>
  411748:	str	x1, [x4]
  41174c:	ret
  411750:	str	x2, [x3, #16]
  411754:	b	411734 <error@@Base+0x1268>
  411758:	str	x2, [x0]
  41175c:	b	411734 <error@@Base+0x1268>
  411760:	ldp	x3, x2, [x1]
  411764:	ldr	x4, [x2, #16]
  411768:	cbz	x3, 4117a0 <error@@Base+0x12d4>
  41176c:	ldr	x0, [x3, #16]
  411770:	cmp	x1, x0
  411774:	b.ne	411798 <error@@Base+0x12cc>  // b.any
  411778:	str	x2, [x3, #16]
  41177c:	str	x1, [x2, #16]
  411780:	str	x4, [x1, #8]
  411784:	str	x3, [x2]
  411788:	str	x2, [x1]
  41178c:	cbz	x4, 411794 <error@@Base+0x12c8>
  411790:	str	x1, [x4]
  411794:	ret
  411798:	str	x2, [x3, #8]
  41179c:	b	41177c <error@@Base+0x12b0>
  4117a0:	str	x2, [x0]
  4117a4:	b	41177c <error@@Base+0x12b0>
  4117a8:	ldr	w1, [x0, #16]
  4117ac:	tbnz	w1, #12, 4117d0 <error@@Base+0x1304>
  4117b0:	stp	x29, x30, [sp, #-16]!
  4117b4:	mov	x29, sp
  4117b8:	ldr	x0, [x0]
  4117bc:	bl	410878 <error@@Base+0x3ac>
  4117c0:	cmp	w0, #0x0
  4117c4:	cset	w0, eq  // eq = none
  4117c8:	ldp	x29, x30, [sp], #16
  4117cc:	ret
  4117d0:	ldr	x0, [x0, #8]
  4117d4:	cmp	x0, #0x0
  4117d8:	cset	w0, ne  // ne = any
  4117dc:	ret
  4117e0:	stp	x29, x30, [sp, #-48]!
  4117e4:	mov	x29, sp
  4117e8:	stp	x19, x20, [sp, #16]
  4117ec:	mov	x20, x0
  4117f0:	ldr	x19, [x0, #16]
  4117f4:	str	x21, [sp, #32]
  4117f8:	mov	x21, x1
  4117fc:	cbnz	x19, 411824 <error@@Base+0x1358>
  411800:	bl	411584 <error@@Base+0x10b8>
  411804:	ldp	x2, x3, [x21]
  411808:	stp	x2, x3, [x0, #48]
  41180c:	stp	x0, x0, [x20, #16]
  411810:	ldp	x19, x20, [sp, #16]
  411814:	ldr	x21, [sp, #32]
  411818:	ldp	x29, x30, [sp], #48
  41181c:	ret
  411820:	mov	x19, x0
  411824:	ldr	x1, [x21]
  411828:	ldr	x0, [x19, #48]
  41182c:	cmp	x1, x0
  411830:	b.ge	411874 <error@@Base+0x13a8>  // b.tcont
  411834:	ldr	x1, [x21, #8]
  411838:	cmp	x0, x1
  41183c:	b.ge	411844 <error@@Base+0x1378>  // b.tcont
  411840:	str	x0, [x21, #8]
  411844:	ldr	x0, [x19, #8]
  411848:	cbnz	x0, 411820 <error@@Base+0x1354>
  41184c:	ldr	x0, [x21]
  411850:	ldr	x1, [x19, #48]
  411854:	cmp	x0, x1
  411858:	b.lt	41189c <error@@Base+0x13d0>  // b.tstop
  41185c:	ldr	x1, [x19, #56]
  411860:	cmp	x0, x1
  411864:	b.ne	411920 <error@@Base+0x1454>  // b.any
  411868:	ldr	x0, [x21, #8]
  41186c:	str	x0, [x19, #56]
  411870:	b	411810 <error@@Base+0x1344>
  411874:	ldr	x0, [x19, #56]
  411878:	cmp	x1, x0
  41187c:	b.lt	411888 <error@@Base+0x13bc>  // b.tstop
  411880:	ldr	x0, [x19, #16]
  411884:	b	411848 <error@@Base+0x137c>
  411888:	ldr	x1, [x21, #8]
  41188c:	str	x0, [x21]
  411890:	cmp	x0, x1
  411894:	b.lt	411880 <error@@Base+0x13b4>  // b.tstop
  411898:	b	411810 <error@@Base+0x1344>
  41189c:	ldr	x2, [x21, #8]
  4118a0:	cmp	x1, x2
  4118a4:	b.ne	4118b0 <error@@Base+0x13e4>  // b.any
  4118a8:	str	x0, [x19, #48]
  4118ac:	b	411810 <error@@Base+0x1344>
  4118b0:	ldr	x1, [x19, #24]
  4118b4:	cbz	x1, 4118cc <error@@Base+0x1400>
  4118b8:	ldr	x3, [x1, #56]
  4118bc:	cmp	x0, x3
  4118c0:	b.ne	4118cc <error@@Base+0x1400>  // b.any
  4118c4:	str	x2, [x1, #56]
  4118c8:	b	411810 <error@@Base+0x1344>
  4118cc:	mov	x0, x20
  4118d0:	bl	411584 <error@@Base+0x10b8>
  4118d4:	mov	x5, x0
  4118d8:	str	x5, [x19, #8]
  4118dc:	ldr	x0, [x19, #24]
  4118e0:	str	x19, [x5, #32]
  4118e4:	cbz	x0, 4118f4 <error@@Base+0x1428>
  4118e8:	str	x0, [x5, #24]
  4118ec:	ldr	x0, [x19, #24]
  4118f0:	str	x5, [x0, #32]
  4118f4:	str	x5, [x19, #24]
  4118f8:	ldp	x2, x3, [x21]
  4118fc:	mov	w0, #0x1                   	// #1
  411900:	stp	x2, x3, [x5, #48]
  411904:	mov	w2, w0
  411908:	str	x19, [x5]
  41190c:	str	w0, [x5, #40]
  411910:	ldr	x1, [x5]
  411914:	cbnz	x1, 411970 <error@@Base+0x14a4>
  411918:	str	wzr, [x5, #40]
  41191c:	b	411810 <error@@Base+0x1344>
  411920:	ldr	x1, [x19, #32]
  411924:	cbz	x1, 411940 <error@@Base+0x1474>
  411928:	ldr	x3, [x21, #8]
  41192c:	ldr	x2, [x1, #48]
  411930:	cmp	x3, x2
  411934:	b.ne	411940 <error@@Base+0x1474>  // b.any
  411938:	str	x0, [x1, #48]
  41193c:	b	411810 <error@@Base+0x1344>
  411940:	mov	x0, x20
  411944:	bl	411584 <error@@Base+0x10b8>
  411948:	mov	x5, x0
  41194c:	str	x5, [x19, #16]
  411950:	ldr	x0, [x19, #32]
  411954:	str	x19, [x5, #24]
  411958:	cbz	x0, 411968 <error@@Base+0x149c>
  41195c:	str	x0, [x5, #32]
  411960:	ldr	x0, [x19, #32]
  411964:	str	x5, [x0, #24]
  411968:	str	x5, [x19, #32]
  41196c:	b	4118f8 <error@@Base+0x142c>
  411970:	ldr	w0, [x1, #40]
  411974:	cbz	w0, 411810 <error@@Base+0x1344>
  411978:	ldr	x0, [x1]
  41197c:	ldr	x4, [x0, #8]
  411980:	cmp	x1, x4
  411984:	b.ne	4119ac <error@@Base+0x14e0>  // b.any
  411988:	ldr	x3, [x0, #16]
  41198c:	cbz	x3, 4119b4 <error@@Base+0x14e8>
  411990:	ldr	w6, [x3, #40]
  411994:	cbz	w6, 4119b4 <error@@Base+0x14e8>
  411998:	str	wzr, [x1, #40]
  41199c:	mov	x5, x0
  4119a0:	str	wzr, [x3, #40]
  4119a4:	str	w2, [x0, #40]
  4119a8:	b	411910 <error@@Base+0x1444>
  4119ac:	mov	x3, x4
  4119b0:	b	41198c <error@@Base+0x14c0>
  4119b4:	ldr	x2, [x1, #16]
  4119b8:	add	x20, x20, #0x10
  4119bc:	cmp	x5, x2
  4119c0:	b.ne	411a0c <error@@Base+0x1540>  // b.any
  4119c4:	cmp	x1, x4
  4119c8:	b.ne	411a0c <error@@Base+0x1540>  // b.any
  4119cc:	mov	x0, x20
  4119d0:	bl	411714 <error@@Base+0x1248>
  4119d4:	ldr	x5, [x5, #8]
  4119d8:	mov	w2, #0x1                   	// #1
  4119dc:	ldr	x0, [x5]
  4119e0:	ldr	x1, [x0]
  4119e4:	str	wzr, [x0, #40]
  4119e8:	ldr	x0, [x0, #8]
  4119ec:	str	w2, [x1, #40]
  4119f0:	cmp	x5, x0
  4119f4:	mov	x0, x20
  4119f8:	b.ne	411a34 <error@@Base+0x1568>  // b.any
  4119fc:	ldp	x19, x20, [sp, #16]
  411a00:	ldr	x21, [sp, #32]
  411a04:	ldp	x29, x30, [sp], #48
  411a08:	b	411760 <error@@Base+0x1294>
  411a0c:	ldr	x2, [x1, #8]
  411a10:	cmp	x5, x2
  411a14:	b.ne	4119d8 <error@@Base+0x150c>  // b.any
  411a18:	ldr	x0, [x0, #16]
  411a1c:	cmp	x1, x0
  411a20:	b.ne	4119d8 <error@@Base+0x150c>  // b.any
  411a24:	mov	x0, x20
  411a28:	bl	411760 <error@@Base+0x1294>
  411a2c:	ldr	x5, [x5, #16]
  411a30:	b	4119d8 <error@@Base+0x150c>
  411a34:	ldp	x19, x20, [sp, #16]
  411a38:	ldr	x21, [sp, #32]
  411a3c:	ldp	x29, x30, [sp], #48
  411a40:	b	411714 <error@@Base+0x1248>
  411a44:	stp	x29, x30, [sp, #-144]!
  411a48:	mov	x29, sp
  411a4c:	stp	x27, x28, [sp, #80]
  411a50:	adrp	x27, 436000 <PC+0x47d0>
  411a54:	add	x27, x27, #0x70
  411a58:	mov	x28, x0
  411a5c:	stp	x19, x20, [sp, #16]
  411a60:	mov	x20, x1
  411a64:	stp	x21, x22, [sp, #32]
  411a68:	add	x21, x1, w2, sxtw
  411a6c:	sub	x22, x3, #0x4
  411a70:	stp	x23, x24, [sp, #48]
  411a74:	mov	x24, x1
  411a78:	add	x23, x27, #0x8
  411a7c:	stp	x25, x26, [sp, #64]
  411a80:	mov	x25, x3
  411a84:	stp	x5, x4, [sp, #112]
  411a88:	ldp	x26, x19, [sp, #112]
  411a8c:	cmp	x19, #0x0
  411a90:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  411a94:	b.eq	411afc <error@@Base+0x1630>  // b.none
  411a98:	sub	x19, x19, x24
  411a9c:	sub	w26, w26, w24
  411aa0:	ldrsw	x0, [x25, w19, sxtw #2]
  411aa4:	add	w19, w19, #0x1
  411aa8:	sxtw	x19, w19
  411aac:	add	x0, x0, x28
  411ab0:	str	x0, [sp, #128]
  411ab4:	mov	w2, w19
  411ab8:	cmp	w26, w19
  411abc:	b.ge	411b18 <error@@Base+0x164c>  // b.tcont
  411ac0:	ldr	x0, [sp, #112]
  411ac4:	cmp	x0, x20
  411ac8:	b.hi	411b7c <error@@Base+0x16b0>  // b.pmore
  411acc:	cmp	x21, x20
  411ad0:	b.eq	411afc <error@@Base+0x1630>  // b.none
  411ad4:	add	x20, x20, #0x1
  411ad8:	ldp	x0, x1, [x27, #40]
  411adc:	add	x5, sp, #0x70
  411ae0:	ldr	w7, [x27, #56]
  411ae4:	add	x4, sp, #0x78
  411ae8:	sub	w3, w21, w20
  411aec:	mov	x2, x20
  411af0:	mov	w6, #0x1                   	// #1
  411af4:	bl	410884 <error@@Base+0x3b8>
  411af8:	cbnz	w0, 411a88 <error@@Base+0x15bc>
  411afc:	ldp	x19, x20, [sp, #16]
  411b00:	ldp	x21, x22, [sp, #32]
  411b04:	ldp	x23, x24, [sp, #48]
  411b08:	ldp	x25, x26, [sp, #64]
  411b0c:	ldp	x27, x28, [sp, #80]
  411b10:	ldp	x29, x30, [sp], #144
  411b14:	ret
  411b18:	ldr	w4, [x22, x19, lsl #2]
  411b1c:	ldr	w1, [x25, x19, lsl #2]
  411b20:	add	w0, w4, #0x1
  411b24:	cmp	w1, w0
  411b28:	b.ne	411b34 <error@@Base+0x1668>  // b.any
  411b2c:	cmp	w26, w2
  411b30:	b.ne	411b74 <error@@Base+0x16a8>  // b.any
  411b34:	add	x4, x28, w4, sxtw
  411b38:	ldr	x0, [sp, #128]
  411b3c:	add	x4, x4, #0x1
  411b40:	str	x4, [sp, #136]
  411b44:	cmp	x4, x0
  411b48:	b.le	411b60 <error@@Base+0x1694>
  411b4c:	add	x1, sp, #0x80
  411b50:	mov	x0, x23
  411b54:	str	w2, [sp, #108]
  411b58:	bl	4117e0 <error@@Base+0x1314>
  411b5c:	ldr	w2, [sp, #108]
  411b60:	cmp	w26, w2
  411b64:	b.le	411b74 <error@@Base+0x16a8>
  411b68:	ldrsw	x0, [x25, x19, lsl #2]
  411b6c:	add	x0, x0, x28
  411b70:	str	x0, [sp, #128]
  411b74:	add	x19, x19, #0x1
  411b78:	b	411ab4 <error@@Base+0x15e8>
  411b7c:	mov	x20, x0
  411b80:	b	411ad8 <error@@Base+0x160c>
  411b84:	adrp	x0, 436000 <PC+0x47d0>
  411b88:	add	x0, x0, #0x70
  411b8c:	stp	xzr, xzr, [x0, #40]
  411b90:	str	wzr, [x0, #56]
  411b94:	stp	xzr, xzr, [x0, #64]
  411b98:	str	wzr, [x0, #80]
  411b9c:	ret
  411ba0:	stp	x29, x30, [sp, #-48]!
  411ba4:	mov	x29, sp
  411ba8:	stp	x19, x20, [sp, #16]
  411bac:	mov	w20, w0
  411bb0:	adrp	x0, 436000 <PC+0x47d0>
  411bb4:	stp	x21, x22, [sp, #32]
  411bb8:	ldr	w0, [x0, #440]
  411bbc:	cbz	w0, 411bc4 <error@@Base+0x16f8>
  411bc0:	bl	40b9d4 <clear@@Base+0x8854>
  411bc4:	adrp	x19, 436000 <PC+0x47d0>
  411bc8:	add	x19, x19, #0x70
  411bcc:	ldr	w21, [x19, #88]
  411bd0:	cbnz	w20, 411be0 <error@@Base+0x1714>
  411bd4:	cbnz	w21, 411bf4 <error@@Base+0x1728>
  411bd8:	mov	w0, #0x1                   	// #1
  411bdc:	str	w0, [x19, #88]
  411be0:	adrp	x0, 436000 <PC+0x47d0>
  411be4:	ldr	w0, [x0, #392]
  411be8:	cbnz	w0, 411c40 <error@@Base+0x1774>
  411bec:	bl	40b9d4 <clear@@Base+0x8854>
  411bf0:	str	w21, [x19, #88]
  411bf4:	ldp	x19, x20, [sp, #16]
  411bf8:	ldp	x21, x22, [sp, #32]
  411bfc:	ldp	x29, x30, [sp], #48
  411c00:	ret
  411c04:	mov	w0, w20
  411c08:	bl	4109c8 <error@@Base+0x4fc>
  411c0c:	cmn	x0, #0x1
  411c10:	b.eq	411c24 <error@@Base+0x1758>  // b.none
  411c14:	bl	40b0c0 <clear@@Base+0x7f40>
  411c18:	mov	w0, w20
  411c1c:	bl	40310c <setlocale@plt+0x14ec>
  411c20:	bl	4101ac <clear@@Base+0xd02c>
  411c24:	add	w20, w20, #0x1
  411c28:	ldr	w0, [x22]
  411c2c:	sub	w0, w0, #0x1
  411c30:	cmp	w0, w20
  411c34:	b.gt	411c04 <error@@Base+0x1738>
  411c38:	bl	402ffc <setlocale@plt+0x13dc>
  411c3c:	b	411bf0 <error@@Base+0x1724>
  411c40:	adrp	x22, 436000 <PC+0x47d0>
  411c44:	mov	w20, #0x0                   	// #0
  411c48:	add	x22, x22, #0x168
  411c4c:	b	411c28 <error@@Base+0x175c>
  411c50:	stp	x29, x30, [sp, #-80]!
  411c54:	adrp	x0, 42e000 <winch@@Base+0x1b46c>
  411c58:	mov	x29, sp
  411c5c:	stp	x23, x24, [sp, #48]
  411c60:	ldr	x23, [x0, #616]
  411c64:	stp	x19, x20, [sp, #16]
  411c68:	stp	x21, x22, [sp, #32]
  411c6c:	cmn	x23, #0x1
  411c70:	str	x25, [sp, #64]
  411c74:	b.eq	411d50 <error@@Base+0x1884>  // b.none
  411c78:	mov	x1, #0xffffffffffffffff    	// #-1
  411c7c:	str	x1, [x0, #616]
  411c80:	adrp	x0, 436000 <PC+0x47d0>
  411c84:	adrp	x2, 42e000 <winch@@Base+0x1b46c>
  411c88:	ldr	w0, [x0, #392]
  411c8c:	ldr	x24, [x2, #608]
  411c90:	str	x1, [x2, #608]
  411c94:	cbnz	w0, 411cb0 <error@@Base+0x17e4>
  411c98:	ldp	x19, x20, [sp, #16]
  411c9c:	ldp	x21, x22, [sp, #32]
  411ca0:	ldp	x23, x24, [sp, #48]
  411ca4:	ldr	x25, [sp, #64]
  411ca8:	ldp	x29, x30, [sp], #80
  411cac:	b	40b9d4 <clear@@Base+0x8854>
  411cb0:	adrp	x0, 436000 <PC+0x47d0>
  411cb4:	ldr	w0, [x0, #440]
  411cb8:	cbz	w0, 411cc0 <error@@Base+0x17f4>
  411cbc:	bl	40b9d4 <clear@@Base+0x8854>
  411cc0:	adrp	x21, 436000 <PC+0x47d0>
  411cc4:	add	x21, x21, #0x168
  411cc8:	mov	w22, #0x0                   	// #0
  411ccc:	mov	w19, #0x0                   	// #0
  411cd0:	ldr	w0, [x21]
  411cd4:	sub	w0, w0, #0x1
  411cd8:	cmp	w0, w19
  411cdc:	b.gt	411cfc <error@@Base+0x1830>
  411ce0:	cbz	w22, 411d50 <error@@Base+0x1884>
  411ce4:	ldp	x19, x20, [sp, #16]
  411ce8:	ldp	x21, x22, [sp, #32]
  411cec:	ldp	x23, x24, [sp, #48]
  411cf0:	ldr	x25, [sp, #64]
  411cf4:	ldp	x29, x30, [sp], #80
  411cf8:	b	402ffc <setlocale@plt+0x13dc>
  411cfc:	mov	w0, w19
  411d00:	add	w25, w19, #0x1
  411d04:	bl	4109c8 <error@@Base+0x4fc>
  411d08:	mov	x20, x0
  411d0c:	cmn	x0, #0x1
  411d10:	b.eq	411d48 <error@@Base+0x187c>  // b.none
  411d14:	mov	w0, w25
  411d18:	bl	4109c8 <error@@Base+0x4fc>
  411d1c:	cmp	x24, x20
  411d20:	b.lt	411d48 <error@@Base+0x187c>  // b.tstop
  411d24:	cmp	x23, x0
  411d28:	ccmn	x0, #0x1, #0x4, ge  // ge = tcont
  411d2c:	b.ne	411d48 <error@@Base+0x187c>  // b.any
  411d30:	mov	x0, x20
  411d34:	bl	40b0c0 <clear@@Base+0x7f40>
  411d38:	mov	w0, w19
  411d3c:	mov	w22, #0x1                   	// #1
  411d40:	bl	40310c <setlocale@plt+0x14ec>
  411d44:	bl	4101ac <clear@@Base+0xd02c>
  411d48:	mov	w19, w25
  411d4c:	b	411cd0 <error@@Base+0x1804>
  411d50:	ldp	x19, x20, [sp, #16]
  411d54:	ldp	x21, x22, [sp, #32]
  411d58:	ldp	x23, x24, [sp, #48]
  411d5c:	ldr	x25, [sp, #64]
  411d60:	ldp	x29, x30, [sp], #80
  411d64:	ret
  411d68:	stp	x29, x30, [sp, #-48]!
  411d6c:	mov	x29, sp
  411d70:	stp	x19, x20, [sp, #16]
  411d74:	mov	x19, x0
  411d78:	ldr	x20, [x0]
  411d7c:	str	x21, [sp, #32]
  411d80:	cbnz	x20, 411dac <error@@Base+0x18e0>
  411d84:	adrp	x0, 436000 <PC+0x47d0>
  411d88:	add	x0, x0, #0x70
  411d8c:	mov	x1, #0xffffffffffffffff    	// #-1
  411d90:	ldr	x21, [sp, #32]
  411d94:	stp	xzr, xzr, [x19]
  411d98:	stp	xzr, xzr, [x19, #16]
  411d9c:	stp	x1, x1, [x0, #96]
  411da0:	ldp	x19, x20, [sp, #16]
  411da4:	ldp	x29, x30, [sp], #48
  411da8:	ret
  411dac:	ldp	x21, x0, [x20, #8]
  411db0:	bl	401a90 <free@plt>
  411db4:	mov	x0, x20
  411db8:	mov	x20, x21
  411dbc:	bl	401a90 <free@plt>
  411dc0:	b	411d80 <error@@Base+0x18b4>
  411dc4:	adrp	x0, 436000 <PC+0x47d0>
  411dc8:	add	x0, x0, #0x70
  411dcc:	add	x0, x0, #0x8
  411dd0:	b	411d68 <error@@Base+0x189c>
  411dd4:	stp	x29, x30, [sp, #-32]!
  411dd8:	mov	x29, sp
  411ddc:	str	x19, [sp, #16]
  411de0:	adrp	x19, 436000 <PC+0x47d0>
  411de4:	add	x19, x19, #0x70
  411de8:	add	x0, x19, #0x28
  411dec:	bl	4117a8 <error@@Base+0x12dc>
  411df0:	cbnz	w0, 411e18 <error@@Base+0x194c>
  411df4:	ldr	x0, [x19, #8]
  411df8:	cbnz	x0, 411e14 <error@@Base+0x1948>
  411dfc:	ldr	x19, [sp, #16]
  411e00:	mov	x1, #0x0                   	// #0
  411e04:	ldp	x29, x30, [sp], #32
  411e08:	adrp	x0, 418000 <winch@@Base+0x546c>
  411e0c:	add	x0, x0, #0xee9
  411e10:	b	4104cc <error@@Base>
  411e14:	bl	411dc4 <error@@Base+0x18f8>
  411e18:	add	x0, x19, #0x28
  411e1c:	bl	411554 <error@@Base+0x1088>
  411e20:	ldr	w0, [x19, #88]
  411e24:	cmp	w0, #0x0
  411e28:	cset	w0, eq  // eq = none
  411e2c:	str	w0, [x19, #88]
  411e30:	ldr	x19, [sp, #16]
  411e34:	mov	w0, #0x1                   	// #1
  411e38:	ldp	x29, x30, [sp], #32
  411e3c:	b	411ba0 <error@@Base+0x16d4>
  411e40:	adrp	x0, 436000 <PC+0x47d0>
  411e44:	add	x0, x0, #0x70
  411e48:	add	x0, x0, #0x70
  411e4c:	b	411d68 <error@@Base+0x189c>
  411e50:	ldr	x0, [x0, #16]
  411e54:	cbz	x0, 411e60 <error@@Base+0x1994>
  411e58:	ldr	x1, [x0, #16]
  411e5c:	cbnz	x1, 411e64 <error@@Base+0x1998>
  411e60:	ret
  411e64:	mov	x0, x1
  411e68:	b	411e54 <error@@Base+0x1988>
  411e6c:	ldr	x0, [x0, #32]
  411e70:	ret
  411e74:	ldr	x0, [x0, #24]
  411e78:	ret
  411e7c:	mov	x2, x0
  411e80:	ldr	x0, [x0, #24]
  411e84:	cbz	x0, 411ee0 <error@@Base+0x1a14>
  411e88:	mov	w4, #0x3                   	// #3
  411e8c:	ldr	x5, [x0, #56]
  411e90:	cmp	x5, x1
  411e94:	b.le	411eb0 <error@@Base+0x19e4>
  411e98:	ldr	x3, [x0, #24]
  411e9c:	cbz	x3, 411eac <error@@Base+0x19e0>
  411ea0:	ldr	x3, [x3, #56]
  411ea4:	cmp	x3, x1
  411ea8:	b.gt	411ec0 <error@@Base+0x19f4>
  411eac:	ret
  411eb0:	ldr	x3, [x0, #32]
  411eb4:	cbnz	x3, 411ec0 <error@@Base+0x19f4>
  411eb8:	mov	x0, #0x0                   	// #0
  411ebc:	b	411eac <error@@Base+0x19e0>
  411ec0:	subs	w4, w4, #0x1
  411ec4:	b.eq	411ee0 <error@@Base+0x1a14>  // b.none
  411ec8:	ldp	x3, x0, [x0, #24]
  411ecc:	cmp	x5, x1
  411ed0:	csel	x3, x3, x0, gt
  411ed4:	str	x3, [x2, #24]
  411ed8:	mov	x0, x3
  411edc:	b	411e8c <error@@Base+0x19c0>
  411ee0:	ldr	x0, [x2, #16]
  411ee4:	mov	x3, #0x0                   	// #0
  411ee8:	cbnz	x0, 411ef4 <error@@Base+0x1a28>
  411eec:	cbnz	x3, 411f2c <error@@Base+0x1a60>
  411ef0:	b	411eb8 <error@@Base+0x19ec>
  411ef4:	ldr	x4, [x0, #48]
  411ef8:	cmp	x4, x1
  411efc:	b.le	411f10 <error@@Base+0x1a44>
  411f00:	ldr	x4, [x0, #8]
  411f04:	cbnz	x4, 411f34 <error@@Base+0x1a68>
  411f08:	str	x0, [x2, #24]
  411f0c:	b	411eac <error@@Base+0x19e0>
  411f10:	ldr	x4, [x0, #56]
  411f14:	cmp	x4, x1
  411f18:	b.gt	411f08 <error@@Base+0x1a3c>
  411f1c:	ldr	x4, [x0, #16]
  411f20:	cbnz	x4, 411f38 <error@@Base+0x1a6c>
  411f24:	cbnz	x3, 411f40 <error@@Base+0x1a74>
  411f28:	mov	x3, x0
  411f2c:	str	x3, [x2, #24]
  411f30:	b	411eb8 <error@@Base+0x19ec>
  411f34:	mov	x3, x0
  411f38:	mov	x0, x4
  411f3c:	b	411ee8 <error@@Base+0x1a1c>
  411f40:	mov	x0, x3
  411f44:	b	411f08 <error@@Base+0x1a3c>
  411f48:	stp	x29, x30, [sp, #-32]!
  411f4c:	mov	x29, sp
  411f50:	str	x19, [sp, #16]
  411f54:	mov	x19, x0
  411f58:	bl	404190 <clear@@Base+0x1010>
  411f5c:	tbnz	w0, #3, 411f84 <error@@Base+0x1ab8>
  411f60:	adrp	x0, 436000 <PC+0x47d0>
  411f64:	add	x0, x0, #0x70
  411f68:	mov	x1, x19
  411f6c:	add	x0, x0, #0x70
  411f70:	bl	411e7c <error@@Base+0x19b0>
  411f74:	cbz	x0, 411f84 <error@@Base+0x1ab8>
  411f78:	ldr	x0, [x0, #48]
  411f7c:	cmp	x19, x0
  411f80:	b.ge	411f94 <error@@Base+0x1ac8>  // b.tcont
  411f84:	mov	w0, #0x0                   	// #0
  411f88:	ldr	x19, [sp, #16]
  411f8c:	ldp	x29, x30, [sp], #32
  411f90:	ret
  411f94:	mov	w0, #0x1                   	// #1
  411f98:	b	411f88 <error@@Base+0x1abc>
  411f9c:	stp	x29, x30, [sp, #-192]!
  411fa0:	mov	x29, sp
  411fa4:	stp	x19, x20, [sp, #16]
  411fa8:	mov	w20, w3
  411fac:	stp	x21, x22, [sp, #32]
  411fb0:	mov	x22, x0
  411fb4:	stp	x23, x24, [sp, #48]
  411fb8:	adrp	x24, 436000 <PC+0x47d0>
  411fbc:	add	x24, x24, #0x70
  411fc0:	stp	x25, x26, [sp, #64]
  411fc4:	mov	w26, w2
  411fc8:	stp	x27, x28, [sp, #80]
  411fcc:	mov	w27, w4
  411fd0:	mov	x28, x6
  411fd4:	stp	x1, x5, [sp, #104]
  411fd8:	bl	40d798 <clear@@Base+0xa618>
  411fdc:	mov	x23, x0
  411fe0:	adrp	x0, 436000 <PC+0x47d0>
  411fe4:	add	x0, x0, #0x2a0
  411fe8:	str	x0, [sp, #128]
  411fec:	add	x0, x24, #0x28
  411ff0:	str	x0, [sp, #96]
  411ff4:	ldr	x0, [sp, #128]
  411ff8:	ldr	w0, [x0]
  411ffc:	tst	x0, #0x3
  412000:	b.ne	4122b8 <error@@Base+0x1dec>  // b.any
  412004:	ldr	x0, [sp, #104]
  412008:	cmp	x22, x0
  41200c:	ccmn	x0, #0x1, #0x4, ge  // ge = tcont
  412010:	b.ne	41201c <error@@Base+0x1b50>  // b.any
  412014:	cmp	w27, #0x0
  412018:	cbnz	w27, 412044 <error@@Base+0x1b78>
  41201c:	cbz	x28, 412024 <error@@Base+0x1b58>
  412020:	str	x22, [x28]
  412024:	mov	w0, w20
  412028:	ldp	x19, x20, [sp, #16]
  41202c:	ldp	x21, x22, [sp, #32]
  412030:	ldp	x23, x24, [sp, #48]
  412034:	ldp	x25, x26, [sp, #64]
  412038:	ldp	x27, x28, [sp, #80]
  41203c:	ldp	x29, x30, [sp], #192
  412040:	ret
  412044:	cset	w0, gt
  412048:	add	x2, sp, #0x94
  41204c:	sub	w27, w27, w0
  412050:	add	x1, sp, #0x98
  412054:	mov	x0, x22
  412058:	tbz	w26, #0, 4120d0 <error@@Base+0x1c04>
  41205c:	bl	40d2bc <clear@@Base+0xa13c>
  412060:	mov	x19, x0
  412064:	cbz	x23, 41206c <error@@Base+0x1ba0>
  412068:	add	x23, x23, #0x1
  41206c:	mov	x21, x22
  412070:	cmn	x19, #0x1
  412074:	b.eq	41201c <error@@Base+0x1b50>  // b.none
  412078:	adrp	x0, 436000 <PC+0x47d0>
  41207c:	ldr	w0, [x0, #484]
  412080:	cbz	w0, 4120a0 <error@@Base+0x1bd4>
  412084:	subs	w22, w19, w22
  412088:	cneg	w22, w22, mi  // mi = first
  41208c:	cmp	w22, #0x800
  412090:	b.le	4120a0 <error@@Base+0x1bd4>
  412094:	mov	x1, x19
  412098:	mov	x0, x23
  41209c:	bl	40d69c <clear@@Base+0xa51c>
  4120a0:	mov	x0, x21
  4120a4:	bl	411f48 <error@@Base+0x1a7c>
  4120a8:	cbnz	w0, 4121f8 <error@@Base+0x1d2c>
  4120ac:	ldr	w4, [x24, #4]
  4120b0:	adrp	x0, 436000 <PC+0x47d0>
  4120b4:	ldr	w0, [x0, #572]
  4120b8:	cbnz	w4, 4120e8 <error@@Base+0x1c1c>
  4120bc:	cbz	w0, 4120f0 <error@@Base+0x1c24>
  4120c0:	cmp	w0, #0x2
  4120c4:	mov	w4, #0x4                   	// #4
  4120c8:	csel	w4, wzr, w4, eq  // eq = none
  4120cc:	b	412108 <error@@Base+0x1c3c>
  4120d0:	bl	40d3ac <clear@@Base+0xa22c>
  4120d4:	mov	x19, x0
  4120d8:	cbz	x23, 4120e0 <error@@Base+0x1c14>
  4120dc:	sub	x23, x23, #0x1
  4120e0:	mov	x21, x19
  4120e4:	b	412070 <error@@Base+0x1ba4>
  4120e8:	cbnz	w0, 4120fc <error@@Base+0x1c30>
  4120ec:	mov	w0, #0x1                   	// #1
  4120f0:	orr	w4, w0, #0x2
  4120f4:	orr	w4, w4, #0x4
  4120f8:	b	412108 <error@@Base+0x1c3c>
  4120fc:	cmp	w0, #0x2
  412100:	mov	w4, #0x1                   	// #1
  412104:	b.ne	4120f4 <error@@Base+0x1c28>  // b.any
  412108:	adrp	x0, 436000 <PC+0x47d0>
  41210c:	ldr	w0, [x0, #576]
  412110:	cmp	w0, #0x2
  412114:	b.ne	41211c <error@@Base+0x1c50>  // b.any
  412118:	orr	w4, w4, #0x8
  41211c:	ldr	w0, [sp, #148]
  412120:	mov	w1, w4
  412124:	str	w4, [sp, #124]
  412128:	bl	407f80 <clear@@Base+0x4e00>
  41212c:	mov	w1, w0
  412130:	mov	w25, w0
  412134:	mov	w0, #0x1                   	// #1
  412138:	bl	402180 <setlocale@plt+0x560>
  41213c:	mov	x22, x0
  412140:	mov	w0, w25
  412144:	bl	407f98 <clear@@Base+0x4e18>
  412148:	ldr	w4, [sp, #124]
  41214c:	mov	x2, x0
  412150:	ldr	x1, [sp, #152]
  412154:	mov	x25, x0
  412158:	add	x3, sp, #0x94
  41215c:	mov	x0, x22
  412160:	bl	407fdc <clear@@Base+0x4e5c>
  412164:	and	w0, w26, #0x10
  412168:	str	w0, [sp, #124]
  41216c:	tbnz	w26, #4, 412190 <error@@Base+0x1cc4>
  412170:	ldr	x0, [x24, #104]
  412174:	cmn	x0, #0x1
  412178:	b.eq	412190 <error@@Base+0x1cc4>  // b.none
  41217c:	cmp	x0, x21
  412180:	b.gt	412190 <error@@Base+0x1cc4>
  412184:	ldr	x0, [x24, #96]
  412188:	cmp	x0, x21
  41218c:	b.gt	412200 <error@@Base+0x1d34>
  412190:	add	x1, x24, #0x40
  412194:	str	x1, [sp, #136]
  412198:	mov	x0, x1
  41219c:	bl	4117a8 <error@@Base+0x12dc>
  4121a0:	ldr	x1, [sp, #136]
  4121a4:	cbz	w0, 412200 <error@@Base+0x1d34>
  4121a8:	ldr	w7, [x1, #16]
  4121ac:	add	x5, sp, #0xa8
  4121b0:	ldr	w3, [sp, #148]
  4121b4:	add	x4, sp, #0xa0
  4121b8:	ldr	x1, [x1, #8]
  4121bc:	mov	x2, x22
  4121c0:	ldr	x0, [x24, #64]
  4121c4:	mov	w6, #0x0                   	// #0
  4121c8:	bl	410884 <error@@Base+0x3b8>
  4121cc:	cbz	w0, 412200 <error@@Base+0x1d34>
  4121d0:	stp	x21, x19, [sp, #176]
  4121d4:	cmp	x19, x21
  4121d8:	b.le	4121e8 <error@@Base+0x1d1c>
  4121dc:	add	x1, sp, #0xb0
  4121e0:	add	x0, x24, #0x70
  4121e4:	bl	4117e0 <error@@Base+0x1314>
  4121e8:	mov	x0, x22
  4121ec:	bl	401a90 <free@plt>
  4121f0:	mov	x0, x25
  4121f4:	bl	401a90 <free@plt>
  4121f8:	mov	x22, x19
  4121fc:	b	411ff4 <error@@Base+0x1b28>
  412200:	ldr	x0, [sp, #96]
  412204:	bl	4117a8 <error@@Base+0x12dc>
  412208:	cbz	w0, 4121e8 <error@@Base+0x1d1c>
  41220c:	ldr	x0, [sp, #96]
  412210:	mov	w7, w26
  412214:	ldr	w3, [sp, #148]
  412218:	add	x5, sp, #0xa8
  41221c:	add	x4, sp, #0xa0
  412220:	mov	x2, x22
  412224:	ldr	x1, [x0, #8]
  412228:	mov	w6, #0x0                   	// #0
  41222c:	ldr	x0, [x0]
  412230:	bl	410884 <error@@Base+0x3b8>
  412234:	cbz	w0, 4121e8 <error@@Base+0x1d1c>
  412238:	ldr	w0, [sp, #124]
  41223c:	cbz	w0, 41225c <error@@Base+0x1d90>
  412240:	ldp	x4, x5, [sp, #160]
  412244:	mov	x3, x25
  412248:	ldr	w2, [sp, #148]
  41224c:	mov	x1, x22
  412250:	mov	x0, x21
  412254:	bl	411a44 <error@@Base+0x1578>
  412258:	b	4121e8 <error@@Base+0x1d1c>
  41225c:	sub	w20, w20, #0x1
  412260:	cmp	w20, #0x0
  412264:	b.gt	4121e8 <error@@Base+0x1d1c>
  412268:	adrp	x0, 436000 <PC+0x47d0>
  41226c:	ldr	w0, [x0, #612]
  412270:	cmp	w0, #0x1
  412274:	b.ne	412294 <error@@Base+0x1dc8>  // b.any
  412278:	bl	411dc4 <error@@Base+0x18f8>
  41227c:	ldp	x4, x5, [sp, #160]
  412280:	mov	x3, x25
  412284:	ldr	w2, [sp, #148]
  412288:	mov	x1, x22
  41228c:	mov	x0, x21
  412290:	bl	411a44 <error@@Base+0x1578>
  412294:	mov	x0, x22
  412298:	bl	401a90 <free@plt>
  41229c:	mov	x0, x25
  4122a0:	bl	401a90 <free@plt>
  4122a4:	ldr	x0, [sp, #112]
  4122a8:	cbz	x0, 4122b0 <error@@Base+0x1de4>
  4122ac:	str	x21, [x0]
  4122b0:	mov	w20, #0x0                   	// #0
  4122b4:	b	412024 <error@@Base+0x1b58>
  4122b8:	mov	w20, #0xffffffff            	// #-1
  4122bc:	b	412024 <error@@Base+0x1b58>
  4122c0:	stp	x29, x30, [sp, #-32]!
  4122c4:	mov	x29, sp
  4122c8:	str	x19, [sp, #16]
  4122cc:	mov	x19, x0
  4122d0:	bl	404190 <clear@@Base+0x1010>
  4122d4:	tbnz	w0, #3, 4122fc <error@@Base+0x1e30>
  4122d8:	adrp	x0, 436000 <PC+0x47d0>
  4122dc:	add	x0, x0, #0x70
  4122e0:	mov	x1, x19
  4122e4:	add	x0, x0, #0x70
  4122e8:	bl	411e7c <error@@Base+0x19b0>
  4122ec:	cbz	x0, 4122fc <error@@Base+0x1e30>
  4122f0:	ldr	x1, [x0, #48]
  4122f4:	cmp	x1, x19
  4122f8:	b.le	41230c <error@@Base+0x1e40>
  4122fc:	mov	x0, x19
  412300:	ldr	x19, [sp, #16]
  412304:	ldp	x29, x30, [sp], #32
  412308:	ret
  41230c:	ldr	x19, [x0, #56]
  412310:	ldr	x0, [x0, #32]
  412314:	b	4122ec <error@@Base+0x1e20>
  412318:	stp	x29, x30, [sp, #-32]!
  41231c:	mov	x29, sp
  412320:	str	x19, [sp, #16]
  412324:	mov	x19, x0
  412328:	bl	404190 <clear@@Base+0x1010>
  41232c:	tbnz	w0, #3, 412354 <error@@Base+0x1e88>
  412330:	adrp	x0, 436000 <PC+0x47d0>
  412334:	add	x0, x0, #0x70
  412338:	mov	x1, x19
  41233c:	add	x0, x0, #0x70
  412340:	bl	411e7c <error@@Base+0x19b0>
  412344:	cbz	x0, 412354 <error@@Base+0x1e88>
  412348:	ldr	x1, [x0, #48]
  41234c:	cmp	x1, x19
  412350:	b.le	412364 <error@@Base+0x1e98>
  412354:	mov	x0, x19
  412358:	ldr	x19, [sp, #16]
  41235c:	ldp	x29, x30, [sp], #32
  412360:	ret
  412364:	cbz	x1, 412374 <error@@Base+0x1ea8>
  412368:	sub	x19, x1, #0x1
  41236c:	ldr	x0, [x0, #24]
  412370:	b	412344 <error@@Base+0x1e78>
  412374:	mov	x19, #0x0                   	// #0
  412378:	b	412354 <error@@Base+0x1e88>
  41237c:	mov	x7, x1
  412380:	mov	w9, w2
  412384:	mov	x6, x3
  412388:	cbz	x3, 412390 <error@@Base+0x1ec4>
  41238c:	str	wzr, [x3]
  412390:	adrp	x1, 436000 <PC+0x47d0>
  412394:	ldr	w1, [x1, #504]
  412398:	cbnz	w1, 4123e0 <error@@Base+0x1f14>
  41239c:	adrp	x1, 42e000 <winch@@Base+0x1b46c>
  4123a0:	ldr	x1, [x1, #616]
  4123a4:	cmn	x1, #0x1
  4123a8:	b.eq	4123e0 <error@@Base+0x1f14>  // b.none
  4123ac:	adrp	x2, 42e000 <winch@@Base+0x1b46c>
  4123b0:	ldr	x2, [x2, #608]
  4123b4:	cmp	x2, x0
  4123b8:	b.le	4123e0 <error@@Base+0x1f14>
  4123bc:	cmn	x7, #0x1
  4123c0:	b.ne	4123d8 <error@@Base+0x1f0c>  // b.any
  4123c4:	mov	w0, #0x1                   	// #1
  4123c8:	ret
  4123cc:	mov	w0, #0x1                   	// #1
  4123d0:	ldp	x29, x30, [sp], #16
  4123d4:	ret
  4123d8:	cmp	x1, x7
  4123dc:	b.lt	4123c4 <error@@Base+0x1ef8>  // b.tstop
  4123e0:	adrp	x8, 436000 <PC+0x47d0>
  4123e4:	add	x8, x8, #0x70
  4123e8:	stp	x29, x30, [sp, #-16]!
  4123ec:	mov	x1, x0
  4123f0:	add	x0, x8, #0x8
  4123f4:	mov	x29, sp
  4123f8:	bl	411e7c <error@@Base+0x19b0>
  4123fc:	cbnz	x0, 412408 <error@@Base+0x1f3c>
  412400:	mov	w0, #0x0                   	// #0
  412404:	b	4123d0 <error@@Base+0x1f04>
  412408:	cmn	x7, #0x1
  41240c:	b.eq	41241c <error@@Base+0x1f50>  // b.none
  412410:	ldr	x0, [x0, #48]
  412414:	cmp	x7, x0
  412418:	b.le	412400 <error@@Base+0x1f34>
  41241c:	cbz	x6, 4123cc <error@@Base+0x1f00>
  412420:	mov	w0, #0x1                   	// #1
  412424:	str	w0, [x6]
  412428:	adrp	x0, 436000 <PC+0x47d0>
  41242c:	ldr	w0, [x0, #612]
  412430:	cbz	w0, 412400 <error@@Base+0x1f34>
  412434:	cbnz	w9, 4123cc <error@@Base+0x1f00>
  412438:	ldr	w0, [x8, #88]
  41243c:	cmp	w0, #0x0
  412440:	cset	w0, eq  // eq = none
  412444:	b	4123d0 <error@@Base+0x1f04>
  412448:	stp	x29, x30, [sp, #-32]!
  41244c:	mov	x29, sp
  412450:	stp	x19, x20, [sp, #16]
  412454:	mov	x19, x0
  412458:	mov	w20, w1
  41245c:	bl	411e40 <error@@Base+0x1974>
  412460:	adrp	x0, 436000 <PC+0x47d0>
  412464:	add	x0, x0, #0x70
  412468:	cbz	x19, 412474 <error@@Base+0x1fa8>
  41246c:	ldrb	w1, [x19]
  412470:	cbnz	w1, 412494 <error@@Base+0x1fc8>
  412474:	add	x0, x0, #0x40
  412478:	bl	411554 <error@@Base+0x1088>
  41247c:	adrp	x0, 436000 <PC+0x47d0>
  412480:	mov	w1, #0x1                   	// #1
  412484:	ldp	x19, x20, [sp, #16]
  412488:	str	w1, [x0, #444]
  41248c:	ldp	x29, x30, [sp], #32
  412490:	ret
  412494:	mov	w2, w20
  412498:	mov	x1, x19
  41249c:	add	x0, x0, #0x40
  4124a0:	bl	41161c <error@@Base+0x1150>
  4124a4:	b	41247c <error@@Base+0x1fb0>
  4124a8:	stp	x29, x30, [sp, #-16]!
  4124ac:	mov	x29, sp
  4124b0:	bl	404190 <clear@@Base+0x1010>
  4124b4:	tbnz	w0, #3, 4124cc <error@@Base+0x2000>
  4124b8:	ldp	x29, x30, [sp], #16
  4124bc:	adrp	x0, 436000 <PC+0x47d0>
  4124c0:	add	x0, x0, #0x70
  4124c4:	add	x0, x0, #0x40
  4124c8:	b	4117a8 <error@@Base+0x12dc>
  4124cc:	mov	w0, #0x0                   	// #0
  4124d0:	ldp	x29, x30, [sp], #16
  4124d4:	ret
  4124d8:	stp	x29, x30, [sp, #-96]!
  4124dc:	mov	x29, sp
  4124e0:	stp	x21, x22, [sp, #32]
  4124e4:	adrp	x21, 436000 <PC+0x47d0>
  4124e8:	add	x21, x21, #0x70
  4124ec:	stp	x19, x20, [sp, #16]
  4124f0:	mov	x20, x0
  4124f4:	mov	x19, x1
  4124f8:	add	x0, x21, #0x28
  4124fc:	stp	x23, x24, [sp, #48]
  412500:	stp	x25, x26, [sp, #64]
  412504:	mov	w25, w2
  412508:	ldp	x23, x22, [x21, #96]
  41250c:	bl	4117a8 <error@@Base+0x12dc>
  412510:	cbz	w0, 412628 <error@@Base+0x215c>
  412514:	add	x0, x20, #0x1
  412518:	mov	x2, #0x0                   	// #0
  41251c:	mov	x1, #0x0                   	// #0
  412520:	bl	40d3ac <clear@@Base+0xa22c>
  412524:	mov	x20, x0
  412528:	tbnz	w25, #31, 412664 <error@@Base+0x2198>
  41252c:	mov	x24, x0
  412530:	mov	w26, #0x0                   	// #0
  412534:	cmp	w26, w25
  412538:	b.ne	412648 <error@@Base+0x217c>  // b.any
  41253c:	ldr	x0, [x21, #104]
  412540:	cmn	x0, #0x1
  412544:	b.eq	412564 <error@@Base+0x2098>  // b.none
  412548:	cmn	x19, #0x1
  41254c:	b.eq	412558 <error@@Base+0x208c>  // b.none
  412550:	cmp	x0, x19
  412554:	b.gt	412564 <error@@Base+0x2098>
  412558:	ldr	x2, [x21, #96]
  41255c:	cmp	x2, x20
  412560:	b.ge	41266c <error@@Base+0x21a0>  // b.tcont
  412564:	bl	411dc4 <error@@Base+0x18f8>
  412568:	bl	411e40 <error@@Base+0x1974>
  41256c:	cmn	x19, #0x1
  412570:	b.eq	412584 <error@@Base+0x20b8>  // b.none
  412574:	adrp	x0, 432000 <PC+0x7d0>
  412578:	ldr	w0, [x0, #2088]
  41257c:	add	w0, w0, w0, lsl #1
  412580:	add	x19, x19, w0, sxtw
  412584:	mov	x22, x20
  412588:	cmn	x19, #0x1
  41258c:	ccmn	x24, #0x1, #0x4, ne  // ne = any
  412590:	b.eq	41259c <error@@Base+0x20d0>  // b.none
  412594:	cmp	x19, x24
  412598:	csel	x19, x19, x24, le
  41259c:	cmp	x20, x19
  4125a0:	ccmn	x19, #0x1, #0x4, ge  // ge = tcont
  4125a4:	b.ne	41272c <error@@Base+0x2260>  // b.any
  4125a8:	ldr	w24, [x21, #56]
  4125ac:	mov	w0, #0x11                  	// #17
  4125b0:	mov	x26, x23
  4125b4:	and	w24, w24, #0x1000
  4125b8:	orr	w24, w24, w0
  4125bc:	add	x6, sp, #0x58
  4125c0:	mov	w4, w25
  4125c4:	mov	w2, w24
  4125c8:	mov	x1, x19
  4125cc:	mov	x0, x20
  4125d0:	mov	x5, #0x0                   	// #0
  4125d4:	mov	w3, #0x0                   	// #0
  4125d8:	bl	411f9c <error@@Base+0x1ad0>
  4125dc:	tbnz	w0, #31, 412630 <error@@Base+0x2164>
  4125e0:	ldr	x0, [x21, #96]
  4125e4:	ldr	x23, [sp, #88]
  4125e8:	cmn	x0, #0x1
  4125ec:	b.eq	4125f8 <error@@Base+0x212c>  // b.none
  4125f0:	cmp	x0, x23
  4125f4:	b.ge	4126e4 <error@@Base+0x2218>  // b.tcont
  4125f8:	sub	x0, x23, #0x1
  4125fc:	bl	411f48 <error@@Base+0x1a7c>
  412600:	cbz	w0, 4126e8 <error@@Base+0x221c>
  412604:	mov	x0, x23
  412608:	mov	x2, #0x0                   	// #0
  41260c:	mov	x1, #0x0                   	// #0
  412610:	bl	40d2bc <clear@@Base+0xa13c>
  412614:	mov	x19, x0
  412618:	cmn	x0, #0x1
  41261c:	b.eq	41272c <error@@Base+0x2260>  // b.none
  412620:	mov	x20, x23
  412624:	b	4126d8 <error@@Base+0x220c>
  412628:	bl	4124a8 <error@@Base+0x1fdc>
  41262c:	cbnz	w0, 412514 <error@@Base+0x2048>
  412630:	ldp	x19, x20, [sp, #16]
  412634:	ldp	x21, x22, [sp, #32]
  412638:	ldp	x23, x24, [sp, #48]
  41263c:	ldp	x25, x26, [sp, #64]
  412640:	ldp	x29, x30, [sp], #96
  412644:	ret
  412648:	mov	x0, x24
  41264c:	mov	x2, #0x0                   	// #0
  412650:	mov	x1, #0x0                   	// #0
  412654:	add	w26, w26, #0x1
  412658:	bl	40d2bc <clear@@Base+0xa13c>
  41265c:	mov	x24, x0
  412660:	b	412534 <error@@Base+0x2068>
  412664:	mov	x24, #0xffffffffffffffff    	// #-1
  412668:	b	41253c <error@@Base+0x2070>
  41266c:	cmn	x19, #0x1
  412670:	b.eq	41268c <error@@Base+0x21c0>  // b.none
  412674:	cmp	x2, x19
  412678:	b.ge	4126b4 <error@@Base+0x21e8>  // b.tcont
  41267c:	adrp	x1, 432000 <PC+0x7d0>
  412680:	ldr	w1, [x1, #2088]
  412684:	add	w1, w1, w1, lsl #1
  412688:	add	x19, x19, w1, sxtw
  41268c:	cmp	x0, x20
  412690:	b.le	4126bc <error@@Base+0x21f0>
  412694:	adrp	x0, 432000 <PC+0x7d0>
  412698:	ldr	w0, [x0, #2088]
  41269c:	add	w0, w0, w0, lsl #1
  4126a0:	sxtw	x1, w0
  4126a4:	cmp	x20, w0, sxtw
  4126a8:	b.lt	4126c4 <error@@Base+0x21f8>  // b.tstop
  4126ac:	sub	x20, x20, x1
  4126b0:	b	412584 <error@@Base+0x20b8>
  4126b4:	mov	x19, x0
  4126b8:	b	41268c <error@@Base+0x21c0>
  4126bc:	mov	x20, x2
  4126c0:	b	412588 <error@@Base+0x20bc>
  4126c4:	mov	x22, #0x0                   	// #0
  4126c8:	mov	x20, #0x0                   	// #0
  4126cc:	b	412588 <error@@Base+0x20bc>
  4126d0:	mov	x19, x22
  4126d4:	mov	x22, x20
  4126d8:	mov	x26, x23
  4126dc:	mov	w25, #0x1                   	// #1
  4126e0:	b	4125bc <error@@Base+0x20f0>
  4126e4:	mov	x23, x26
  4126e8:	ldr	x0, [x21, #104]
  4126ec:	cmn	x0, #0x1
  4126f0:	b.eq	4126fc <error@@Base+0x2230>  // b.none
  4126f4:	cmp	x0, x22
  4126f8:	b.le	41272c <error@@Base+0x2260>
  4126fc:	cmp	x22, #0x0
  412700:	b.le	41272c <error@@Base+0x2260>
  412704:	mov	x0, x22
  412708:	bl	411f48 <error@@Base+0x1a7c>
  41270c:	cbz	w0, 41272c <error@@Base+0x2260>
  412710:	mov	x0, x22
  412714:	mov	x2, #0x0                   	// #0
  412718:	mov	x1, #0x0                   	// #0
  41271c:	bl	40d3ac <clear@@Base+0xa22c>
  412720:	mov	x20, x0
  412724:	cmn	x0, #0x1
  412728:	b.ne	4126d0 <error@@Base+0x2204>  // b.any
  41272c:	stp	x23, x22, [x21, #96]
  412730:	b	412630 <error@@Base+0x2164>
  412734:	stp	x29, x30, [sp, #-48]!
  412738:	mov	w1, #0x0                   	// #0
  41273c:	mov	x29, sp
  412740:	add	x0, sp, #0x20
  412744:	str	x19, [sp, #16]
  412748:	bl	410b68 <error@@Base+0x69c>
  41274c:	ldr	x19, [sp, #32]
  412750:	cmn	x19, #0x1
  412754:	b.eq	412778 <error@@Base+0x22ac>  // b.none
  412758:	mov	w0, #0xfffffffe            	// #-2
  41275c:	bl	4109c8 <error@@Base+0x4fc>
  412760:	mov	x1, x0
  412764:	mov	w2, #0xffffffff            	// #-1
  412768:	mov	x0, x19
  41276c:	bl	4124d8 <error@@Base+0x200c>
  412770:	mov	w0, #0x1                   	// #1
  412774:	bl	411ba0 <error@@Base+0x16d4>
  412778:	ldr	x19, [sp, #16]
  41277c:	ldp	x29, x30, [sp], #48
  412780:	ret
  412784:	stp	x29, x30, [sp, #-16]!
  412788:	mov	x29, sp
  41278c:	bl	411dc4 <error@@Base+0x18f8>
  412790:	adrp	x0, 436000 <PC+0x47d0>
  412794:	str	wzr, [x0, #200]
  412798:	adrp	x0, 436000 <PC+0x47d0>
  41279c:	ldr	w0, [x0, #612]
  4127a0:	cmp	w0, #0x2
  4127a4:	b.ne	4127b0 <error@@Base+0x22e4>  // b.any
  4127a8:	ldp	x29, x30, [sp], #16
  4127ac:	b	412734 <error@@Base+0x2268>
  4127b0:	ldp	x29, x30, [sp], #16
  4127b4:	ret
  4127b8:	stp	x29, x30, [sp, #-32]!
  4127bc:	mov	w1, #0x0                   	// #0
  4127c0:	mov	x29, sp
  4127c4:	stp	x19, x20, [sp, #16]
  4127c8:	mov	w20, w0
  4127cc:	adrp	x0, 430000 <winch@@Base+0x1d46c>
  4127d0:	ldr	x0, [x0, #1200]
  4127d4:	bl	405bc8 <clear@@Base+0x2a48>
  4127d8:	bl	40646c <clear@@Base+0x32ec>
  4127dc:	cbnz	x0, 4127f0 <error@@Base+0x2324>
  4127e0:	mov	w0, #0x0                   	// #0
  4127e4:	ldp	x19, x20, [sp, #16]
  4127e8:	ldp	x29, x30, [sp], #32
  4127ec:	ret
  4127f0:	adrp	x19, 436000 <PC+0x47d0>
  4127f4:	add	x19, x19, #0x70
  4127f8:	mov	x1, x0
  4127fc:	mov	w2, w20
  412800:	add	x0, x19, #0x28
  412804:	bl	41161c <error@@Base+0x1150>
  412808:	tbnz	w0, #31, 4127e0 <error@@Base+0x2314>
  41280c:	adrp	x0, 436000 <PC+0x47d0>
  412810:	ldr	w0, [x0, #612]
  412814:	cmp	w0, #0x2
  412818:	b.ne	412828 <error@@Base+0x235c>  // b.any
  41281c:	ldr	w0, [x19, #88]
  412820:	cbnz	w0, 412828 <error@@Base+0x235c>
  412824:	bl	412734 <error@@Base+0x2268>
  412828:	mov	w0, #0x1                   	// #1
  41282c:	b	4127e4 <error@@Base+0x2318>
  412830:	stp	x29, x30, [sp, #-32]!
  412834:	adrp	x0, 436000 <PC+0x47d0>
  412838:	mov	x29, sp
  41283c:	str	x19, [sp, #16]
  412840:	add	x19, x0, #0x70
  412844:	ldr	w0, [x0, #112]
  412848:	cbnz	w0, 412864 <error@@Base+0x2398>
  41284c:	adrp	x0, 436000 <PC+0x47d0>
  412850:	ldr	w0, [x0, #480]
  412854:	str	w0, [x19, #4]
  412858:	ldr	x19, [sp, #16]
  41285c:	ldp	x29, x30, [sp], #32
  412860:	ret
  412864:	add	x19, x19, #0x28
  412868:	mov	x0, x19
  41286c:	bl	411554 <error@@Base+0x1088>
  412870:	ldr	w0, [x19, #16]
  412874:	ldr	x19, [sp, #16]
  412878:	ldp	x29, x30, [sp], #32
  41287c:	b	4127b8 <error@@Base+0x22ec>
  412880:	stp	x29, x30, [sp, #-80]!
  412884:	mov	x29, sp
  412888:	stp	x19, x20, [sp, #16]
  41288c:	adrp	x19, 436000 <PC+0x47d0>
  412890:	mov	w20, w2
  412894:	stp	x21, x22, [sp, #32]
  412898:	add	x19, x19, #0x70
  41289c:	mov	w21, w0
  4128a0:	str	x23, [sp, #48]
  4128a4:	cbz	x1, 4128b0 <error@@Base+0x23e4>
  4128a8:	ldrb	w0, [x1]
  4128ac:	cbnz	w0, 412980 <error@@Base+0x24b4>
  4128b0:	orr	w21, w21, #0x4000
  4128b4:	add	x0, x19, #0x28
  4128b8:	bl	4117a8 <error@@Base+0x12dc>
  4128bc:	cbnz	w0, 4128e4 <error@@Base+0x2418>
  4128c0:	mov	w0, w21
  4128c4:	bl	4127b8 <error@@Base+0x22ec>
  4128c8:	cbnz	w0, 4128e4 <error@@Base+0x2418>
  4128cc:	adrp	x0, 418000 <winch@@Base+0x546c>
  4128d0:	add	x0, x0, #0xee9
  4128d4:	mov	x1, #0x0                   	// #0
  4128d8:	bl	4104cc <error@@Base>
  4128dc:	mov	w20, #0xffffffff            	// #-1
  4128e0:	b	412a80 <error@@Base+0x25b4>
  4128e4:	ldr	w0, [x19, #56]
  4128e8:	eor	w0, w21, w0
  4128ec:	tbz	w0, #12, 412900 <error@@Base+0x2434>
  4128f0:	adrp	x0, 418000 <winch@@Base+0x546c>
  4128f4:	mov	x1, #0x0                   	// #0
  4128f8:	add	x0, x0, #0xf08
  4128fc:	b	4128d8 <error@@Base+0x240c>
  412900:	adrp	x0, 436000 <PC+0x47d0>
  412904:	mov	x22, x0
  412908:	ldr	w1, [x0, #612]
  41290c:	cmp	w1, #0x1
  412910:	b.eq	412920 <error@@Base+0x2454>  // b.none
  412914:	adrp	x0, 436000 <PC+0x47d0>
  412918:	ldr	w0, [x0, #504]
  41291c:	cbz	w0, 412928 <error@@Base+0x245c>
  412920:	mov	w0, #0x0                   	// #0
  412924:	bl	411ba0 <error@@Base+0x16d4>
  412928:	ldr	w0, [x22, #612]
  41292c:	cmp	w0, #0x2
  412930:	b.ne	412944 <error@@Base+0x2478>  // b.any
  412934:	ldr	w0, [x19, #88]
  412938:	cbz	w0, 412944 <error@@Base+0x2478>
  41293c:	str	wzr, [x19, #88]
  412940:	bl	412734 <error@@Base+0x2268>
  412944:	str	wzr, [x19, #88]
  412948:	bl	410b54 <error@@Base+0x688>
  41294c:	and	w23, w21, #0x1
  412950:	mov	w22, w0
  412954:	cbz	w0, 4129d4 <error@@Base+0x2508>
  412958:	cbnz	w23, 412b38 <error@@Base+0x266c>
  41295c:	bl	403654 <clear@@Base+0x4d4>
  412960:	mov	x7, x0
  412964:	cmn	x0, #0x1
  412968:	b.ne	412978 <error@@Base+0x24ac>  // b.any
  41296c:	bl	403d7c <clear@@Base+0xbfc>
  412970:	bl	403654 <clear@@Base+0x4d4>
  412974:	mov	x7, x0
  412978:	mov	w19, #0x0                   	// #0
  41297c:	b	412b54 <error@@Base+0x2688>
  412980:	mov	w2, w21
  412984:	add	x0, x19, #0x28
  412988:	bl	41161c <error@@Base+0x1150>
  41298c:	tbnz	w0, #31, 4128dc <error@@Base+0x2410>
  412990:	adrp	x22, 436000 <PC+0x47d0>
  412994:	adrp	x23, 436000 <PC+0x47d0>
  412998:	ldr	w0, [x22, #612]
  41299c:	ldr	w1, [x23, #504]
  4129a0:	orr	w0, w0, w1
  4129a4:	cbz	w0, 412948 <error@@Base+0x247c>
  4129a8:	mov	w0, #0x0                   	// #0
  4129ac:	bl	411ba0 <error@@Base+0x16d4>
  4129b0:	str	wzr, [x19, #88]
  4129b4:	bl	411dc4 <error@@Base+0x18f8>
  4129b8:	ldr	w0, [x22, #612]
  4129bc:	cmp	w0, #0x2
  4129c0:	b.eq	4129cc <error@@Base+0x2500>  // b.none
  4129c4:	ldr	w0, [x23, #504]
  4129c8:	cbz	w0, 412948 <error@@Base+0x247c>
  4129cc:	bl	412734 <error@@Base+0x2268>
  4129d0:	b	412948 <error@@Base+0x247c>
  4129d4:	adrp	x0, 436000 <PC+0x47d0>
  4129d8:	ldr	w0, [x0, #588]
  4129dc:	cmp	w0, #0x1
  4129e0:	b.ne	412a98 <error@@Base+0x25cc>  // b.any
  4129e4:	cbz	w23, 412acc <error@@Base+0x2600>
  4129e8:	adrp	x0, 436000 <PC+0x47d0>
  4129ec:	ldr	w19, [x0, #360]
  4129f0:	sub	w19, w19, #0x1
  4129f4:	mov	w0, w19
  4129f8:	bl	4109c8 <error@@Base+0x4fc>
  4129fc:	mov	x7, x0
  412a00:	cbz	w22, 412a14 <error@@Base+0x2548>
  412a04:	mov	x2, #0x0                   	// #0
  412a08:	mov	x1, #0x0                   	// #0
  412a0c:	bl	40d2bc <clear@@Base+0xa13c>
  412a10:	mov	x7, x0
  412a14:	cbz	w23, 412b54 <error@@Base+0x2688>
  412a18:	adrp	x22, 436000 <PC+0x47d0>
  412a1c:	add	x22, x22, #0x168
  412a20:	cmn	x7, #0x1
  412a24:	b.eq	412ad8 <error@@Base+0x260c>  // b.none
  412a28:	mov	w3, w20
  412a2c:	add	x5, sp, #0x48
  412a30:	mov	w2, w21
  412a34:	mov	x0, x7
  412a38:	mov	x6, #0x0                   	// #0
  412a3c:	mov	w4, #0xffffffff            	// #-1
  412a40:	mov	x1, #0xffffffffffffffff    	// #-1
  412a44:	adrp	x19, 436000 <PC+0x47d0>
  412a48:	str	x7, [sp, #72]
  412a4c:	bl	411f9c <error@@Base+0x1ad0>
  412a50:	mov	w20, w0
  412a54:	cbz	w0, 412b60 <error@@Base+0x2694>
  412a58:	ldr	w0, [x19, #612]
  412a5c:	cmp	w0, #0x1
  412a60:	b.eq	412a70 <error@@Base+0x25a4>  // b.none
  412a64:	adrp	x0, 436000 <PC+0x47d0>
  412a68:	ldr	w0, [x0, #504]
  412a6c:	cbz	w0, 412a80 <error@@Base+0x25b4>
  412a70:	cmp	w20, #0x0
  412a74:	b.le	412a80 <error@@Base+0x25b4>
  412a78:	mov	w0, #0x1                   	// #1
  412a7c:	bl	411ba0 <error@@Base+0x16d4>
  412a80:	mov	w0, w20
  412a84:	ldp	x19, x20, [sp, #16]
  412a88:	ldp	x21, x22, [sp, #32]
  412a8c:	ldr	x23, [sp, #48]
  412a90:	ldp	x29, x30, [sp], #80
  412a94:	ret
  412a98:	cmp	w0, #0x2
  412a9c:	b.ne	412ab4 <error@@Base+0x25e8>  // b.any
  412aa0:	and	w19, w21, #0x4000
  412aa4:	tbnz	w21, #14, 412ab4 <error@@Base+0x25e8>
  412aa8:	cbz	w23, 4129e8 <error@@Base+0x251c>
  412aac:	mov	w22, w19
  412ab0:	b	4129f4 <error@@Base+0x2528>
  412ab4:	adrp	x0, 436000 <PC+0x47d0>
  412ab8:	mov	w22, w23
  412abc:	ldr	w0, [x0, #540]
  412ac0:	bl	410c94 <error@@Base+0x7c8>
  412ac4:	mov	w19, w0
  412ac8:	b	4129f4 <error@@Base+0x2528>
  412acc:	mov	w22, w23
  412ad0:	mov	w19, #0x0                   	// #0
  412ad4:	b	4129f4 <error@@Base+0x2528>
  412ad8:	ldr	w0, [x22]
  412adc:	add	w19, w19, #0x1
  412ae0:	cmp	w19, w0
  412ae4:	b.lt	412b28 <error@@Base+0x265c>  // b.tstop
  412ae8:	mov	x0, #0xffffffffffffffff    	// #-1
  412aec:	str	x0, [sp, #72]
  412af0:	tbnz	w21, #9, 412a80 <error@@Base+0x25b4>
  412af4:	adrp	x0, 436000 <PC+0x47d0>
  412af8:	ldr	w0, [x0, #612]
  412afc:	cmp	w0, #0x1
  412b00:	b.eq	412b10 <error@@Base+0x2644>  // b.none
  412b04:	adrp	x0, 436000 <PC+0x47d0>
  412b08:	ldr	w0, [x0, #504]
  412b0c:	cbz	w0, 412b18 <error@@Base+0x264c>
  412b10:	mov	w0, #0x1                   	// #1
  412b14:	bl	411ba0 <error@@Base+0x16d4>
  412b18:	adrp	x0, 418000 <winch@@Base+0x546c>
  412b1c:	mov	x1, #0x0                   	// #0
  412b20:	add	x0, x0, #0xf27
  412b24:	b	4128d8 <error@@Base+0x240c>
  412b28:	mov	w0, w19
  412b2c:	bl	4109c8 <error@@Base+0x4fc>
  412b30:	mov	x7, x0
  412b34:	b	412a20 <error@@Base+0x2554>
  412b38:	mov	x7, #0x0                   	// #0
  412b3c:	b	412a28 <error@@Base+0x255c>
  412b40:	subs	w19, w19, #0x1
  412b44:	b.mi	412ae8 <error@@Base+0x261c>  // b.first
  412b48:	mov	w0, w19
  412b4c:	bl	4109c8 <error@@Base+0x4fc>
  412b50:	mov	x7, x0
  412b54:	cmn	x7, #0x1
  412b58:	b.eq	412b40 <error@@Base+0x2674>  // b.none
  412b5c:	b	412a28 <error@@Base+0x255c>
  412b60:	tbnz	w21, #2, 412b74 <error@@Base+0x26a8>
  412b64:	adrp	x0, 436000 <PC+0x47d0>
  412b68:	ldr	w1, [x0, #540]
  412b6c:	ldr	x0, [sp, #72]
  412b70:	bl	40b6e8 <clear@@Base+0x8568>
  412b74:	ldr	w0, [x19, #612]
  412b78:	cmp	w0, #0x1
  412b7c:	b.eq	412a78 <error@@Base+0x25ac>  // b.none
  412b80:	adrp	x0, 436000 <PC+0x47d0>
  412b84:	ldr	w0, [x0, #504]
  412b88:	cbnz	w0, 412a78 <error@@Base+0x25ac>
  412b8c:	mov	w20, #0x0                   	// #0
  412b90:	b	412a80 <error@@Base+0x25b4>

0000000000412b94 <winch@@Base>:
  412b94:	stp	x29, x30, [sp, #-16]!
  412b98:	adrp	x1, 412000 <error@@Base+0x1b34>
  412b9c:	mov	w0, #0x1c                  	// #28
  412ba0:	mov	x29, sp
  412ba4:	add	x1, x1, #0xb94
  412ba8:	bl	4018b0 <signal@plt>
  412bac:	adrp	x1, 436000 <PC+0x47d0>
  412bb0:	ldr	w0, [x1, #672]
  412bb4:	orr	w0, w0, #0x4
  412bb8:	str	w0, [x1, #672]
  412bbc:	adrp	x0, 436000 <PC+0x47d0>
  412bc0:	ldr	w0, [x0, #624]
  412bc4:	cbz	w0, 412bd0 <winch@@Base+0x3c>
  412bc8:	ldp	x29, x30, [sp], #16
  412bcc:	b	40ffa4 <clear@@Base+0xce24>
  412bd0:	ldp	x29, x30, [sp], #16
  412bd4:	ret
  412bd8:	stp	x29, x30, [sp, #-16]!
  412bdc:	adrp	x1, 412000 <error@@Base+0x1b34>
  412be0:	mov	w0, #0x14                  	// #20
  412be4:	mov	x29, sp
  412be8:	add	x1, x1, #0xbd8
  412bec:	bl	4018b0 <signal@plt>
  412bf0:	adrp	x1, 436000 <PC+0x47d0>
  412bf4:	ldr	w0, [x1, #672]
  412bf8:	orr	w0, w0, #0x2
  412bfc:	str	w0, [x1, #672]
  412c00:	adrp	x0, 436000 <PC+0x47d0>
  412c04:	ldr	w0, [x0, #624]
  412c08:	cbz	w0, 412c14 <winch@@Base+0x80>
  412c0c:	ldp	x29, x30, [sp], #16
  412c10:	b	40ffa4 <clear@@Base+0xce24>
  412c14:	ldp	x29, x30, [sp], #16
  412c18:	ret
  412c1c:	mov	w0, #0xf                   	// #15
  412c20:	b	40210c <setlocale@plt+0x4ec>
  412c24:	stp	x29, x30, [sp, #-16]!
  412c28:	mov	x29, sp
  412c2c:	bl	403164 <setlocale@plt+0x1544>
  412c30:	adrp	x1, 412000 <error@@Base+0x1b34>
  412c34:	mov	w0, #0x2                   	// #2
  412c38:	add	x1, x1, #0xc24
  412c3c:	bl	4018b0 <signal@plt>
  412c40:	adrp	x1, 436000 <PC+0x47d0>
  412c44:	ldr	w0, [x1, #672]
  412c48:	orr	w0, w0, #0x1
  412c4c:	str	w0, [x1, #672]
  412c50:	adrp	x0, 436000 <PC+0x47d0>
  412c54:	ldr	w0, [x0, #624]
  412c58:	cbz	w0, 412c64 <winch@@Base+0xd0>
  412c5c:	ldp	x29, x30, [sp], #16
  412c60:	b	40ffa4 <clear@@Base+0xce24>
  412c64:	ldp	x29, x30, [sp], #16
  412c68:	ret
  412c6c:	stp	x29, x30, [sp, #-16]!
  412c70:	mov	x29, sp
  412c74:	cbz	w0, 412cc8 <winch@@Base+0x134>
  412c78:	adrp	x1, 412000 <error@@Base+0x1b34>
  412c7c:	mov	w0, #0x2                   	// #2
  412c80:	add	x1, x1, #0xc24
  412c84:	bl	4018b0 <signal@plt>
  412c88:	adrp	x1, 412000 <error@@Base+0x1b34>
  412c8c:	mov	w0, #0x14                  	// #20
  412c90:	add	x1, x1, #0xbd8
  412c94:	bl	4018b0 <signal@plt>
  412c98:	adrp	x1, 412000 <error@@Base+0x1b34>
  412c9c:	mov	w0, #0x1c                  	// #28
  412ca0:	add	x1, x1, #0xb94
  412ca4:	bl	4018b0 <signal@plt>
  412ca8:	mov	x1, #0x1                   	// #1
  412cac:	mov	w0, #0x3                   	// #3
  412cb0:	bl	4018b0 <signal@plt>
  412cb4:	adrp	x1, 412000 <error@@Base+0x1b34>
  412cb8:	add	x1, x1, #0xc1c
  412cbc:	ldp	x29, x30, [sp], #16
  412cc0:	mov	w0, #0xf                   	// #15
  412cc4:	b	4018b0 <signal@plt>
  412cc8:	mov	x1, #0x0                   	// #0
  412ccc:	mov	w0, #0x2                   	// #2
  412cd0:	bl	4018b0 <signal@plt>
  412cd4:	mov	x1, #0x0                   	// #0
  412cd8:	mov	w0, #0x14                  	// #20
  412cdc:	bl	4018b0 <signal@plt>
  412ce0:	mov	x1, #0x1                   	// #1
  412ce4:	mov	w0, #0x1c                  	// #28
  412ce8:	bl	4018b0 <signal@plt>
  412cec:	mov	x1, #0x0                   	// #0
  412cf0:	mov	w0, #0x3                   	// #3
  412cf4:	bl	4018b0 <signal@plt>
  412cf8:	mov	x1, #0x0                   	// #0
  412cfc:	b	412cbc <winch@@Base+0x128>
  412d00:	stp	x29, x30, [sp, #-64]!
  412d04:	adrp	x0, 436000 <PC+0x47d0>
  412d08:	mov	x29, sp
  412d0c:	stp	x19, x20, [sp, #16]
  412d10:	ldr	w19, [x0, #672]
  412d14:	stp	x21, x22, [sp, #32]
  412d18:	str	x23, [sp, #48]
  412d1c:	cbz	w19, 412e20 <winch@@Base+0x28c>
  412d20:	str	wzr, [x0, #672]
  412d24:	tbz	w19, #1, 412df4 <winch@@Base+0x260>
  412d28:	mov	x1, #0x1                   	// #1
  412d2c:	mov	w0, #0x16                  	// #22
  412d30:	bl	4018b0 <signal@plt>
  412d34:	orr	w19, w19, #0x4
  412d38:	bl	4032f4 <clear@@Base+0x174>
  412d3c:	bl	402f38 <setlocale@plt+0x1318>
  412d40:	bl	4100c4 <clear@@Base+0xcf44>
  412d44:	mov	w0, #0x0                   	// #0
  412d48:	bl	402538 <setlocale@plt+0x918>
  412d4c:	mov	x1, #0x0                   	// #0
  412d50:	mov	w0, #0x16                  	// #22
  412d54:	bl	4018b0 <signal@plt>
  412d58:	mov	x1, #0x0                   	// #0
  412d5c:	mov	w0, #0x14                  	// #20
  412d60:	bl	4018b0 <signal@plt>
  412d64:	bl	4018f0 <getpid@plt>
  412d68:	mov	w1, #0x14                  	// #20
  412d6c:	bl	401840 <kill@plt>
  412d70:	adrp	x1, 412000 <error@@Base+0x1b34>
  412d74:	mov	w0, #0x14                  	// #20
  412d78:	add	x1, x1, #0xbd8
  412d7c:	bl	4018b0 <signal@plt>
  412d80:	mov	w0, #0x1                   	// #1
  412d84:	bl	402538 <setlocale@plt+0x918>
  412d88:	bl	40303c <setlocale@plt+0x141c>
  412d8c:	adrp	x0, 436000 <PC+0x47d0>
  412d90:	mov	w1, #0x1                   	// #1
  412d94:	str	w1, [x0, #444]
  412d98:	adrp	x21, 436000 <PC+0x47d0>
  412d9c:	adrp	x20, 436000 <PC+0x47d0>
  412da0:	ldr	w23, [x21, #372]
  412da4:	ldr	w22, [x20, #360]
  412da8:	bl	402920 <setlocale@plt+0xd00>
  412dac:	ldr	w0, [x21, #372]
  412db0:	cmp	w0, w23
  412db4:	b.ne	412dc4 <winch@@Base+0x230>  // b.any
  412db8:	ldr	w0, [x20, #360]
  412dbc:	cmp	w0, w22
  412dc0:	b.eq	412de4 <winch@@Base+0x250>  // b.none
  412dc4:	ldr	w0, [x20, #360]
  412dc8:	mov	w1, #0x2                   	// #2
  412dcc:	add	w0, w0, #0x1
  412dd0:	sdiv	w0, w0, w1
  412dd4:	adrp	x1, 436000 <PC+0x47d0>
  412dd8:	str	w0, [x1, #336]
  412ddc:	bl	40e76c <clear@@Base+0xb5ec>
  412de0:	bl	40e8d0 <clear@@Base+0xb750>
  412de4:	adrp	x0, 436000 <PC+0x47d0>
  412de8:	mov	w1, #0x1                   	// #1
  412dec:	str	w1, [x0, #444]
  412df0:	b	412df8 <winch@@Base+0x264>
  412df4:	tbnz	w19, #2, 412d98 <winch@@Base+0x204>
  412df8:	tbz	w19, #0, 412e20 <winch@@Base+0x28c>
  412dfc:	adrp	x0, 436000 <PC+0x47d0>
  412e00:	ldr	w0, [x0, #584]
  412e04:	cbz	w0, 412e20 <winch@@Base+0x28c>
  412e08:	ldp	x19, x20, [sp, #16]
  412e0c:	mov	w0, #0x2                   	// #2
  412e10:	ldp	x21, x22, [sp, #32]
  412e14:	ldr	x23, [sp, #48]
  412e18:	ldp	x29, x30, [sp], #64
  412e1c:	b	40210c <setlocale@plt+0x4ec>
  412e20:	ldp	x19, x20, [sp, #16]
  412e24:	ldp	x21, x22, [sp, #32]
  412e28:	ldr	x23, [sp, #48]
  412e2c:	ldp	x29, x30, [sp], #64
  412e30:	ret
  412e34:	stp	x29, x30, [sp, #-64]!
  412e38:	mov	x29, sp
  412e3c:	stp	x19, x20, [sp, #16]
  412e40:	mov	x20, x0
  412e44:	adrp	x0, 436000 <PC+0x47d0>
  412e48:	stp	x21, x22, [sp, #32]
  412e4c:	mov	x22, x1
  412e50:	ldr	x21, [x0, #256]
  412e54:	str	x23, [sp, #48]
  412e58:	ldr	x23, [x21, #32]
  412e5c:	mov	x0, x23
  412e60:	bl	4017b0 <strlen@plt>
  412e64:	sxtw	x19, w0
  412e68:	mov	x1, x20
  412e6c:	mov	x2, x19
  412e70:	mov	x0, x23
  412e74:	bl	401960 <strncmp@plt>
  412e78:	cbnz	w0, 412eb8 <winch@@Base+0x324>
  412e7c:	ldrb	w1, [x21, #40]
  412e80:	cbz	w1, 412e94 <winch@@Base+0x300>
  412e84:	ldrb	w1, [x20, x19]
  412e88:	cbz	w1, 412e94 <winch@@Base+0x300>
  412e8c:	cmp	w1, #0xd
  412e90:	b.ne	412ea4 <winch@@Base+0x310>  // b.any
  412e94:	mov	x0, x22
  412e98:	bl	40d798 <clear@@Base+0xa618>
  412e9c:	str	x0, [x21, #24]
  412ea0:	mov	w0, #0x1                   	// #1
  412ea4:	ldp	x19, x20, [sp, #16]
  412ea8:	ldp	x21, x22, [sp, #32]
  412eac:	ldr	x23, [sp, #48]
  412eb0:	ldp	x29, x30, [sp], #64
  412eb4:	ret
  412eb8:	mov	w0, #0x0                   	// #0
  412ebc:	b	412ea4 <winch@@Base+0x310>
  412ec0:	stp	x29, x30, [sp, #-64]!
  412ec4:	mov	x29, sp
  412ec8:	stp	x19, x20, [sp, #16]
  412ecc:	mov	x20, x2
  412ed0:	stp	x21, x22, [sp, #32]
  412ed4:	mov	w22, w3
  412ed8:	mov	x21, x0
  412edc:	mov	w0, #0x30                  	// #48
  412ee0:	str	x23, [sp, #48]
  412ee4:	mov	x23, x1
  412ee8:	mov	w1, #0x1                   	// #1
  412eec:	bl	402180 <setlocale@plt+0x560>
  412ef0:	mov	x19, x0
  412ef4:	mov	x0, x21
  412ef8:	bl	4017b0 <strlen@plt>
  412efc:	mov	w1, #0x1                   	// #1
  412f00:	add	w0, w0, w1
  412f04:	bl	402180 <setlocale@plt+0x560>
  412f08:	str	x0, [x19, #16]
  412f0c:	mov	x1, x21
  412f10:	bl	401ac0 <strcpy@plt>
  412f14:	str	x23, [x19, #24]
  412f18:	strb	w22, [x19, #40]
  412f1c:	cbnz	x20, 412f3c <winch@@Base+0x3a8>
  412f20:	str	xzr, [x19, #32]
  412f24:	mov	x0, x19
  412f28:	ldp	x19, x20, [sp, #16]
  412f2c:	ldp	x21, x22, [sp, #32]
  412f30:	ldr	x23, [sp, #48]
  412f34:	ldp	x29, x30, [sp], #64
  412f38:	ret
  412f3c:	mov	x0, x20
  412f40:	bl	4017b0 <strlen@plt>
  412f44:	mov	w1, #0x1                   	// #1
  412f48:	add	w0, w0, w1
  412f4c:	bl	402180 <setlocale@plt+0x560>
  412f50:	str	x0, [x19, #32]
  412f54:	mov	x1, x20
  412f58:	bl	401ac0 <strcpy@plt>
  412f5c:	b	412f24 <winch@@Base+0x390>
  412f60:	stp	x29, x30, [sp, #-32]!
  412f64:	mov	x29, sp
  412f68:	stp	x19, x20, [sp, #16]
  412f6c:	adrp	x20, 431000 <winch@@Base+0x1e46c>
  412f70:	add	x20, x20, #0x7f8
  412f74:	ldr	x19, [x20]
  412f78:	cmp	x19, x20
  412f7c:	b.ne	412f9c <winch@@Base+0x408>  // b.any
  412f80:	adrp	x1, 436000 <PC+0x47d0>
  412f84:	add	x0, x1, #0x100
  412f88:	ldp	x19, x20, [sp, #16]
  412f8c:	str	xzr, [x1, #256]
  412f90:	stp	wzr, wzr, [x0, #8]
  412f94:	ldp	x29, x30, [sp], #32
  412f98:	ret
  412f9c:	ldp	x1, x0, [x19]
  412fa0:	str	x0, [x1, #8]
  412fa4:	str	x1, [x0]
  412fa8:	ldr	x0, [x19, #16]
  412fac:	bl	401a90 <free@plt>
  412fb0:	ldr	x0, [x19, #32]
  412fb4:	bl	401a90 <free@plt>
  412fb8:	mov	x0, x19
  412fbc:	bl	401a90 <free@plt>
  412fc0:	b	412f74 <winch@@Base+0x3e0>
  412fc4:	sub	sp, sp, #0x470
  412fc8:	stp	x29, x30, [sp]
  412fcc:	mov	x29, sp
  412fd0:	stp	x21, x22, [sp, #32]
  412fd4:	adrp	x22, 431000 <winch@@Base+0x1e46c>
  412fd8:	stp	x25, x26, [sp, #64]
  412fdc:	add	x25, x22, #0x7f8
  412fe0:	stp	x23, x24, [sp, #48]
  412fe4:	mov	x24, x0
  412fe8:	ldr	x0, [x25, #16]
  412fec:	stp	x19, x20, [sp, #16]
  412ff0:	stp	x27, x28, [sp, #80]
  412ff4:	bl	40999c <clear@@Base+0x681c>
  412ff8:	adrp	x1, 413000 <winch@@Base+0x46c>
  412ffc:	add	x1, x1, #0xf61
  413000:	str	x0, [sp, #104]
  413004:	bl	401910 <fopen@plt>
  413008:	mov	x20, x0
  41300c:	ldr	x0, [sp, #104]
  413010:	bl	401a90 <free@plt>
  413014:	cbz	x20, 4131dc <winch@@Base+0x648>
  413018:	adrp	x21, 436000 <PC+0x47d0>
  41301c:	add	x19, x21, #0x100
  413020:	bl	412f60 <winch@@Base+0x3cc>
  413024:	add	x23, sp, #0x70
  413028:	mov	x0, x24
  41302c:	str	wzr, [x19, #12]
  413030:	bl	4017b0 <strlen@plt>
  413034:	sxtw	x27, w0
  413038:	add	x26, x23, w0, sxtw
  41303c:	mov	x2, x20
  413040:	mov	x0, x23
  413044:	mov	w1, #0x400                 	// #1024
  413048:	bl	401bf0 <fgets@plt>
  41304c:	cbnz	x0, 413094 <winch@@Base+0x500>
  413050:	mov	x0, x20
  413054:	bl	4018c0 <fclose@plt>
  413058:	ldr	w0, [x19, #12]
  41305c:	cbz	w0, 4131e4 <winch@@Base+0x650>
  413060:	ldr	x0, [x22, #2040]
  413064:	str	x0, [x21, #256]
  413068:	mov	w0, #0x1                   	// #1
  41306c:	str	w0, [x19, #8]
  413070:	mov	w0, #0x0                   	// #0
  413074:	ldp	x29, x30, [sp]
  413078:	ldp	x19, x20, [sp, #16]
  41307c:	ldp	x21, x22, [sp, #32]
  413080:	ldp	x23, x24, [sp, #48]
  413084:	ldp	x25, x26, [sp, #64]
  413088:	ldp	x27, x28, [sp, #80]
  41308c:	add	sp, sp, #0x470
  413090:	ret
  413094:	ldrb	w0, [sp, #112]
  413098:	cmp	w0, #0x21
  41309c:	b.eq	41303c <winch@@Base+0x4a8>  // b.none
  4130a0:	mov	x2, x27
  4130a4:	mov	x1, x23
  4130a8:	mov	x0, x24
  4130ac:	bl	401960 <strncmp@plt>
  4130b0:	cbnz	w0, 41303c <winch@@Base+0x4a8>
  4130b4:	ldrb	w0, [x23, x27]
  4130b8:	cmp	w0, #0x20
  4130bc:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4130c0:	b.ne	41303c <winch@@Base+0x4a8>  // b.any
  4130c4:	mov	x0, x26
  4130c8:	bl	402084 <setlocale@plt+0x464>
  4130cc:	str	x0, [sp, #104]
  4130d0:	mov	x28, x0
  4130d4:	ldrb	w0, [x0]
  4130d8:	cbz	w0, 41303c <winch@@Base+0x4a8>
  4130dc:	ldr	x2, [sp, #104]
  4130e0:	mov	x0, x2
  4130e4:	ldrb	w1, [x0], #1
  4130e8:	str	x0, [sp, #104]
  4130ec:	cmp	w1, #0x9
  4130f0:	b.eq	4130fc <winch@@Base+0x568>  // b.none
  4130f4:	and	w1, w1, #0xffffffdf
  4130f8:	cbnz	w1, 4130dc <winch@@Base+0x548>
  4130fc:	strb	wzr, [x2]
  413100:	ldr	x0, [sp, #104]
  413104:	bl	402084 <setlocale@plt+0x464>
  413108:	str	x0, [sp, #104]
  41310c:	ldrb	w0, [x0]
  413110:	cbz	w0, 41303c <winch@@Base+0x4a8>
  413114:	add	x2, sp, #0x64
  413118:	add	x0, sp, #0x68
  41311c:	mov	x1, #0x0                   	// #0
  413120:	bl	40f408 <clear@@Base+0xc288>
  413124:	ldr	w3, [sp, #100]
  413128:	cbnz	w3, 41315c <winch@@Base+0x5c8>
  41312c:	sxtw	x1, w0
  413130:	mov	x2, #0x0                   	// #0
  413134:	mov	x0, x28
  413138:	bl	412ec0 <winch@@Base+0x32c>
  41313c:	ldr	x1, [x25, #8]
  413140:	stp	x25, x1, [x0]
  413144:	str	x0, [x1]
  413148:	str	x0, [x25, #8]
  41314c:	ldr	w0, [x19, #12]
  413150:	add	w0, w0, #0x1
  413154:	str	w0, [x19, #12]
  413158:	b	41303c <winch@@Base+0x4a8>
  41315c:	ldr	x1, [sp, #104]
  413160:	add	x0, x1, #0x1
  413164:	str	x0, [sp, #104]
  413168:	add	x2, x1, #0x2
  41316c:	ldrb	w4, [x1, #1]
  413170:	ldrb	w3, [x1]
  413174:	cmp	w4, #0x5e
  413178:	csel	x2, x2, x0, eq  // eq = none
  41317c:	str	x2, [sp, #104]
  413180:	ldr	x1, [sp, #104]
  413184:	ldrb	w0, [x1]
  413188:	cmp	w3, w0
  41318c:	b.eq	413194 <winch@@Base+0x600>  // b.none
  413190:	cbnz	w0, 4131bc <winch@@Base+0x628>
  413194:	ldurb	w0, [x1, #-1]
  413198:	cmp	w0, #0x24
  41319c:	cset	w3, eq  // eq = none
  4131a0:	b.ne	4131ac <winch@@Base+0x618>  // b.any
  4131a4:	sub	x1, x1, #0x1
  4131a8:	str	x1, [sp, #104]
  4131ac:	ldr	x0, [sp, #104]
  4131b0:	mov	x1, #0x0                   	// #0
  4131b4:	strb	wzr, [x0]
  4131b8:	b	413134 <winch@@Base+0x5a0>
  4131bc:	cmp	w0, #0x5c
  4131c0:	b.ne	4131cc <winch@@Base+0x638>  // b.any
  4131c4:	add	x1, x1, #0x1
  4131c8:	str	x1, [sp, #104]
  4131cc:	ldr	x0, [sp, #104]
  4131d0:	add	x0, x0, #0x1
  4131d4:	str	x0, [sp, #104]
  4131d8:	b	413180 <winch@@Base+0x5ec>
  4131dc:	mov	w0, #0x1                   	// #1
  4131e0:	b	413074 <winch@@Base+0x4e0>
  4131e4:	mov	w0, #0x2                   	// #2
  4131e8:	b	413074 <winch@@Base+0x4e0>
  4131ec:	cmp	x0, #0x0
  4131f0:	ccmp	w1, #0x1, #0x4, eq  // eq = none
  4131f4:	b.eq	413200 <winch@@Base+0x66c>  // b.none
  4131f8:	mov	w0, #0x1                   	// #1
  4131fc:	ret
  413200:	stp	x29, x30, [sp, #-336]!
  413204:	mov	x29, sp
  413208:	stp	x21, x22, [sp, #32]
  41320c:	adrp	x22, 436000 <PC+0x47d0>
  413210:	add	x21, x22, #0x100
  413214:	stp	x19, x20, [sp, #16]
  413218:	mov	w19, w1
  41321c:	mov	x20, x0
  413220:	stp	x23, x24, [sp, #48]
  413224:	stp	x25, x26, [sp, #64]
  413228:	bl	412f60 <winch@@Base+0x3cc>
  41322c:	cmp	w19, #0x1
  413230:	str	wzr, [x21, #12]
  413234:	b.ne	41329c <winch@@Base+0x708>  // b.any
  413238:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  41323c:	ldr	x19, [x0, #2088]
  413240:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  413244:	add	x0, x0, #0x7f8
  413248:	add	x1, x0, #0x18
  41324c:	str	x1, [x0, #16]
  413250:	cbz	x19, 41339c <winch@@Base+0x808>
  413254:	adrp	x24, 436000 <PC+0x47d0>
  413258:	add	x23, sp, #0x50
  41325c:	add	x24, x24, #0x2a0
  413260:	mov	x2, x19
  413264:	mov	x0, x23
  413268:	mov	w1, #0x100                 	// #256
  41326c:	bl	401bf0 <fgets@plt>
  413270:	cbz	x0, 41338c <winch@@Base+0x7f8>
  413274:	ldr	w0, [x24]
  413278:	cbz	w0, 41335c <winch@@Base+0x7c8>
  41327c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  413280:	ldr	x0, [x0, #2088]
  413284:	cmp	x0, x19
  413288:	b.eq	413294 <winch@@Base+0x700>  // b.none
  41328c:	mov	x0, x19
  413290:	bl	401b90 <pclose@plt>
  413294:	mov	w0, #0x4                   	// #4
  413298:	b	413544 <winch@@Base+0x9b0>
  41329c:	adrp	x0, 418000 <winch@@Base+0x546c>
  4132a0:	add	x0, x0, #0xf39
  4132a4:	bl	40874c <clear@@Base+0x55cc>
  4132a8:	mov	x24, x0
  4132ac:	bl	4087c4 <clear@@Base+0x5644>
  4132b0:	cbnz	w0, 413540 <winch@@Base+0x9ac>
  4132b4:	sub	w19, w19, #0x2
  4132b8:	cmp	w19, #0x3
  4132bc:	b.hi	41355c <winch@@Base+0x9c8>  // b.pmore
  4132c0:	adrp	x0, 418000 <winch@@Base+0x546c>
  4132c4:	add	x0, x0, #0xfb8
  4132c8:	ldr	x26, [x0, w19, uxtw #3]
  4132cc:	mov	x0, x20
  4132d0:	bl	409a84 <clear@@Base+0x6904>
  4132d4:	cmp	x0, #0x0
  4132d8:	csel	x19, x0, x20, ne  // ne = any
  4132dc:	mov	x0, x24
  4132e0:	bl	4017b0 <strlen@plt>
  4132e4:	mov	x23, x0
  4132e8:	mov	x0, x26
  4132ec:	bl	4017b0 <strlen@plt>
  4132f0:	mov	x25, x0
  4132f4:	mov	x0, x19
  4132f8:	add	w23, w23, w25
  4132fc:	bl	4017b0 <strlen@plt>
  413300:	add	w0, w0, #0x5
  413304:	mov	w1, #0x1                   	// #1
  413308:	add	w0, w0, w23
  41330c:	bl	402180 <setlocale@plt+0x560>
  413310:	mov	x4, x19
  413314:	mov	x23, x0
  413318:	mov	x3, x26
  41331c:	mov	x2, x24
  413320:	adrp	x1, 418000 <winch@@Base+0x546c>
  413324:	add	x1, x1, #0xf48
  413328:	bl	401820 <sprintf@plt>
  41332c:	cmp	x19, x20
  413330:	b.eq	41333c <winch@@Base+0x7a8>  // b.none
  413334:	mov	x0, x19
  413338:	bl	401a90 <free@plt>
  41333c:	adrp	x1, 413000 <winch@@Base+0x46c>
  413340:	add	x1, x1, #0xf61
  413344:	mov	x0, x23
  413348:	bl	401940 <popen@plt>
  41334c:	mov	x19, x0
  413350:	mov	x0, x23
  413354:	bl	401a90 <free@plt>
  413358:	b	413250 <winch@@Base+0x6bc>
  41335c:	mov	x0, x23
  413360:	bl	4017b0 <strlen@plt>
  413364:	cbz	x0, 4133c4 <winch@@Base+0x830>
  413368:	sub	w0, w0, #0x1
  41336c:	sxtw	x1, w0
  413370:	ldrb	w0, [x23, w0, sxtw]
  413374:	cmp	w0, #0xa
  413378:	b.ne	4133c4 <winch@@Base+0x830>  // b.any
  41337c:	strb	wzr, [x23, x1]
  413380:	mov	x20, x23
  413384:	ldrb	w25, [x20]
  413388:	cbnz	w25, 4133e4 <winch@@Base+0x850>
  41338c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  413390:	ldr	x0, [x0, #2088]
  413394:	cmp	x0, x19
  413398:	b.ne	41352c <winch@@Base+0x998>  // b.any
  41339c:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  4133a0:	add	x1, x0, #0x7f8
  4133a4:	ldr	x0, [x0, #2040]
  4133a8:	cmp	x0, x1
  4133ac:	b.eq	413564 <winch@@Base+0x9d0>  // b.none
  4133b0:	str	x0, [x22, #256]
  4133b4:	mov	w0, #0x1                   	// #1
  4133b8:	str	w0, [x21, #8]
  4133bc:	mov	w0, #0x0                   	// #0
  4133c0:	b	413544 <winch@@Base+0x9b0>
  4133c4:	mov	x0, x19
  4133c8:	bl	401990 <fgetc@plt>
  4133cc:	cmp	w0, #0xa
  4133d0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4133d4:	b.ne	4133c4 <winch@@Base+0x830>  // b.any
  4133d8:	b	413380 <winch@@Base+0x7ec>
  4133dc:	mov	x20, x0
  4133e0:	b	413384 <winch@@Base+0x7f0>
  4133e4:	bl	401a80 <__ctype_b_loc@plt>
  4133e8:	ubfiz	x25, x25, #1, #8
  4133ec:	ldr	x1, [x0]
  4133f0:	add	x0, x20, #0x1
  4133f4:	ldrh	w2, [x1, x25]
  4133f8:	tbz	w2, #13, 4133dc <winch@@Base+0x848>
  4133fc:	strb	wzr, [x20]
  413400:	b	413408 <winch@@Base+0x874>
  413404:	add	x0, x0, #0x1
  413408:	ldrb	w2, [x0]
  41340c:	cbz	w2, 41338c <winch@@Base+0x7f8>
  413410:	ubfiz	x2, x2, #1, #8
  413414:	ldrh	w2, [x1, x2]
  413418:	tbnz	w2, #13, 413404 <winch@@Base+0x870>
  41341c:	tbz	w2, #11, 413428 <winch@@Base+0x894>
  413420:	b	413450 <winch@@Base+0x8bc>
  413424:	add	x0, x0, #0x1
  413428:	ldrb	w2, [x0]
  41342c:	ldrb	w3, [x0]
  413430:	ldrh	w2, [x1, x2, lsl #1]
  413434:	cbz	w3, 41343c <winch@@Base+0x8a8>
  413438:	tbz	w2, #13, 413424 <winch@@Base+0x890>
  41343c:	ldrb	w2, [x0]
  413440:	ldrb	w3, [x0]
  413444:	ldrh	w2, [x1, x2, lsl #1]
  413448:	cbz	w3, 413450 <winch@@Base+0x8bc>
  41344c:	tbnz	w2, #13, 413480 <winch@@Base+0x8ec>
  413450:	ldrb	w2, [x0]
  413454:	ldrh	w2, [x1, x2, lsl #1]
  413458:	tbz	w2, #11, 41338c <winch@@Base+0x7f8>
  41345c:	mov	x2, x0
  413460:	ldrb	w3, [x2]
  413464:	cbz	w3, 41338c <winch@@Base+0x7f8>
  413468:	ubfiz	x3, x3, #1, #8
  41346c:	add	x20, x2, #0x1
  413470:	ldrh	w3, [x1, x3]
  413474:	tbz	w3, #13, 413488 <winch@@Base+0x8f4>
  413478:	strb	wzr, [x2]
  41347c:	b	413494 <winch@@Base+0x900>
  413480:	add	x0, x0, #0x1
  413484:	b	41343c <winch@@Base+0x8a8>
  413488:	mov	x2, x20
  41348c:	b	413460 <winch@@Base+0x8cc>
  413490:	add	x20, x20, #0x1
  413494:	ldrb	w2, [x20]
  413498:	cbz	w2, 41338c <winch@@Base+0x7f8>
  41349c:	ubfiz	x2, x2, #1, #8
  4134a0:	ldrh	w2, [x1, x2]
  4134a4:	tbnz	w2, #13, 413490 <winch@@Base+0x8fc>
  4134a8:	mov	x2, x20
  4134ac:	ldrb	w3, [x2]
  4134b0:	cbz	w3, 41338c <winch@@Base+0x7f8>
  4134b4:	ubfiz	x3, x3, #1, #8
  4134b8:	ldrh	w3, [x1, x3]
  4134bc:	tbz	w3, #13, 413524 <winch@@Base+0x990>
  4134c0:	strb	wzr, [x2]
  4134c4:	ldrb	w1, [sp, #80]
  4134c8:	cbz	w1, 41338c <winch@@Base+0x7f8>
  4134cc:	ldrb	w1, [x0]
  4134d0:	cbz	w1, 41338c <winch@@Base+0x7f8>
  4134d4:	ldrb	w1, [x20]
  4134d8:	cbz	w1, 41338c <winch@@Base+0x7f8>
  4134dc:	bl	4018e0 <atoi@plt>
  4134e0:	cmp	w0, #0x0
  4134e4:	b.le	41338c <winch@@Base+0x7f8>
  4134e8:	sxtw	x1, w0
  4134ec:	mov	x2, #0x0                   	// #0
  4134f0:	mov	x0, x20
  4134f4:	mov	w3, #0x0                   	// #0
  4134f8:	bl	412ec0 <winch@@Base+0x32c>
  4134fc:	adrp	x1, 431000 <winch@@Base+0x1e46c>
  413500:	add	x1, x1, #0x7f8
  413504:	ldr	x2, [x1, #8]
  413508:	stp	x1, x2, [x0]
  41350c:	str	x0, [x2]
  413510:	str	x0, [x1, #8]
  413514:	ldr	w0, [x21, #12]
  413518:	add	w0, w0, #0x1
  41351c:	str	w0, [x21, #12]
  413520:	b	413260 <winch@@Base+0x6cc>
  413524:	add	x2, x2, #0x1
  413528:	b	4134ac <winch@@Base+0x918>
  41352c:	mov	x0, x19
  413530:	bl	401b90 <pclose@plt>
  413534:	cbz	w0, 41339c <winch@@Base+0x808>
  413538:	str	xzr, [x22, #256]
  41353c:	stp	wzr, wzr, [x21, #8]
  413540:	mov	w0, #0x1                   	// #1
  413544:	ldp	x19, x20, [sp, #16]
  413548:	ldp	x21, x22, [sp, #32]
  41354c:	ldp	x23, x24, [sp, #48]
  413550:	ldp	x25, x26, [sp, #64]
  413554:	ldp	x29, x30, [sp], #336
  413558:	ret
  41355c:	mov	w0, #0x3                   	// #3
  413560:	b	413544 <winch@@Base+0x9b0>
  413564:	mov	w0, #0x2                   	// #2
  413568:	b	413544 <winch@@Base+0x9b0>
  41356c:	stp	x29, x30, [sp, #-32]!
  413570:	adrp	x0, 431000 <winch@@Base+0x1e46c>
  413574:	adrp	x1, 418000 <winch@@Base+0x546c>
  413578:	mov	x29, sp
  41357c:	str	x19, [sp, #16]
  413580:	add	x1, x1, #0xf53
  413584:	ldr	x19, [x0, #2056]
  413588:	mov	x0, x19
  41358c:	bl	401a70 <strcmp@plt>
  413590:	cbnz	w0, 4135a4 <winch@@Base+0xa10>
  413594:	mov	w0, #0x2                   	// #2
  413598:	ldr	x19, [sp, #16]
  41359c:	ldp	x29, x30, [sp], #32
  4135a0:	ret
  4135a4:	adrp	x1, 418000 <winch@@Base+0x546c>
  4135a8:	mov	x0, x19
  4135ac:	add	x1, x1, #0xf59
  4135b0:	bl	401a70 <strcmp@plt>
  4135b4:	cbz	w0, 413610 <winch@@Base+0xa7c>
  4135b8:	adrp	x1, 418000 <winch@@Base+0x546c>
  4135bc:	mov	x0, x19
  4135c0:	add	x1, x1, #0xf60
  4135c4:	bl	401a70 <strcmp@plt>
  4135c8:	cbz	w0, 413618 <winch@@Base+0xa84>
  4135cc:	adrp	x1, 418000 <winch@@Base+0x546c>
  4135d0:	mov	x0, x19
  4135d4:	add	x1, x1, #0xf66
  4135d8:	bl	401a70 <strcmp@plt>
  4135dc:	cbz	w0, 413620 <winch@@Base+0xa8c>
  4135e0:	adrp	x1, 413000 <winch@@Base+0x46c>
  4135e4:	mov	x0, x19
  4135e8:	add	x1, x1, #0xacd
  4135ec:	bl	401a70 <strcmp@plt>
  4135f0:	cbz	w0, 413628 <winch@@Base+0xa94>
  4135f4:	mov	x0, x19
  4135f8:	mov	w1, #0x0                   	// #0
  4135fc:	bl	401930 <open@plt>
  413600:	tbnz	w0, #31, 413594 <winch@@Base+0xa00>
  413604:	bl	401a30 <close@plt>
  413608:	mov	w0, #0x0                   	// #0
  41360c:	b	413598 <winch@@Base+0xa04>
  413610:	mov	w0, #0x3                   	// #3
  413614:	b	413598 <winch@@Base+0xa04>
  413618:	mov	w0, #0x4                   	// #4
  41361c:	b	413598 <winch@@Base+0xa04>
  413620:	mov	w0, #0x5                   	// #5
  413624:	b	413598 <winch@@Base+0xa04>
  413628:	mov	w0, #0x1                   	// #1
  41362c:	b	413598 <winch@@Base+0xa04>
  413630:	stp	x29, x30, [sp, #-32]!
  413634:	mov	x29, sp
  413638:	str	x19, [sp, #16]
  41363c:	mov	x19, x0
  413640:	bl	41356c <winch@@Base+0x9d8>
  413644:	cbnz	w0, 413680 <winch@@Base+0xaec>
  413648:	mov	x0, x19
  41364c:	bl	412fc4 <winch@@Base+0x430>
  413650:	cmp	w0, #0x2
  413654:	b.eq	413690 <winch@@Base+0xafc>  // b.none
  413658:	cmp	w0, #0x3
  41365c:	b.eq	4136a0 <winch@@Base+0xb0c>  // b.none
  413660:	cmp	w0, #0x1
  413664:	b.ne	4136b0 <winch@@Base+0xb1c>  // b.any
  413668:	adrp	x0, 418000 <winch@@Base+0x546c>
  41366c:	add	x0, x0, #0xf6c
  413670:	mov	x1, #0x0                   	// #0
  413674:	ldr	x19, [sp, #16]
  413678:	ldp	x29, x30, [sp], #32
  41367c:	b	4104cc <error@@Base>
  413680:	mov	w1, w0
  413684:	mov	x0, x19
  413688:	bl	4131ec <winch@@Base+0x658>
  41368c:	b	413650 <winch@@Base+0xabc>
  413690:	adrp	x0, 418000 <winch@@Base+0x546c>
  413694:	mov	x1, #0x0                   	// #0
  413698:	add	x0, x0, #0xf79
  41369c:	b	413674 <winch@@Base+0xae0>
  4136a0:	adrp	x0, 418000 <winch@@Base+0x546c>
  4136a4:	mov	x1, #0x0                   	// #0
  4136a8:	add	x0, x0, #0xf92
  4136ac:	b	413674 <winch@@Base+0xae0>
  4136b0:	ldr	x19, [sp, #16]
  4136b4:	ldp	x29, x30, [sp], #32
  4136b8:	ret
  4136bc:	stp	x29, x30, [sp, #-96]!
  4136c0:	adrp	x0, 436000 <PC+0x47d0>
  4136c4:	mov	x29, sp
  4136c8:	ldr	x0, [x0, #256]
  4136cc:	stp	x19, x20, [sp, #16]
  4136d0:	stp	x21, x22, [sp, #32]
  4136d4:	stp	x23, x24, [sp, #48]
  4136d8:	stp	x25, x26, [sp, #64]
  4136dc:	cbz	x0, 41376c <winch@@Base+0xbd8>
  4136e0:	ldr	x19, [x0, #24]
  4136e4:	cbz	x19, 413710 <winch@@Base+0xb7c>
  4136e8:	mov	x0, x19
  4136ec:	bl	40d938 <clear@@Base+0xa7b8>
  4136f0:	mov	x19, x0
  4136f4:	mov	x0, x19
  4136f8:	ldp	x19, x20, [sp, #16]
  4136fc:	ldp	x21, x22, [sp, #32]
  413700:	ldp	x23, x24, [sp, #48]
  413704:	ldp	x25, x26, [sp, #64]
  413708:	ldp	x29, x30, [sp], #96
  41370c:	ret
  413710:	mov	x0, #0x0                   	// #0
  413714:	adrp	x24, 436000 <PC+0x47d0>
  413718:	adrp	x25, 436000 <PC+0x47d0>
  41371c:	bl	40d798 <clear@@Base+0xa618>
  413720:	add	x24, x24, #0x2a0
  413724:	mov	x21, x0
  413728:	add	x25, x25, #0x1e4
  41372c:	ldr	w0, [x24]
  413730:	tst	x0, #0x3
  413734:	b.ne	41376c <winch@@Base+0xbd8>  // b.any
  413738:	add	x2, sp, #0x54
  41373c:	add	x1, sp, #0x58
  413740:	mov	x0, x19
  413744:	bl	40d2bc <clear@@Base+0xa13c>
  413748:	mov	x20, x0
  41374c:	cbz	x21, 413754 <winch@@Base+0xbc0>
  413750:	add	x21, x21, #0x1
  413754:	cmn	x20, #0x1
  413758:	b.ne	413774 <winch@@Base+0xbe0>  // b.any
  41375c:	adrp	x0, 418000 <winch@@Base+0x546c>
  413760:	mov	x1, #0x0                   	// #0
  413764:	add	x0, x0, #0xfa3
  413768:	bl	4104cc <error@@Base>
  41376c:	mov	x19, #0xffffffffffffffff    	// #-1
  413770:	b	4136f4 <winch@@Base+0xb60>
  413774:	ldr	w0, [x25]
  413778:	cbz	w0, 413788 <winch@@Base+0xbf4>
  41377c:	mov	x1, x20
  413780:	mov	x0, x21
  413784:	bl	40d69c <clear@@Base+0xa51c>
  413788:	adrp	x0, 436000 <PC+0x47d0>
  41378c:	ldr	w0, [x0, #576]
  413790:	cmp	w0, #0x2
  413794:	b.eq	4137b8 <winch@@Base+0xc24>  // b.none
  413798:	ldr	x0, [sp, #88]
  41379c:	mov	x1, x19
  4137a0:	bl	412e34 <winch@@Base+0x2a0>
  4137a4:	cmp	w0, #0x0
  4137a8:	cset	w26, ne  // ne = any
  4137ac:	cbnz	w26, 4136f4 <winch@@Base+0xb60>
  4137b0:	mov	x19, x20
  4137b4:	b	41372c <winch@@Base+0xb98>
  4137b8:	ldr	w0, [sp, #84]
  4137bc:	mov	w1, #0x8                   	// #8
  4137c0:	bl	407f80 <clear@@Base+0x4e00>
  4137c4:	mov	w22, w0
  4137c8:	bl	407f98 <clear@@Base+0x4e18>
  4137cc:	mov	x23, x0
  4137d0:	mov	w1, w22
  4137d4:	mov	w0, #0x1                   	// #1
  4137d8:	bl	402180 <setlocale@plt+0x560>
  4137dc:	mov	x22, x0
  4137e0:	ldr	x1, [sp, #88]
  4137e4:	add	x3, sp, #0x54
  4137e8:	mov	x2, x23
  4137ec:	mov	w4, #0x8                   	// #8
  4137f0:	bl	407fdc <clear@@Base+0x4e5c>
  4137f4:	mov	x1, x19
  4137f8:	mov	x0, x22
  4137fc:	bl	412e34 <winch@@Base+0x2a0>
  413800:	cmp	w0, #0x0
  413804:	cset	w26, ne  // ne = any
  413808:	mov	x0, x23
  41380c:	bl	401a90 <free@plt>
  413810:	mov	x0, x22
  413814:	bl	401a90 <free@plt>
  413818:	b	4137ac <winch@@Base+0xc18>
  41381c:	adrp	x1, 436000 <PC+0x47d0>
  413820:	add	x7, x1, #0x100
  413824:	adrp	x5, 431000 <winch@@Base+0x1e46c>
  413828:	add	x5, x5, #0x7f8
  41382c:	ldr	x3, [x1, #256]
  413830:	mov	w2, w0
  413834:	ldr	w4, [x7, #8]
  413838:	mov	w8, #0x0                   	// #0
  41383c:	mov	x0, #0x0                   	// #0
  413840:	cmp	w2, #0x0
  413844:	b.gt	413858 <winch@@Base+0xcc4>
  413848:	cbz	w8, 413854 <winch@@Base+0xcc0>
  41384c:	str	x3, [x1, #256]
  413850:	str	w4, [x7, #8]
  413854:	ret
  413858:	cbz	x3, 413880 <winch@@Base+0xcec>
  41385c:	ldr	x6, [x3]
  413860:	cmp	x6, x5
  413864:	b.eq	413880 <winch@@Base+0xcec>  // b.none
  413868:	ldr	x0, [x6, #16]
  41386c:	add	w4, w4, #0x1
  413870:	mov	x3, x6
  413874:	mov	w8, #0x1                   	// #1
  413878:	sub	w2, w2, #0x1
  41387c:	b	413840 <winch@@Base+0xcac>
  413880:	mov	x0, #0x0                   	// #0
  413884:	b	413878 <winch@@Base+0xce4>
  413888:	adrp	x1, 436000 <PC+0x47d0>
  41388c:	add	x7, x1, #0x100
  413890:	adrp	x5, 431000 <winch@@Base+0x1e46c>
  413894:	add	x5, x5, #0x7f8
  413898:	ldr	x3, [x1, #256]
  41389c:	mov	w2, w0
  4138a0:	ldr	w4, [x7, #8]
  4138a4:	mov	w8, #0x0                   	// #0
  4138a8:	mov	x0, #0x0                   	// #0
  4138ac:	cmp	w2, #0x0
  4138b0:	b.gt	4138c4 <winch@@Base+0xd30>
  4138b4:	cbz	w8, 4138c0 <winch@@Base+0xd2c>
  4138b8:	str	x3, [x1, #256]
  4138bc:	str	w4, [x7, #8]
  4138c0:	ret
  4138c4:	cbz	x3, 4138ec <winch@@Base+0xd58>
  4138c8:	ldr	x6, [x3, #8]
  4138cc:	cmp	x6, x5
  4138d0:	b.eq	4138ec <winch@@Base+0xd58>  // b.none
  4138d4:	ldr	x0, [x6, #16]
  4138d8:	sub	w4, w4, #0x1
  4138dc:	mov	x3, x6
  4138e0:	mov	w8, #0x1                   	// #1
  4138e4:	sub	w2, w2, #0x1
  4138e8:	b	4138ac <winch@@Base+0xd18>
  4138ec:	mov	x0, #0x0                   	// #0
  4138f0:	b	4138e4 <winch@@Base+0xd50>
  4138f4:	adrp	x0, 436000 <PC+0x47d0>
  4138f8:	ldr	w0, [x0, #268]
  4138fc:	ret
  413900:	adrp	x0, 436000 <PC+0x47d0>
  413904:	ldr	w0, [x0, #264]
  413908:	ret
  41390c:	adrp	x0, 436000 <PC+0x47d0>
  413910:	ldr	x0, [x0, #256]
  413914:	cbz	x0, 413920 <winch@@Base+0xd8c>
  413918:	ldr	x0, [x0, #16]
  41391c:	b	4094a4 <clear@@Base+0x6324>
  413920:	mov	w0, #0x1                   	// #1
  413924:	ret
  413928:	stp	x29, x30, [sp, #-16]!
  41392c:	mov	w1, #0x0                   	// #0
  413930:	adrp	x0, 417000 <winch@@Base+0x446c>
  413934:	mov	x29, sp
  413938:	add	x0, x0, #0xabc
  41393c:	bl	401930 <open@plt>
  413940:	mov	w1, #0x2                   	// #2
  413944:	cmp	w0, #0x0
  413948:	csel	w0, w0, w1, ge  // ge = tcont
  41394c:	adrp	x1, 436000 <PC+0x47d0>
  413950:	ldp	x29, x30, [sp], #16
  413954:	str	w0, [x1, #676]
  413958:	ret
  41395c:	ret
  413960:	mov	w0, #0x1                   	// #1
  413964:	ret
  413968:	stp	x29, x30, [sp, #-48]!
  41396c:	mov	x29, sp
  413970:	stp	x19, x20, [sp, #16]
  413974:	adrp	x19, 436000 <PC+0x47d0>
  413978:	add	x19, x19, #0x2a4
  41397c:	mov	w20, #0xe0                  	// #224
  413980:	ldr	w0, [x19]
  413984:	add	x1, sp, #0x2f
  413988:	mov	w2, #0x1                   	// #1
  41398c:	bl	40fe94 <clear@@Base+0xcd14>
  413990:	cmn	w0, #0x2
  413994:	ldrb	w1, [sp, #47]
  413998:	b.eq	4139c0 <winch@@Base+0xe2c>  // b.none
  41399c:	tbz	w0, #31, 4139ac <winch@@Base+0xe18>
  4139a0:	mov	w0, #0x1                   	// #1
  4139a4:	bl	40210c <setlocale@plt+0x4ec>
  4139a8:	b	413980 <winch@@Base+0xdec>
  4139ac:	cmp	w1, #0x0
  4139b0:	csel	w1, w1, w20, ne  // ne = any
  4139b4:	cmp	w0, #0x1
  4139b8:	b.ne	413980 <winch@@Base+0xdec>  // b.any
  4139bc:	mov	w0, w1
  4139c0:	ldp	x19, x20, [sp, #16]
  4139c4:	ldp	x29, x30, [sp], #48
  4139c8:	ret
  4139cc:	nop
  4139d0:	stp	x29, x30, [sp, #-64]!
  4139d4:	mov	x29, sp
  4139d8:	stp	x19, x20, [sp, #16]
  4139dc:	adrp	x20, 42d000 <winch@@Base+0x1a46c>
  4139e0:	add	x20, x20, #0xde0
  4139e4:	stp	x21, x22, [sp, #32]
  4139e8:	adrp	x21, 42d000 <winch@@Base+0x1a46c>
  4139ec:	add	x21, x21, #0xdd8
  4139f0:	sub	x20, x20, x21
  4139f4:	mov	w22, w0
  4139f8:	stp	x23, x24, [sp, #48]
  4139fc:	mov	x23, x1
  413a00:	mov	x24, x2
  413a04:	bl	401760 <memcpy@plt-0x40>
  413a08:	cmp	xzr, x20, asr #3
  413a0c:	b.eq	413a38 <winch@@Base+0xea4>  // b.none
  413a10:	asr	x20, x20, #3
  413a14:	mov	x19, #0x0                   	// #0
  413a18:	ldr	x3, [x21, x19, lsl #3]
  413a1c:	mov	x2, x24
  413a20:	add	x19, x19, #0x1
  413a24:	mov	x1, x23
  413a28:	mov	w0, w22
  413a2c:	blr	x3
  413a30:	cmp	x20, x19
  413a34:	b.ne	413a18 <winch@@Base+0xe84>  // b.any
  413a38:	ldp	x19, x20, [sp, #16]
  413a3c:	ldp	x21, x22, [sp, #32]
  413a40:	ldp	x23, x24, [sp, #48]
  413a44:	ldp	x29, x30, [sp], #64
  413a48:	ret
  413a4c:	nop
  413a50:	ret
  413a54:	nop
  413a58:	mov	x2, x1
  413a5c:	mov	x1, x0
  413a60:	mov	w0, #0x0                   	// #0
  413a64:	b	401bc0 <__xstat@plt>
  413a68:	mov	x2, x1
  413a6c:	mov	w1, w0
  413a70:	mov	w0, #0x0                   	// #0
  413a74:	b	401b20 <__fxstat@plt>

Disassembly of section .fini:

0000000000413a78 <.fini>:
  413a78:	stp	x29, x30, [sp, #-16]!
  413a7c:	mov	x29, sp
  413a80:	ldp	x29, x30, [sp], #16
  413a84:	ret
