// Seed: 1563002454
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wire id_9,
    output wire id_10
);
  assign id_4 = id_0 / id_3;
  assign id_8 = id_1;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 void id_2,
    input wire id_3,
    output uwire id_4
    , id_8,
    input wand id_5,
    input tri0 id_6
);
  logic id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_4,
      id_3,
      id_6,
      id_1,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
