<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="OptionRef">
<meta name="DC.Title" content="_mm256_testz_ps, _mm_testz_ps">
<meta name="abstract" content="Performs a packed bit test of two float32 256-bit or 128-bit vectors to set the ZF flag. The corresponding Intel&reg; AVX instruction is VTESTPS.">
<meta name="description" content="Performs a packed bit test of two float32 256-bit or 128-bit vectors to set the ZF flag. The corresponding Intel&reg; AVX instruction is VTESTPS.">
<meta name="DC.subject" content="intrinsics, Intel&reg; AVX, packed test operations, _mm256_testz_ps (VTESTPS), _mm_testz_ps (VTESTPS)">
<meta name="keywords" content="intrinsics, Intel&reg; AVX, packed test operations, _mm256_testz_ps (VTESTPS), _mm_testz_ps (VTESTPS)">
<meta name="DC.Relation" scheme="URI" content="GUID-D388423A-101E-4DBE-9CA9-54BE82B375B3.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Creator" content="Intel Corp.">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-D27B6DC2-AB8C-4F78-B29D-76E50AD190D1">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>_mm256_testz_ps, _mm_testz_ps</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_avx_testz_ps"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-D27B6DC2-AB8C-4F78-B29D-76E50AD190D1">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>




<h1 class="topictitle1"><span>_mm256_testz_ps, _mm_testz_ps</span></h1>


<!--Performs a packed bit test of two float32 256-bit or 128-bit vectors to set the ZF flag. The corresponding Intel&reg; AVX instruction is  VTESTPS .--><div><p>Performs a packed bit test of two float32 256-bit or 128-bit vectors to set the ZF flag. The corresponding Intel&reg; AVX instruction is <span class="keyword">VTESTPS</span>.</p>


<div class="section" id="GUID-FA23172B-59B3-4215-9ABB-BB6C98E30E86"><h2>Syntax</h2>
  <table cellspacing="0" cellpadding="1" border="0" width="85%" class="syntaxdiagramtbl" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="100%"><p><span class="kwd">extern __m256 _mm256_testz_pz(__m256 s1, __m256 s2);</span></p></td></tr></table>
<table cellspacing="0" cellpadding="1" border="0" width="85%" class="syntaxdiagramtbl" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="100%"><p><span class="kwd">extern __m256 _mm_testz_pz(__m256 s1, __m256 s2);
</span></p></td></tr></table></div>


<div class="section" id="GUID-293A67E8-6DBA-4097-AE71-02BAEABA0A9E"><h2>Arguments</h2>
  <table cellspacing="0" cellpadding="4" border="0" width="90%" style="border-spacing:0; border-collapse:collapse">
    <tr>
      <td valign="top" width="30%" class="noborder"><p><var>s1</var></p></td>

      <td valign="top" class="noborder"><p>first source float32 vector</p>
</td>

    </tr>
    <tr>
      <td valign="top" width="30%" class="noborder"><p><var>s2</var></p></td>

      <td valign="top" class="noborder"><p>second source float32 vector</p>
</td>

    </tr>
  </table>

</div>


<div class="section" id="GUID-47B847C8-A191-4842-8FE0-C6C7F2FD7D6B"><h2>Description</h2>
<p>Allows setting of the ZF flag. The ZF flag is set based on the result of a bitwise AND operation between the first and second source vectors. The corresponding instruction <span class="keyword">VTESTPS</span> sets the ZF flag if all the resulting bits are 0. If the resulting bits are non-zeros, the instruction clears the ZF flag.
</p>
<p>The <span class="option">_mm_testz_ps</span> intrinsic sets the ZF flag according to results of the 128-bit float32 source vectors. The <span class="option">_m256_testz_ps</span> intrinsic sets  the ZF flag according to the results of the 256-bit float32 source vectors.</p>
<p><div class="Note"><h3 class="NoteTipHead">Note</h3><p> Intel&reg; Advanced Vector Extensions (Intel&reg; AVX) instructions include a full compliment of 128-bit SIMD instructions. Such Intel&reg; AVX instructions, with vector length of 128-bits, zeroes the upper 128 bits of the YMM register. The lower 128 bits of the YMM register is aliased to the corresponding SIMD XMM register.</p>
</div>

</p>


</div>




<div class="section" id="GUID-659A15AA-C85F-42D8-9B13-C14F5D729173"><h2>Returns</h2><p> Non-zero if ZF flag is set
</p>
<p>Zero if the ZF flag is not set
</p>

</div>
</div>


<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-D388423A-101E-4DBE-9CA9-54BE82B375B3.htm">Intrinsics for Packed Test Operations</a></div>
</div>
<div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div>
</body>
</html>
