$timescale 10ns $end
$scope module logic $end
$var wire 8 ! UCSR0A $end
$var wire 8 " UCSR0B $end
$var wire 8 # UCSR0C $end
$var wire 8 $ UBRR0H $end
$var wire 8 % UBRR0L $end
$var wire 1 & UDRE0 $end
$var wire 8 ' UDR0 $end
$var wire 8 ( PORTE $end
$var wire 1 ) PE1 $end
$upscope $end
$enddefinitions $end
$dumpvars
bxxxxxxxx !
bxxxxxxxx "
bxxxxxxxx #
bxxxxxxxx $
bxxxxxxxx %
x&
bxxxxxxxx '
bxxxxxxxx (
x)
$end
#5850
b00000000 !
0&
#5875
b00000000 $
#5912
b00110011 %
#5950
b00011000 "
#5987
b00000110 #
