// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/01/2025 05:00:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module dsa_de1soc_top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	logic CLOCK_50 ;
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
output 	logic [9:0] LEDR ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \KEY[3]~input_o ;
wire \~GND~combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \u_vjtag_interface|always2~1_combout ;
wire \u_vjtag_interface|DR_ADDR[13]~feeder_combout ;
wire \u_vjtag_interface|DR_ADDR[10]~feeder_combout ;
wire \u_vjtag_interface|DR_ADDR[8]~DUPLICATE_q ;
wire \u_vjtag_interface|DR_ADDR[7]~feeder_combout ;
wire \u_vjtag_interface|DR_ADDR[6]~feeder_combout ;
wire \u_vjtag_interface|DR_ADDR[1]~feeder_combout ;
wire \u_vjtag_interface|DR_ADDR[0]~feeder_combout ;
wire \Add0~37_sumout ;
wire \SW[9]~input_o ;
wire \rst~combout ;
wire \key0_stable~q ;
wire \KEY[0]~input_o ;
wire \key0_sync1~0_combout ;
wire \key0_sync1~q ;
wire \key0_sync2~feeder_combout ;
wire \key0_sync2~q ;
wire \always3~0_combout ;
wire \Add0~38 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~41_sumout ;
wire \key0_stable~2_combout ;
wire \Add0~42 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \key0_stable~1_combout ;
wire \Add0~34 ;
wire \Add0~1_sumout ;
wire \key0_stable~0_combout ;
wire \Add0~2 ;
wire \Add0~77_sumout ;
wire \key0_stable~3_combout ;
wire \key0_stable~4_combout ;
wire \key0_stable~DUPLICATE_q ;
wire \key0_prev~DUPLICATE_q ;
wire \Add2~1_sumout ;
wire \key0_prev~q ;
wire \KEY[1]~input_o ;
wire \key1_sync1~0_combout ;
wire \key1_sync1~q ;
wire \key1_sync2~q ;
wire \Add1~53_sumout ;
wire \key1_stable~q ;
wire \always4~0_combout ;
wire \Add1~54 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~45_sumout ;
wire \Add1~46 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~17_sumout ;
wire \key1_stable~1_combout ;
wire \Add1~18 ;
wire \Add1~77_sumout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \Add1~74 ;
wire \Add1~69_sumout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \Add1~62 ;
wire \Add1~41_sumout ;
wire \Add1~42 ;
wire \Add1~49_sumout ;
wire \key1_stable~2_combout ;
wire \key1_stable~0_combout ;
wire \Add1~50 ;
wire \Add1~57_sumout ;
wire \key1_stable~3_combout ;
wire \key1_stable~4_combout ;
wire \key1_stable~DUPLICATE_q ;
wire \key1_prev~q ;
wire \display_address[16]~DUPLICATE_q ;
wire \display_address[15]~DUPLICATE_q ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~0_combout ;
wire \display_address[12]~DUPLICATE_q ;
wire \LessThan0~3_combout ;
wire \LessThan1~1_combout ;
wire \display_address[8]~DUPLICATE_q ;
wire \LessThan1~2_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~3_combout ;
wire \display_address~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \Add2~62 ;
wire \Add2~69_sumout ;
wire \Add2~70 ;
wire \Add2~65_sumout ;
wire \u_vjtag_interface|always5~0_combout ;
wire \jtag_addr_meta[17]~feeder_combout ;
wire \jtag_addr_sync[17]~feeder_combout ;
wire \jtag_state.SET_ADDR~q ;
wire \jtag_state.WAIT_SET_ADDR~q ;
wire \ir_in_meta[0]~feeder_combout ;
wire \ir_in_sync[0]~DUPLICATE_q ;
wire \jtag_state~22_combout ;
wire \jtag_state.READ~q ;
wire \jtag_state.WAIT_READ~feeder_combout ;
wire \jtag_state.WAIT_READ~q ;
wire \Selector0~0_combout ;
wire \jtag_state.IDLE~q ;
wire \jtag_state~20_combout ;
wire \mem_addr[17]~0_combout ;
wire \mem_addr[16]~2_combout ;
wire \u_vjtag_interface|addr_out[15]~feeder_combout ;
wire \mem_addr[15]~16_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ;
wire \jtag_addr_meta[13]~feeder_combout ;
wire \mem_addr[13]~17_combout ;
wire \jtag_addr_meta[14]~feeder_combout ;
wire \mem_addr[14]~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ;
wire \jtag_display_data[0]~feeder_combout ;
wire \u_vjtag_interface|always1~0_combout ;
wire \u_vjtag_interface|DR1[2]~feeder_combout ;
wire \u_vjtag_interface|always4~0_combout ;
wire \jtag_data_sync[0]~feeder_combout ;
wire \jtag_display_data[6]~0_combout ;
wire \u_vjtag_interface|addr_out[0]~feeder_combout ;
wire \mem_addr[0]~3_combout ;
wire \u_vjtag_interface|addr_out[1]~feeder_combout ;
wire \jtag_addr_meta[1]~feeder_combout ;
wire \jtag_addr_sync[1]~feeder_combout ;
wire \mem_addr[1]~4_combout ;
wire \jtag_addr_sync[2]~feeder_combout ;
wire \mem_addr[2]~5_combout ;
wire \mem_addr[3]~6_combout ;
wire \u_vjtag_interface|addr_out[4]~feeder_combout ;
wire \mem_addr[4]~7_combout ;
wire \mem_addr[5]~8_combout ;
wire \mem_addr[6]~9_combout ;
wire \mem_addr[7]~10_combout ;
wire \jtag_addr_meta[8]~feeder_combout ;
wire \jtag_addr_sync[8]~feeder_combout ;
wire \mem_addr[8]~11_combout ;
wire \jtag_addr_meta[9]~feeder_combout ;
wire \jtag_addr_sync[9]~feeder_combout ;
wire \mem_addr[9]~12_combout ;
wire \u_vjtag_interface|addr_out[10]~feeder_combout ;
wire \mem_addr[10]~13_combout ;
wire \u_vjtag_interface|addr_out[11]~feeder_combout ;
wire \jtag_addr_sync[11]~feeder_combout ;
wire \mem_addr[11]~14_combout ;
wire \mem_addr[12]~15_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a224~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a192~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a128~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a160~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a216~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a248~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a152~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a184~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a144~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a208~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a240~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a176~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a168~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a232~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a136~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a200~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ;
wire \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ;
wire \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11_combout ;
wire \u_vjtag_interface|DR2[0]~feeder_combout ;
wire \jtag_display_data[1]~feeder_combout ;
wire \jtag_data_meta[1]~feeder_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a153~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a249~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a185~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a217~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a137~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a169~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a201~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a233~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a193~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a225~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a129~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a161~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a209~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a241~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a145~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a177~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10_combout ;
wire \u_vjtag_interface|DR2[1]~feeder_combout ;
wire \jtag_display_data[2]~feeder_combout ;
wire \u_vjtag_interface|data_out[2]~feeder_combout ;
wire \jtag_data_sync[2]~feeder_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a226~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a162~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a130~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a194~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a234~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a170~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a202~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a138~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a178~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a242~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a210~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a146~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a250~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a218~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a154~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a186~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10_combout ;
wire \u_vjtag_interface|DR2[2]~feeder_combout ;
wire \jtag_display_data[3]~feeder_combout ;
wire \jtag_data_meta[3]~feeder_combout ;
wire \jtag_data_sync[3]~feeder_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a139~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a171~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a203~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a235~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a179~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a243~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a147~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a211~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a155~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a219~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a251~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a187~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a227~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a195~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a163~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a131~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10_combout ;
wire \u_vjtag_interface|DR2[3]~feeder_combout ;
wire \jtag_display_data[4]~feeder_combout ;
wire \jtag_data_meta[4]~feeder_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a140~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a236~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a204~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a172~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a156~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a220~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a252~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a188~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a196~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a228~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a164~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a132~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a244~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a180~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a212~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a148~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10_combout ;
wire \u_vjtag_interface|DR2[4]~feeder_combout ;
wire \jtag_display_data[5]~feeder_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a197~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a165~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a229~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a133~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a141~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a173~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a237~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a205~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a253~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a157~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a189~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a221~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a245~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a149~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a181~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a213~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10_combout ;
wire \u_vjtag_interface|DR2[5]~feeder_combout ;
wire \jtag_display_data[6]~feeder_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a190~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a222~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a254~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a158~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a198~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a166~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a230~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a134~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a214~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a150~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a182~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a246~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a206~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a142~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a174~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a238~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10_combout ;
wire \u_vjtag_interface|DR2[6]~feeder_combout ;
wire \jtag_display_data[7]~feeder_combout ;
wire \jtag_data_meta[7]~feeder_combout ;
wire \jtag_data_sync[7]~feeder_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a223~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a159~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a191~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a255~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a143~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a175~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a239~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a207~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a231~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a135~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a199~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a167~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a151~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a215~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a183~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a247~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9_combout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ;
wire \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10_combout ;
wire \u_vjtag_interface|DR2[7]~feeder_combout ;
wire \u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ;
wire \u_vjtag_interface|DR2[0]~0_combout ;
wire \u_vjtag_interface|always2~0_combout ;
wire \u_vjtag_interface|DR0_bypass_reg~0_combout ;
wire \u_vjtag_interface|DR0_bypass_reg~q ;
wire \u_vjtag_interface|Selector0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \ir_in_sync[1]~feeder_combout ;
wire \jtag_state~21_combout ;
wire \jtag_state.WRITE~q ;
wire \jtag_state.WAIT_WRITE~q ;
wire \LEDR~0_combout ;
wire \LEDR~1_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \display_value[2]~2_combout ;
wire \display_value[0]~0_combout ;
wire \display_value[3]~3_combout ;
wire \display_value[1]~1_combout ;
wire \WideOr33~0_combout ;
wire \WideOr32~0_combout ;
wire \WideOr31~0_combout ;
wire \WideOr30~0_combout ;
wire \WideOr29~0_combout ;
wire \WideOr28~0_combout ;
wire \WideOr27~0_combout ;
wire \display_value[7]~7_combout ;
wire \display_value[5]~5_combout ;
wire \display_value[4]~4_combout ;
wire \display_value[6]~6_combout ;
wire \WideOr26~0_combout ;
wire \WideOr25~0_combout ;
wire \WideOr24~0_combout ;
wire \WideOr23~0_combout ;
wire \WideOr22~0_combout ;
wire \WideOr21~0_combout ;
wire \WideOr20~0_combout ;
wire \display_value[9]~9_combout ;
wire \display_value[8]~8_combout ;
wire \display_value[11]~11_combout ;
wire \display_value[10]~10_combout ;
wire \WideOr19~0_combout ;
wire \WideOr18~0_combout ;
wire \WideOr17~0_combout ;
wire \WideOr16~0_combout ;
wire \WideOr15~0_combout ;
wire \WideOr14~0_combout ;
wire \WideOr13~0_combout ;
wire \display_value[14]~14_combout ;
wire \display_value[15]~15_combout ;
wire \display_value[13]~13_combout ;
wire \display_value[12]~12_combout ;
wire \WideOr12~0_combout ;
wire \WideOr11~0_combout ;
wire \WideOr10~0_combout ;
wire \WideOr9~0_combout ;
wire \WideOr8~0_combout ;
wire \WideOr7~0_combout ;
wire \WideOr6~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w ;
wire [7:0] jtag_display_data;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w ;
wire [19:0] debounce_counter1;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w ;
wire [7:0] \u_vjtag_interface|DR2 ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w ;
wire [7:0] \u_vjtag_interface|DR1 ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w ;
wire [19:0] debounce_counter0;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w ;
wire [7:0] display_data_reg;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w ;
wire [17:0] jtag_display_addr_reg;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w ;
wire [17:0] \u_vjtag_interface|DR_ADDR ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w ;
wire [17:0] display_address;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w ;
wire [1:0] ir_in_sync;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w ;
wire [17:0] jtag_addr_sync;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w ;
wire [4:0] \u_memory|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w ;
wire [7:0] jtag_data_sync;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w ;
wire [1:0] ir_in_meta;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w ;
wire [17:0] jtag_addr_meta;
wire [17:0] ram_addr_jtag_internal;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w ;
wire [3:0] \u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w ;
wire [7:0] jtag_data_meta;
wire [17:0] \u_vjtag_interface|addr_out ;
wire [7:0] \u_vjtag_interface|data_out ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;

wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \u_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \u_memory|altsyncram_component|auto_generated|ram_block1a128~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a160~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a192~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a224~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a136~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a168~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a200~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a232~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a144~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a176~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a208~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a240~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a152~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a184~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a216~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a248~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a129~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a161~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a193~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a225~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a137~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a169~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a201~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a233~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a145~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a177~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a209~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a241~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a153~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a185~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a217~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a249~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a130~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a162~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a194~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a226~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a138~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a170~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a202~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a234~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a146~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a178~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a210~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a242~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a154~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a186~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a218~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a250~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a131~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a163~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a195~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a227~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a139~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a171~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a203~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a235~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a147~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a179~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a211~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a243~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a155~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a187~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a219~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a251~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a132~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a164~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a196~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a228~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a140~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a172~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a204~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a236~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a148~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a180~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a212~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a244~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a156~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a188~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a220~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a252~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a133~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a165~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a197~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a229~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a141~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a173~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a205~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a237~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a149~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a181~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a213~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a245~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a157~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a189~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a221~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a253~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a134~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a166~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a198~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a230~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a142~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a174~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a206~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a238~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a150~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a182~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a214~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a246~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a158~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a190~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a222~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a254~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a135~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a167~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a199~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a231~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a143~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a175~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a207~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a239~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a151~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a183~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a215~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a247~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a159~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a191~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a223~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a255~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \u_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \u_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\jtag_state.WAIT_WRITE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\LEDR~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LEDR~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\jtag_state.WAIT_WRITE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(!\jtag_state.WAIT_WRITE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\jtag_state.IDLE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(jtag_display_addr_reg[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(!\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(!\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(!\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\WideOr33~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\WideOr32~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\WideOr31~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\WideOr30~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\WideOr29~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\WideOr28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\WideOr27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\WideOr26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\WideOr25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\WideOr24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\WideOr23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\WideOr22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\WideOr21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\WideOr20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\WideOr19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\WideOr18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\WideOr17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\WideOr16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\WideOr15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\WideOr14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\WideOr13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\WideOr12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\WideOr11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\WideOr10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h00003F3F00003F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h000000FF00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h03030F0F03030F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h555555555555AAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hFFFFFFFF0C0C0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFF3F3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h05050F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h0000000050005000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0011001100550055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h0050005C0053005F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h000000000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h555551D555551115;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h01F101F100F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h0F080F0855085508;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h2222222277777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0001000100050005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000000800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h0507050755475547;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0F0C0F0C0F3F0F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h04040000AEAE0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \u_vjtag_interface|always2~1 (
// Equation(s):
// \u_vjtag_interface|always2~1_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|always2~1 .extended_lut = "off";
defparam \u_vjtag_interface|always2~1 .lut_mask = 64'h0000000000040004;
defparam \u_vjtag_interface|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \u_vjtag_interface|DR_ADDR[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[17] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N43
dffeas \u_vjtag_interface|DR_ADDR[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [17]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[16] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N37
dffeas \u_vjtag_interface|DR_ADDR[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [16]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[15] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N20
dffeas \u_vjtag_interface|DR_ADDR[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [15]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[14] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \u_vjtag_interface|DR_ADDR[13]~feeder (
// Equation(s):
// \u_vjtag_interface|DR_ADDR[13]~feeder_combout  = \u_vjtag_interface|DR_ADDR [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR_ADDR [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR_ADDR[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[13]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR_ADDR[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR_ADDR[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \u_vjtag_interface|DR_ADDR[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR_ADDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[13] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N40
dffeas \u_vjtag_interface|DR_ADDR[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [13]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[12] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N47
dffeas \u_vjtag_interface|DR_ADDR[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [12]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[11] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \u_vjtag_interface|DR_ADDR[10]~feeder (
// Equation(s):
// \u_vjtag_interface|DR_ADDR[10]~feeder_combout  = \u_vjtag_interface|DR_ADDR [11]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR_ADDR [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR_ADDR[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[10]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR_ADDR[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR_ADDR[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N4
dffeas \u_vjtag_interface|DR_ADDR[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR_ADDR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[10] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \u_vjtag_interface|DR_ADDR[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [10]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[9] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N55
dffeas \u_vjtag_interface|DR_ADDR[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [9]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \u_vjtag_interface|DR_ADDR[7]~feeder (
// Equation(s):
// \u_vjtag_interface|DR_ADDR[7]~feeder_combout  = ( \u_vjtag_interface|DR_ADDR[8]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR_ADDR[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR_ADDR[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[7]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR_ADDR[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR_ADDR[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N28
dffeas \u_vjtag_interface|DR_ADDR[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR_ADDR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[7] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \u_vjtag_interface|DR_ADDR[6]~feeder (
// Equation(s):
// \u_vjtag_interface|DR_ADDR[6]~feeder_combout  = ( \u_vjtag_interface|DR_ADDR [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR_ADDR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR_ADDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[6]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR_ADDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR_ADDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \u_vjtag_interface|DR_ADDR[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR_ADDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[6] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N34
dffeas \u_vjtag_interface|DR_ADDR[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [6]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[5] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \u_vjtag_interface|DR_ADDR[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [5]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[4] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \u_vjtag_interface|DR_ADDR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [4]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[3] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N7
dffeas \u_vjtag_interface|DR_ADDR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [3]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[2] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \u_vjtag_interface|DR_ADDR[1]~feeder (
// Equation(s):
// \u_vjtag_interface|DR_ADDR[1]~feeder_combout  = ( \u_vjtag_interface|DR_ADDR [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR_ADDR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR_ADDR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[1]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR_ADDR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR_ADDR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \u_vjtag_interface|DR_ADDR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR_ADDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[1] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \u_vjtag_interface|DR_ADDR[0]~feeder (
// Equation(s):
// \u_vjtag_interface|DR_ADDR[0]~feeder_combout  = \u_vjtag_interface|DR_ADDR [1]

	.dataa(!\u_vjtag_interface|DR_ADDR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR_ADDR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[0]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR_ADDR[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR_ADDR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N53
dffeas \u_vjtag_interface|DR_ADDR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR_ADDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[0] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N0
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( debounce_counter0[0] ) + ( VCC ) + ( !VCC ))
// \Add0~38  = CARRY(( debounce_counter0[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb rst(
// Equation(s):
// \rst~combout  = ( \SW[9]~input_o  ) # ( !\SW[9]~input_o  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rst.extended_lut = "off";
defparam rst.lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam rst.shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas key0_stable(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\key0_stable~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_stable~q ),
	.prn(vcc));
// synopsys translate_off
defparam key0_stable.is_wysiwyg = "true";
defparam key0_stable.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \key0_sync1~0 (
// Equation(s):
// \key0_sync1~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_sync1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_sync1~0 .extended_lut = "off";
defparam \key0_sync1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \key0_sync1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N1
dffeas key0_sync1(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\key0_sync1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_sync1~q ),
	.prn(vcc));
// synopsys translate_off
defparam key0_sync1.is_wysiwyg = "true";
defparam key0_sync1.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \key0_sync2~feeder (
// Equation(s):
// \key0_sync2~feeder_combout  = ( \key0_sync1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_sync1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_sync2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_sync2~feeder .extended_lut = "off";
defparam \key0_sync2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \key0_sync2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N32
dffeas key0_sync2(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\key0_sync2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_sync2~q ),
	.prn(vcc));
// synopsys translate_off
defparam key0_sync2.is_wysiwyg = "true";
defparam key0_sync2.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N57
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( \key0_sync2~q  & ( \key0_stable~q  ) ) # ( !\key0_sync2~q  & ( !\key0_stable~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key0_stable~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_sync2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N1
dffeas \debounce_counter0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[0] .is_wysiwyg = "true";
defparam \debounce_counter0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( debounce_counter0[1] ) + ( GND ) + ( \Add0~38  ))
// \Add0~6  = CARRY(( debounce_counter0[1] ) + ( GND ) + ( \Add0~38  ))

	.dataa(!debounce_counter0[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N5
dffeas \debounce_counter0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[1] .is_wysiwyg = "true";
defparam \debounce_counter0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N6
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( debounce_counter0[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~14  = CARRY(( debounce_counter0[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!debounce_counter0[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N8
dffeas \debounce_counter0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[2] .is_wysiwyg = "true";
defparam \debounce_counter0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N9
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( debounce_counter0[3] ) + ( GND ) + ( \Add0~14  ))
// \Add0~46  = CARRY(( debounce_counter0[3] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N11
dffeas \debounce_counter0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[3] .is_wysiwyg = "true";
defparam \debounce_counter0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N12
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( debounce_counter0[4] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( debounce_counter0[4] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!debounce_counter0[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N14
dffeas \debounce_counter0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[4] .is_wysiwyg = "true";
defparam \debounce_counter0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( debounce_counter0[5] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( debounce_counter0[5] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N17
dffeas \debounce_counter0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[5] .is_wysiwyg = "true";
defparam \debounce_counter0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N18
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( debounce_counter0[6] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( debounce_counter0[6] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N19
dffeas \debounce_counter0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[6] .is_wysiwyg = "true";
defparam \debounce_counter0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N21
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( debounce_counter0[7] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( debounce_counter0[7] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N22
dffeas \debounce_counter0[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[7] .is_wysiwyg = "true";
defparam \debounce_counter0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( debounce_counter0[8] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( debounce_counter0[8] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N26
dffeas \debounce_counter0[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[8] .is_wysiwyg = "true";
defparam \debounce_counter0[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( debounce_counter0[9] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( debounce_counter0[9] ) + ( GND ) + ( \Add0~66  ))

	.dataa(!debounce_counter0[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N29
dffeas \debounce_counter0[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[9] .is_wysiwyg = "true";
defparam \debounce_counter0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N30
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( debounce_counter0[10] ) + ( GND ) + ( \Add0~70  ))
// \Add0~10  = CARRY(( debounce_counter0[10] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(!debounce_counter0[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N32
dffeas \debounce_counter0[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[10] .is_wysiwyg = "true";
defparam \debounce_counter0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N33
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( debounce_counter0[11] ) + ( GND ) + ( \Add0~10  ))
// \Add0~74  = CARRY(( debounce_counter0[11] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!debounce_counter0[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N35
dffeas \debounce_counter0[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[11] .is_wysiwyg = "true";
defparam \debounce_counter0[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N36
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( debounce_counter0[12] ) + ( GND ) + ( \Add0~74  ))
// \Add0~42  = CARRY(( debounce_counter0[12] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N38
dffeas \debounce_counter0[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[12] .is_wysiwyg = "true";
defparam \debounce_counter0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \key0_stable~2 (
// Equation(s):
// \key0_stable~2_combout  = ( !debounce_counter0[12] & ( !debounce_counter0[4] & ( (debounce_counter0[5] & (!debounce_counter0[3] & (!\key0_sync2~q  $ (!\key0_stable~q )))) ) ) )

	.dataa(!debounce_counter0[5]),
	.datab(!\key0_sync2~q ),
	.datac(!debounce_counter0[3]),
	.datad(!\key0_stable~q ),
	.datae(!debounce_counter0[12]),
	.dataf(!debounce_counter0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_stable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_stable~2 .extended_lut = "off";
defparam \key0_stable~2 .lut_mask = 64'h1040000000000000;
defparam \key0_stable~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N39
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( debounce_counter0[13] ) + ( GND ) + ( \Add0~42  ))
// \Add0~18  = CARRY(( debounce_counter0[13] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N40
dffeas \debounce_counter0[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[13] .is_wysiwyg = "true";
defparam \debounce_counter0[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( debounce_counter0[14] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( debounce_counter0[14] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!debounce_counter0[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N44
dffeas \debounce_counter0[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[14] .is_wysiwyg = "true";
defparam \debounce_counter0[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N45
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( debounce_counter0[15] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( debounce_counter0[15] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N47
dffeas \debounce_counter0[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[15] .is_wysiwyg = "true";
defparam \debounce_counter0[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N48
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( debounce_counter0[16] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( debounce_counter0[16] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!debounce_counter0[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N49
dffeas \debounce_counter0[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[16] .is_wysiwyg = "true";
defparam \debounce_counter0[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N51
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( debounce_counter0[17] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( debounce_counter0[17] ) + ( GND ) + ( \Add0~30  ))

	.dataa(!debounce_counter0[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N53
dffeas \debounce_counter0[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[17] .is_wysiwyg = "true";
defparam \debounce_counter0[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \key0_stable~1 (
// Equation(s):
// \key0_stable~1_combout  = ( !debounce_counter0[0] & ( debounce_counter0[16] & ( (debounce_counter0[15] & (debounce_counter0[13] & (!debounce_counter0[14] & debounce_counter0[17]))) ) ) )

	.dataa(!debounce_counter0[15]),
	.datab(!debounce_counter0[13]),
	.datac(!debounce_counter0[14]),
	.datad(!debounce_counter0[17]),
	.datae(!debounce_counter0[0]),
	.dataf(!debounce_counter0[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_stable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_stable~1 .extended_lut = "off";
defparam \key0_stable~1 .lut_mask = 64'h0000000000100000;
defparam \key0_stable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N54
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( debounce_counter0[18] ) + ( GND ) + ( \Add0~34  ))
// \Add0~2  = CARRY(( debounce_counter0[18] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!debounce_counter0[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N55
dffeas \debounce_counter0[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[18] .is_wysiwyg = "true";
defparam \debounce_counter0[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \key0_stable~0 (
// Equation(s):
// \key0_stable~0_combout  = ( !debounce_counter0[2] & ( (!debounce_counter0[10] & (!debounce_counter0[1] & debounce_counter0[18])) ) )

	.dataa(!debounce_counter0[10]),
	.datab(!debounce_counter0[1]),
	.datac(!debounce_counter0[18]),
	.datad(gnd),
	.datae(!debounce_counter0[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_stable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_stable~0 .extended_lut = "off";
defparam \key0_stable~0 .lut_mask = 64'h0808000008080000;
defparam \key0_stable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N57
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( debounce_counter0[19] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter0[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N59
dffeas \debounce_counter0[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter0[19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter0[19] .is_wysiwyg = "true";
defparam \debounce_counter0[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \key0_stable~3 (
// Equation(s):
// \key0_stable~3_combout  = ( !debounce_counter0[19] & ( !debounce_counter0[11] & ( (!debounce_counter0[6] & (debounce_counter0[8] & (!debounce_counter0[9] & !debounce_counter0[7]))) ) ) )

	.dataa(!debounce_counter0[6]),
	.datab(!debounce_counter0[8]),
	.datac(!debounce_counter0[9]),
	.datad(!debounce_counter0[7]),
	.datae(!debounce_counter0[19]),
	.dataf(!debounce_counter0[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_stable~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_stable~3 .extended_lut = "off";
defparam \key0_stable~3 .lut_mask = 64'h2000000000000000;
defparam \key0_stable~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \key0_stable~4 (
// Equation(s):
// \key0_stable~4_combout  = ( \key0_stable~q  & ( \key0_stable~3_combout  & ( (!\key0_stable~2_combout ) # ((!\key0_stable~1_combout ) # ((!\key0_stable~0_combout ) # (\key0_sync2~q ))) ) ) ) # ( !\key0_stable~q  & ( \key0_stable~3_combout  & ( 
// (\key0_stable~2_combout  & (\key0_stable~1_combout  & (\key0_stable~0_combout  & \key0_sync2~q ))) ) ) ) # ( \key0_stable~q  & ( !\key0_stable~3_combout  ) )

	.dataa(!\key0_stable~2_combout ),
	.datab(!\key0_stable~1_combout ),
	.datac(!\key0_stable~0_combout ),
	.datad(!\key0_sync2~q ),
	.datae(!\key0_stable~q ),
	.dataf(!\key0_stable~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_stable~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_stable~4 .extended_lut = "off";
defparam \key0_stable~4 .lut_mask = 64'h0000FFFF0001FEFF;
defparam \key0_stable~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N13
dffeas \key0_stable~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\key0_stable~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_stable~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key0_stable~DUPLICATE .is_wysiwyg = "true";
defparam \key0_stable~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N4
dffeas \key0_prev~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key0_stable~DUPLICATE_q ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_prev~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key0_prev~DUPLICATE .is_wysiwyg = "true";
defparam \key0_prev~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( display_address[0] ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( display_address[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!display_address[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N5
dffeas key0_prev(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key0_stable~DUPLICATE_q ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam key0_prev.is_wysiwyg = "true";
defparam key0_prev.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \key1_sync1~0 (
// Equation(s):
// \key1_sync1~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key1_sync1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key1_sync1~0 .extended_lut = "off";
defparam \key1_sync1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \key1_sync1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N2
dffeas key1_sync1(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\key1_sync1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key1_sync1~q ),
	.prn(vcc));
// synopsys translate_off
defparam key1_sync1.is_wysiwyg = "true";
defparam key1_sync1.power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N53
dffeas key1_sync2(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key1_sync1~q ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key1_sync2~q ),
	.prn(vcc));
// synopsys translate_off
defparam key1_sync2.is_wysiwyg = "true";
defparam key1_sync2.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( debounce_counter1[0] ) + ( VCC ) + ( !VCC ))
// \Add1~54  = CARRY(( debounce_counter1[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter1[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N50
dffeas key1_stable(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\key1_stable~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key1_stable~q ),
	.prn(vcc));
// synopsys translate_off
defparam key1_stable.is_wysiwyg = "true";
defparam key1_stable.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = ( \key1_sync2~q  & ( \key1_stable~q  ) ) # ( !\key1_sync2~q  & ( !\key1_stable~q  ) )

	.dataa(!\key1_stable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key1_sync2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always4~0 .extended_lut = "off";
defparam \always4~0 .lut_mask = 64'hAAAAAAAA55555555;
defparam \always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \debounce_counter1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[0] .is_wysiwyg = "true";
defparam \debounce_counter1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( debounce_counter1[1] ) + ( GND ) + ( \Add1~54  ))
// \Add1~14  = CARRY(( debounce_counter1[1] ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter1[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N4
dffeas \debounce_counter1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[1] .is_wysiwyg = "true";
defparam \debounce_counter1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( debounce_counter1[2] ) + ( GND ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( debounce_counter1[2] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter1[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N7
dffeas \debounce_counter1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[2] .is_wysiwyg = "true";
defparam \debounce_counter1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( debounce_counter1[3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( debounce_counter1[3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(!debounce_counter1[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N10
dffeas \debounce_counter1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[3] .is_wysiwyg = "true";
defparam \debounce_counter1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( debounce_counter1[4] ) + ( GND ) + ( \Add1~6  ))
// \Add1~46  = CARRY(( debounce_counter1[4] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!debounce_counter1[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N13
dffeas \debounce_counter1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[4] .is_wysiwyg = "true";
defparam \debounce_counter1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( debounce_counter1[5] ) + ( GND ) + ( \Add1~46  ))
// \Add1~2  = CARRY(( debounce_counter1[5] ) + ( GND ) + ( \Add1~46  ))

	.dataa(!debounce_counter1[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N16
dffeas \debounce_counter1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[5] .is_wysiwyg = "true";
defparam \debounce_counter1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( debounce_counter1[6] ) + ( GND ) + ( \Add1~2  ))
// \Add1~38  = CARRY(( debounce_counter1[6] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter1[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N20
dffeas \debounce_counter1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[6] .is_wysiwyg = "true";
defparam \debounce_counter1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( debounce_counter1[7] ) + ( GND ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( debounce_counter1[7] ) + ( GND ) + ( \Add1~38  ))

	.dataa(!debounce_counter1[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \debounce_counter1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[7] .is_wysiwyg = "true";
defparam \debounce_counter1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( debounce_counter1[8] ) + ( GND ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( debounce_counter1[8] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter1[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N26
dffeas \debounce_counter1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[8] .is_wysiwyg = "true";
defparam \debounce_counter1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( debounce_counter1[9] ) + ( GND ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( debounce_counter1[9] ) + ( GND ) + ( \Add1~30  ))

	.dataa(!debounce_counter1[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N29
dffeas \debounce_counter1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[9] .is_wysiwyg = "true";
defparam \debounce_counter1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( debounce_counter1[10] ) + ( GND ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( debounce_counter1[10] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(!debounce_counter1[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N32
dffeas \debounce_counter1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[10] .is_wysiwyg = "true";
defparam \debounce_counter1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( debounce_counter1[11] ) + ( GND ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( debounce_counter1[11] ) + ( GND ) + ( \Add1~22  ))

	.dataa(!debounce_counter1[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N35
dffeas \debounce_counter1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[11] .is_wysiwyg = "true";
defparam \debounce_counter1[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \key1_stable~1 (
// Equation(s):
// \key1_stable~1_combout  = ( !debounce_counter1[9] & ( !debounce_counter1[10] & ( (!debounce_counter1[7] & (!debounce_counter1[6] & (!debounce_counter1[11] & debounce_counter1[8]))) ) ) )

	.dataa(!debounce_counter1[7]),
	.datab(!debounce_counter1[6]),
	.datac(!debounce_counter1[11]),
	.datad(!debounce_counter1[8]),
	.datae(!debounce_counter1[9]),
	.dataf(!debounce_counter1[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key1_stable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key1_stable~1 .extended_lut = "off";
defparam \key1_stable~1 .lut_mask = 64'h0080000000000000;
defparam \key1_stable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( debounce_counter1[12] ) + ( GND ) + ( \Add1~18  ))
// \Add1~78  = CARRY(( debounce_counter1[12] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!debounce_counter1[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N37
dffeas \debounce_counter1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[12] .is_wysiwyg = "true";
defparam \debounce_counter1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( debounce_counter1[13] ) + ( GND ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( debounce_counter1[13] ) + ( GND ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter1[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \debounce_counter1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[13] .is_wysiwyg = "true";
defparam \debounce_counter1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( debounce_counter1[14] ) + ( GND ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( debounce_counter1[14] ) + ( GND ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!debounce_counter1[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N43
dffeas \debounce_counter1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[14] .is_wysiwyg = "true";
defparam \debounce_counter1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( debounce_counter1[15] ) + ( GND ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( debounce_counter1[15] ) + ( GND ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!debounce_counter1[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N47
dffeas \debounce_counter1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[15] .is_wysiwyg = "true";
defparam \debounce_counter1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( debounce_counter1[16] ) + ( GND ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( debounce_counter1[16] ) + ( GND ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!debounce_counter1[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N49
dffeas \debounce_counter1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[16] .is_wysiwyg = "true";
defparam \debounce_counter1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( debounce_counter1[17] ) + ( GND ) + ( \Add1~62  ))
// \Add1~42  = CARRY(( debounce_counter1[17] ) + ( GND ) + ( \Add1~62  ))

	.dataa(!debounce_counter1[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N53
dffeas \debounce_counter1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[17] .is_wysiwyg = "true";
defparam \debounce_counter1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( debounce_counter1[18] ) + ( GND ) + ( \Add1~42  ))
// \Add1~50  = CARRY(( debounce_counter1[18] ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!debounce_counter1[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N55
dffeas \debounce_counter1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[18] .is_wysiwyg = "true";
defparam \debounce_counter1[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \key1_stable~2 (
// Equation(s):
// \key1_stable~2_combout  = ( !debounce_counter1[0] & ( \key1_stable~q  & ( (debounce_counter1[17] & (!debounce_counter1[4] & (!\key1_sync2~q  & debounce_counter1[18]))) ) ) ) # ( !debounce_counter1[0] & ( !\key1_stable~q  & ( (debounce_counter1[17] & 
// (!debounce_counter1[4] & (\key1_sync2~q  & debounce_counter1[18]))) ) ) )

	.dataa(!debounce_counter1[17]),
	.datab(!debounce_counter1[4]),
	.datac(!\key1_sync2~q ),
	.datad(!debounce_counter1[18]),
	.datae(!debounce_counter1[0]),
	.dataf(!\key1_stable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key1_stable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key1_stable~2 .extended_lut = "off";
defparam \key1_stable~2 .lut_mask = 64'h0004000000400000;
defparam \key1_stable~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \key1_stable~0 (
// Equation(s):
// \key1_stable~0_combout  = ( debounce_counter1[5] & ( (!debounce_counter1[1] & (!debounce_counter1[2] & !debounce_counter1[3])) ) )

	.dataa(!debounce_counter1[1]),
	.datab(!debounce_counter1[2]),
	.datac(gnd),
	.datad(!debounce_counter1[3]),
	.datae(!debounce_counter1[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key1_stable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key1_stable~0 .extended_lut = "off";
defparam \key1_stable~0 .lut_mask = 64'h0000880000008800;
defparam \key1_stable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N57
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( debounce_counter1[19] ) + ( GND ) + ( \Add1~50  ))

	.dataa(!debounce_counter1[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N58
dffeas \debounce_counter1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(\always4~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debounce_counter1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_counter1[19] .is_wysiwyg = "true";
defparam \debounce_counter1[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \key1_stable~3 (
// Equation(s):
// \key1_stable~3_combout  = ( !debounce_counter1[19] & ( debounce_counter1[15] & ( (!debounce_counter1[14] & (debounce_counter1[16] & (debounce_counter1[13] & !debounce_counter1[12]))) ) ) )

	.dataa(!debounce_counter1[14]),
	.datab(!debounce_counter1[16]),
	.datac(!debounce_counter1[13]),
	.datad(!debounce_counter1[12]),
	.datae(!debounce_counter1[19]),
	.dataf(!debounce_counter1[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key1_stable~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key1_stable~3 .extended_lut = "off";
defparam \key1_stable~3 .lut_mask = 64'h0000000002000000;
defparam \key1_stable~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \key1_stable~4 (
// Equation(s):
// \key1_stable~4_combout  = ( \key1_stable~q  & ( \key1_stable~3_combout  & ( ((!\key1_stable~1_combout ) # ((!\key1_stable~2_combout ) # (!\key1_stable~0_combout ))) # (\key1_sync2~q ) ) ) ) # ( !\key1_stable~q  & ( \key1_stable~3_combout  & ( 
// (\key1_sync2~q  & (\key1_stable~1_combout  & (\key1_stable~2_combout  & \key1_stable~0_combout ))) ) ) ) # ( \key1_stable~q  & ( !\key1_stable~3_combout  ) )

	.dataa(!\key1_sync2~q ),
	.datab(!\key1_stable~1_combout ),
	.datac(!\key1_stable~2_combout ),
	.datad(!\key1_stable~0_combout ),
	.datae(!\key1_stable~q ),
	.dataf(!\key1_stable~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key1_stable~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key1_stable~4 .extended_lut = "off";
defparam \key1_stable~4 .lut_mask = 64'h0000FFFF0001FFFD;
defparam \key1_stable~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \key1_stable~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\key1_stable~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key1_stable~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key1_stable~DUPLICATE .is_wysiwyg = "true";
defparam \key1_stable~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N38
dffeas key1_prev(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key1_stable~DUPLICATE_q ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key1_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam key1_prev.is_wysiwyg = "true";
defparam key1_prev.power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N49
dffeas \display_address[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_address[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[16]~DUPLICATE .is_wysiwyg = "true";
defparam \display_address[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N46
dffeas \display_address[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_address[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[15]~DUPLICATE .is_wysiwyg = "true";
defparam \display_address[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N54
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( display_address[17] & ( (\display_address[16]~DUPLICATE_q  & (display_address[13] & (display_address[14] & \display_address[15]~DUPLICATE_q ))) ) )

	.dataa(!\display_address[16]~DUPLICATE_q ),
	.datab(!display_address[13]),
	.datac(!display_address[14]),
	.datad(!\display_address[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!display_address[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h0000000000010001;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N54
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( display_address[11] & ( (display_address[10] & (display_address[9] & (display_address[8] & display_address[7]))) ) )

	.dataa(!display_address[10]),
	.datab(!display_address[9]),
	.datac(!display_address[8]),
	.datad(!display_address[7]),
	.datae(gnd),
	.dataf(!display_address[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h0000000000010001;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N30
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( display_address[2] & ( (display_address[3] & (display_address[4] & (display_address[5] & display_address[1]))) ) )

	.dataa(!display_address[3]),
	.datab(!display_address[4]),
	.datac(!display_address[5]),
	.datad(!display_address[1]),
	.datae(gnd),
	.dataf(!display_address[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N37
dffeas \display_address[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_address[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[12]~DUPLICATE .is_wysiwyg = "true";
defparam \display_address[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N42
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( display_address[6] & ( \display_address[12]~DUPLICATE_q  & ( (display_address[0] & (\LessThan0~1_combout  & (\LessThan0~2_combout  & \LessThan0~0_combout ))) ) ) )

	.dataa(!display_address[0]),
	.datab(!\LessThan0~1_combout ),
	.datac(!\LessThan0~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!display_address[6]),
	.dataf(!\display_address[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000000000000001;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N57
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( !display_address[14] & ( (!\display_address[16]~DUPLICATE_q  & (!display_address[13] & (!display_address[17] & !\display_address[15]~DUPLICATE_q ))) ) )

	.dataa(!\display_address[16]~DUPLICATE_q ),
	.datab(!display_address[13]),
	.datac(!display_address[17]),
	.datad(!\display_address[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!display_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N25
dffeas \display_address[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_address[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[8]~DUPLICATE .is_wysiwyg = "true";
defparam \display_address[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N57
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( !display_address[11] & ( (!display_address[10] & (!display_address[9] & (!\display_address[8]~DUPLICATE_q  & !display_address[7]))) ) )

	.dataa(!display_address[10]),
	.datab(!display_address[9]),
	.datac(!\display_address[8]~DUPLICATE_q ),
	.datad(!display_address[7]),
	.datae(gnd),
	.dataf(!display_address[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h8000800000000000;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N51
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( !display_address[3] & ( (!display_address[1] & (!display_address[4] & (!display_address[2] & !display_address[5]))) ) )

	.dataa(!display_address[1]),
	.datab(!display_address[4]),
	.datac(!display_address[2]),
	.datad(!display_address[5]),
	.datae(gnd),
	.dataf(!display_address[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N18
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( !display_address[6] & ( \LessThan1~0_combout  & ( (!display_address[0] & (\LessThan1~1_combout  & (!\display_address[12]~DUPLICATE_q  & \LessThan1~2_combout ))) ) ) )

	.dataa(!display_address[0]),
	.datab(!\LessThan1~1_combout ),
	.datac(!\display_address[12]~DUPLICATE_q ),
	.datad(!\LessThan1~2_combout ),
	.datae(!display_address[6]),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0000000000200000;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N36
cyclonev_lcell_comb \display_address~0 (
// Equation(s):
// \display_address~0_combout  = ( \key1_stable~DUPLICATE_q  & ( \LessThan1~3_combout  & ( (!\key0_prev~q  & (\key0_stable~DUPLICATE_q  & !\LessThan0~3_combout )) ) ) ) # ( !\key1_stable~DUPLICATE_q  & ( \LessThan1~3_combout  & ( (!\key0_prev~q  & 
// (\key0_stable~DUPLICATE_q  & !\LessThan0~3_combout )) ) ) ) # ( \key1_stable~DUPLICATE_q  & ( !\LessThan1~3_combout  & ( (!\key0_prev~q  & ((!\key0_stable~DUPLICATE_q  & (!\key1_prev~q )) # (\key0_stable~DUPLICATE_q  & ((!\LessThan0~3_combout ))))) # 
// (\key0_prev~q  & (((!\key1_prev~q )))) ) ) ) # ( !\key1_stable~DUPLICATE_q  & ( !\LessThan1~3_combout  & ( (!\key0_prev~q  & (\key0_stable~DUPLICATE_q  & !\LessThan0~3_combout )) ) ) )

	.dataa(!\key0_prev~q ),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!\key1_prev~q ),
	.datad(!\LessThan0~3_combout ),
	.datae(!\key1_stable~DUPLICATE_q ),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_address~0 .extended_lut = "off";
defparam \display_address~0 .lut_mask = 64'h2200F2D022002200;
defparam \display_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N1
dffeas \display_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[0] .is_wysiwyg = "true";
defparam \display_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( display_address[1] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( display_address[1] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~2  ))

	.dataa(!display_address[1]),
	.datab(!\key0_prev~DUPLICATE_q ),
	.datac(!\key0_stable~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h00000C0C00005555;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N5
dffeas \display_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[1] .is_wysiwyg = "true";
defparam \display_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( display_address[2] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( display_address[2] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N7
dffeas \display_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[2] .is_wysiwyg = "true";
defparam \display_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( display_address[3] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( display_address[3] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N11
dffeas \display_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[3] .is_wysiwyg = "true";
defparam \display_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( display_address[4] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( display_address[4] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N13
dffeas \display_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[4] .is_wysiwyg = "true";
defparam \display_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( display_address[5] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( display_address[5] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N16
dffeas \display_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[5] .is_wysiwyg = "true";
defparam \display_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( display_address[6] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( display_address[6] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N19
dffeas \display_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[6] .is_wysiwyg = "true";
defparam \display_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( display_address[7] ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( display_address[7] ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!\key0_prev~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!display_address[7]),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF000000CFCF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N22
dffeas \display_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[7] .is_wysiwyg = "true";
defparam \display_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( display_address[8] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( display_address[8] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N26
dffeas \display_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[8] .is_wysiwyg = "true";
defparam \display_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N27
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( display_address[9] ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( display_address[9] ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!\key0_prev~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!display_address[9]),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FF000000CFCF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N28
dffeas \display_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[9] .is_wysiwyg = "true";
defparam \display_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N30
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( display_address[10] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( display_address[10] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N31
dffeas \display_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[10] .is_wysiwyg = "true";
defparam \display_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N33
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( display_address[11] ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( display_address[11] ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!\key0_prev~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!display_address[11]),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FF000000CFCF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N35
dffeas \display_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[11] .is_wysiwyg = "true";
defparam \display_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N36
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( display_address[12] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( display_address[12] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N38
dffeas \display_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[12] .is_wysiwyg = "true";
defparam \display_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N39
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( display_address[13] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( display_address[13] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N40
dffeas \display_address[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[13] .is_wysiwyg = "true";
defparam \display_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N42
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( display_address[14] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( display_address[14] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(gnd),
	.datad(!display_address[14]),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h00003300000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N43
dffeas \display_address[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[14] .is_wysiwyg = "true";
defparam \display_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N45
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( display_address[15] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( display_address[15] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N47
dffeas \display_address[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[15]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[15] .is_wysiwyg = "true";
defparam \display_address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N48
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( display_address[16] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~62  ))
// \Add2~70  = CARRY(( display_address[16] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N50
dffeas \display_address[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[16]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[16] .is_wysiwyg = "true";
defparam \display_address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N51
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( display_address[17] ) + ( (!\key0_stable~DUPLICATE_q ) # (\key0_prev~DUPLICATE_q ) ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(!\key0_stable~DUPLICATE_q ),
	.datac(!display_address[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000330000000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N52
dffeas \display_address[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_address[17]),
	.prn(vcc));
// synopsys translate_off
defparam \display_address[17] .is_wysiwyg = "true";
defparam \display_address[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \u_vjtag_interface|always5~0 (
// Equation(s):
// \u_vjtag_interface|always5~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|always5~0 .extended_lut = "off";
defparam \u_vjtag_interface|always5~0 .lut_mask = 64'h0000000000040004;
defparam \u_vjtag_interface|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N53
dffeas \u_vjtag_interface|addr_out[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[17] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \jtag_addr_meta[17]~feeder (
// Equation(s):
// \jtag_addr_meta[17]~feeder_combout  = ( \u_vjtag_interface|addr_out [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|addr_out [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_meta[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_meta[17]~feeder .extended_lut = "off";
defparam \jtag_addr_meta[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_meta[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N8
dffeas \jtag_addr_meta[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_meta[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[17]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[17] .is_wysiwyg = "true";
defparam \jtag_addr_meta[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \jtag_addr_sync[17]~feeder (
// Equation(s):
// \jtag_addr_sync[17]~feeder_combout  = ( jtag_addr_meta[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_addr_meta[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_sync[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_sync[17]~feeder .extended_lut = "off";
defparam \jtag_addr_sync[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_sync[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N1
dffeas \jtag_addr_sync[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_sync[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[17]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[17] .is_wysiwyg = "true";
defparam \jtag_addr_sync[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \jtag_state.SET_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_state~20_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_state.SET_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_state.SET_ADDR .is_wysiwyg = "true";
defparam \jtag_state.SET_ADDR .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N2
dffeas \jtag_state.WAIT_SET_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_state.SET_ADDR~q ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_state.WAIT_SET_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_state.WAIT_SET_ADDR .is_wysiwyg = "true";
defparam \jtag_state.WAIT_SET_ADDR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \ir_in_meta[0]~feeder (
// Equation(s):
// \ir_in_meta[0]~feeder_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ir_in_meta[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ir_in_meta[0]~feeder .extended_lut = "off";
defparam \ir_in_meta[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ir_in_meta[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \ir_in_meta[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ir_in_meta[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ir_in_meta[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_in_meta[0] .is_wysiwyg = "true";
defparam \ir_in_meta[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \ir_in_sync[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(ir_in_meta[0]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_in_sync[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir_in_sync[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ir_in_sync[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \jtag_state~22 (
// Equation(s):
// \jtag_state~22_combout  = ( !\ir_in_sync[0]~DUPLICATE_q  & ( (ir_in_sync[1] & !\jtag_state.IDLE~q ) ) )

	.dataa(!ir_in_sync[1]),
	.datab(!\jtag_state.IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ir_in_sync[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_state~22 .extended_lut = "off";
defparam \jtag_state~22 .lut_mask = 64'h4444444400000000;
defparam \jtag_state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \jtag_state.READ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_state~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_state.READ .is_wysiwyg = "true";
defparam \jtag_state.READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \jtag_state.WAIT_READ~feeder (
// Equation(s):
// \jtag_state.WAIT_READ~feeder_combout  = ( \jtag_state.READ~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_state.READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_state.WAIT_READ~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_state.WAIT_READ~feeder .extended_lut = "off";
defparam \jtag_state.WAIT_READ~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_state.WAIT_READ~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N26
dffeas \jtag_state.WAIT_READ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_state.WAIT_READ~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_state.WAIT_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_state.WAIT_READ .is_wysiwyg = "true";
defparam \jtag_state.WAIT_READ .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \ir_in_sync[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(ir_in_meta[0]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ir_in_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_in_sync[0] .is_wysiwyg = "true";
defparam \ir_in_sync[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \jtag_state.IDLE~q  & ( !\jtag_state.WAIT_WRITE~q  & ( (!\jtag_state.WAIT_SET_ADDR~q  & !\jtag_state.WAIT_READ~q ) ) ) ) # ( !\jtag_state.IDLE~q  & ( !\jtag_state.WAIT_WRITE~q  & ( (!\jtag_state.WAIT_SET_ADDR~q  & 
// (!\jtag_state.WAIT_READ~q  & ((ir_in_sync[0]) # (ir_in_sync[1])))) ) ) )

	.dataa(!\jtag_state.WAIT_SET_ADDR~q ),
	.datab(!\jtag_state.WAIT_READ~q ),
	.datac(!ir_in_sync[1]),
	.datad(!ir_in_sync[0]),
	.datae(!\jtag_state.IDLE~q ),
	.dataf(!\jtag_state.WAIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0888888800000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N37
dffeas \jtag_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_state.IDLE .is_wysiwyg = "true";
defparam \jtag_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \jtag_state~20 (
// Equation(s):
// \jtag_state~20_combout  = ( \ir_in_sync[0]~DUPLICATE_q  & ( (ir_in_sync[1] & !\jtag_state.IDLE~q ) ) )

	.dataa(!ir_in_sync[1]),
	.datab(!\jtag_state.IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ir_in_sync[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_state~20 .extended_lut = "off";
defparam \jtag_state~20 .lut_mask = 64'h0000000044444444;
defparam \jtag_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N53
dffeas \ram_addr_jtag_internal[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[17]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr_jtag_internal[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr_jtag_internal[17] .is_wysiwyg = "true";
defparam \ram_addr_jtag_internal[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N0
cyclonev_lcell_comb \mem_addr[17]~0 (
// Equation(s):
// \mem_addr[17]~0_combout  = ( \jtag_state.WAIT_WRITE~q  & ( ram_addr_jtag_internal[17] ) ) # ( !\jtag_state.WAIT_WRITE~q  & ( display_address[17] ) )

	.dataa(gnd),
	.datab(!display_address[17]),
	.datac(!ram_addr_jtag_internal[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_state.WAIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[17]~0 .extended_lut = "off";
defparam \mem_addr[17]~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \mem_addr[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N56
dffeas \u_memory|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_addr[17]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \u_vjtag_interface|addr_out[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[16] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N46
dffeas \jtag_addr_meta[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [16]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[16]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[16] .is_wysiwyg = "true";
defparam \jtag_addr_meta[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N35
dffeas \jtag_addr_sync[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[16]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[16]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[16] .is_wysiwyg = "true";
defparam \jtag_addr_sync[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N50
dffeas \ram_addr_jtag_internal[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[16]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr_jtag_internal[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr_jtag_internal[16] .is_wysiwyg = "true";
defparam \ram_addr_jtag_internal[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N57
cyclonev_lcell_comb \mem_addr[16]~2 (
// Equation(s):
// \mem_addr[16]~2_combout  = ( \display_address[16]~DUPLICATE_q  & ( ram_addr_jtag_internal[16] ) ) # ( !\display_address[16]~DUPLICATE_q  & ( ram_addr_jtag_internal[16] & ( \jtag_state.WAIT_WRITE~q  ) ) ) # ( \display_address[16]~DUPLICATE_q  & ( 
// !ram_addr_jtag_internal[16] & ( !\jtag_state.WAIT_WRITE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_state.WAIT_WRITE~q ),
	.datad(gnd),
	.datae(!\display_address[16]~DUPLICATE_q ),
	.dataf(!ram_addr_jtag_internal[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[16]~2 .extended_lut = "off";
defparam \mem_addr[16]~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_addr[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N59
dffeas \u_memory|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\mem_addr[16]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \u_vjtag_interface|addr_out[15]~feeder (
// Equation(s):
// \u_vjtag_interface|addr_out[15]~feeder_combout  = \u_vjtag_interface|DR_ADDR [15]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR_ADDR [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|addr_out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[15]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|addr_out[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|addr_out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \u_vjtag_interface|addr_out[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|addr_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[15] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N43
dffeas \jtag_addr_meta[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [15]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[15]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[15] .is_wysiwyg = "true";
defparam \jtag_addr_meta[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N46
dffeas \jtag_addr_sync[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[15]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[15]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[15] .is_wysiwyg = "true";
defparam \jtag_addr_sync[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N11
dffeas \jtag_display_addr_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[15]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[15] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N36
cyclonev_lcell_comb \mem_addr[15]~16 (
// Equation(s):
// \mem_addr[15]~16_combout  = ( jtag_display_addr_reg[15] & ( (\display_address[15]~DUPLICATE_q ) # (\jtag_state.WAIT_WRITE~q ) ) ) # ( !jtag_display_addr_reg[15] & ( (!\jtag_state.WAIT_WRITE~q  & \display_address[15]~DUPLICATE_q ) ) )

	.dataa(!\jtag_state.WAIT_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display_address[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!jtag_display_addr_reg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[15]~16 .extended_lut = "off";
defparam \mem_addr[15]~16 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mem_addr[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N38
dffeas \u_memory|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\mem_addr[15]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  = ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N41
dffeas \u_vjtag_interface|addr_out[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[13] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \jtag_addr_meta[13]~feeder (
// Equation(s):
// \jtag_addr_meta[13]~feeder_combout  = ( \u_vjtag_interface|addr_out [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|addr_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_meta[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_meta[13]~feeder .extended_lut = "off";
defparam \jtag_addr_meta[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_meta[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \jtag_addr_meta[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_meta[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[13]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[13] .is_wysiwyg = "true";
defparam \jtag_addr_meta[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N34
dffeas \jtag_addr_sync[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[13]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[13]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[13] .is_wysiwyg = "true";
defparam \jtag_addr_sync[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N8
dffeas \jtag_display_addr_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[13]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[13] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N39
cyclonev_lcell_comb \mem_addr[13]~17 (
// Equation(s):
// \mem_addr[13]~17_combout  = ( jtag_display_addr_reg[13] & ( (display_address[13]) # (\jtag_state.WAIT_WRITE~q ) ) ) # ( !jtag_display_addr_reg[13] & ( (!\jtag_state.WAIT_WRITE~q  & display_address[13]) ) )

	.dataa(!\jtag_state.WAIT_WRITE~q ),
	.datab(gnd),
	.datac(!display_address[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_display_addr_reg[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[13]~17 .extended_lut = "off";
defparam \mem_addr[13]~17 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \mem_addr[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N41
dffeas \u_memory|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\mem_addr[13]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N7
dffeas \u_vjtag_interface|addr_out[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[14] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \jtag_addr_meta[14]~feeder (
// Equation(s):
// \jtag_addr_meta[14]~feeder_combout  = ( \u_vjtag_interface|addr_out [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|addr_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_meta[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_meta[14]~feeder .extended_lut = "off";
defparam \jtag_addr_meta[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_meta[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N43
dffeas \jtag_addr_meta[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_meta[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[14]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[14] .is_wysiwyg = "true";
defparam \jtag_addr_meta[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N46
dffeas \jtag_addr_sync[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[14]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[14]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[14] .is_wysiwyg = "true";
defparam \jtag_addr_sync[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N25
dffeas \jtag_display_addr_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[14]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[14] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N12
cyclonev_lcell_comb \mem_addr[14]~1 (
// Equation(s):
// \mem_addr[14]~1_combout  = ( display_address[14] & ( (!\jtag_state.WAIT_WRITE~q ) # (jtag_display_addr_reg[14]) ) ) # ( !display_address[14] & ( (jtag_display_addr_reg[14] & \jtag_state.WAIT_WRITE~q ) ) )

	.dataa(gnd),
	.datab(!jtag_display_addr_reg[14]),
	.datac(!\jtag_state.WAIT_WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!display_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[14]~1 .extended_lut = "off";
defparam \mem_addr[14]~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \mem_addr[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N21
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout  = ( ram_addr_jtag_internal[17] & ( (ram_addr_jtag_internal[16] & \jtag_state.WAIT_WRITE~q ) ) )

	.dataa(!ram_addr_jtag_internal[16]),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ram_addr_jtag_internal[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0 .lut_mask = 64'h0000000011111111;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N27
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout  & ( (!\mem_addr[13]~17_combout  & (!\mem_addr[14]~1_combout  & \mem_addr[15]~16_combout )) ) )

	.dataa(!\mem_addr[13]~17_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\mem_addr[15]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w[3] .lut_mask = 64'h0000000008080808;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3] = ( \mem_addr[15]~16_combout  & ( \mem_addr[17]~0_combout  & ( (!\mem_addr[13]~17_combout  & (!\mem_addr[14]~1_combout  & \mem_addr[16]~2_combout )) ) ) )

	.dataa(!\mem_addr[13]~17_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(gnd),
	.datae(!\mem_addr[15]~16_combout ),
	.dataf(!\mem_addr[17]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3] .lut_mask = 64'h0000000000000808;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \jtag_display_data[0]~feeder (
// Equation(s):
// \jtag_display_data[0]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11_combout 

	.dataa(gnd),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[0]~feeder .extended_lut = "off";
defparam \jtag_display_data[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_display_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \u_vjtag_interface|always1~0 (
// Equation(s):
// \u_vjtag_interface|always1~0_combout  = ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|always1~0 .extended_lut = "off";
defparam \u_vjtag_interface|always1~0 .lut_mask = 64'h0004000400000000;
defparam \u_vjtag_interface|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \u_vjtag_interface|DR1[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[7] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \u_vjtag_interface|DR1[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [7]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[6] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N40
dffeas \u_vjtag_interface|DR1[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [6]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[5] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N37
dffeas \u_vjtag_interface|DR1[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [5]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[4] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N10
dffeas \u_vjtag_interface|DR1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [4]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[3] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \u_vjtag_interface|DR1[2]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[2]~feeder_combout  = ( \u_vjtag_interface|DR1 [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[2]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N7
dffeas \u_vjtag_interface|DR1[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[2] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \u_vjtag_interface|DR1[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [2]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[1] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N34
dffeas \u_vjtag_interface|DR1[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [1]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[0] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \u_vjtag_interface|always4~0 (
// Equation(s):
// \u_vjtag_interface|always4~0_combout  = ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|always4~0 .extended_lut = "off";
defparam \u_vjtag_interface|always4~0 .lut_mask = 64'h0004000400000000;
defparam \u_vjtag_interface|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \u_vjtag_interface|data_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[0] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N28
dffeas \jtag_data_meta[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [0]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_meta[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_meta[0] .is_wysiwyg = "true";
defparam \jtag_data_meta[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \jtag_data_sync[0]~feeder (
// Equation(s):
// \jtag_data_sync[0]~feeder_combout  = ( jtag_data_meta[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_data_meta[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_sync[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_sync[0]~feeder .extended_lut = "off";
defparam \jtag_data_sync[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_sync[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \jtag_data_sync[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_data_sync[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_sync[0] .is_wysiwyg = "true";
defparam \jtag_data_sync[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \jtag_display_data[6]~0 (
// Equation(s):
// \jtag_display_data[6]~0_combout  = ( \jtag_state.WAIT_READ~q  & ( ((!ir_in_sync[1] & \ir_in_sync[0]~DUPLICATE_q )) # (\jtag_state.IDLE~q ) ) ) # ( !\jtag_state.WAIT_READ~q  & ( (!ir_in_sync[1] & (!\jtag_state.IDLE~q  & \ir_in_sync[0]~DUPLICATE_q )) ) )

	.dataa(!ir_in_sync[1]),
	.datab(!\jtag_state.IDLE~q ),
	.datac(!\ir_in_sync[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_state.WAIT_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[6]~0 .extended_lut = "off";
defparam \jtag_display_data[6]~0 .lut_mask = 64'h080808083B3B3B3B;
defparam \jtag_display_data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N14
dffeas \jtag_display_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_display_data[0]~feeder_combout ),
	.asdata(jtag_data_sync[0]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jtag_state.WAIT_READ~q ),
	.ena(\jtag_display_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_data[0] .is_wysiwyg = "true";
defparam \jtag_display_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \u_vjtag_interface|addr_out[0]~feeder (
// Equation(s):
// \u_vjtag_interface|addr_out[0]~feeder_combout  = \u_vjtag_interface|DR_ADDR [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR_ADDR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|addr_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[0]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|addr_out[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|addr_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N41
dffeas \u_vjtag_interface|addr_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|addr_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[0] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N10
dffeas \jtag_addr_meta[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [0]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[0] .is_wysiwyg = "true";
defparam \jtag_addr_meta[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N17
dffeas \jtag_addr_sync[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[0]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[0] .is_wysiwyg = "true";
defparam \jtag_addr_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N26
dffeas \jtag_display_addr_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[0]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[0] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N24
cyclonev_lcell_comb \mem_addr[0]~3 (
// Equation(s):
// \mem_addr[0]~3_combout  = ( \jtag_state.WAIT_WRITE~q  & ( jtag_display_addr_reg[0] ) ) # ( !\jtag_state.WAIT_WRITE~q  & ( display_address[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!display_address[0]),
	.datad(!jtag_display_addr_reg[0]),
	.datae(gnd),
	.dataf(!\jtag_state.WAIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[0]~3 .extended_lut = "off";
defparam \mem_addr[0]~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \u_vjtag_interface|addr_out[1]~feeder (
// Equation(s):
// \u_vjtag_interface|addr_out[1]~feeder_combout  = \u_vjtag_interface|DR_ADDR [1]

	.dataa(!\u_vjtag_interface|DR_ADDR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|addr_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[1]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|addr_out[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|addr_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N16
dffeas \u_vjtag_interface|addr_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|addr_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[1] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \jtag_addr_meta[1]~feeder (
// Equation(s):
// \jtag_addr_meta[1]~feeder_combout  = ( \u_vjtag_interface|addr_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|addr_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_meta[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_meta[1]~feeder .extended_lut = "off";
defparam \jtag_addr_meta[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_meta[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N53
dffeas \jtag_addr_meta[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_meta[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[1] .is_wysiwyg = "true";
defparam \jtag_addr_meta[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \jtag_addr_sync[1]~feeder (
// Equation(s):
// \jtag_addr_sync[1]~feeder_combout  = ( jtag_addr_meta[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_addr_meta[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_sync[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_sync[1]~feeder .extended_lut = "off";
defparam \jtag_addr_sync[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_sync[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \jtag_addr_sync[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[1] .is_wysiwyg = "true";
defparam \jtag_addr_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N50
dffeas \jtag_display_addr_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[1]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[1] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \mem_addr[1]~4 (
// Equation(s):
// \mem_addr[1]~4_combout  = ( \jtag_state.WAIT_WRITE~q  & ( jtag_display_addr_reg[1] ) ) # ( !\jtag_state.WAIT_WRITE~q  & ( display_address[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!display_address[1]),
	.datad(!jtag_display_addr_reg[1]),
	.datae(gnd),
	.dataf(!\jtag_state.WAIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[1]~4 .extended_lut = "off";
defparam \mem_addr[1]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N40
dffeas \u_vjtag_interface|addr_out[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[2] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N11
dffeas \jtag_addr_meta[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [2]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[2] .is_wysiwyg = "true";
defparam \jtag_addr_meta[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \jtag_addr_sync[2]~feeder (
// Equation(s):
// \jtag_addr_sync[2]~feeder_combout  = ( jtag_addr_meta[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_addr_meta[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_sync[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_sync[2]~feeder .extended_lut = "off";
defparam \jtag_addr_sync[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_sync[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N16
dffeas \jtag_addr_sync[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_sync[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[2] .is_wysiwyg = "true";
defparam \jtag_addr_sync[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N52
dffeas \jtag_display_addr_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[2]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[2] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N51
cyclonev_lcell_comb \mem_addr[2]~5 (
// Equation(s):
// \mem_addr[2]~5_combout  = ( display_address[2] & ( (!\jtag_state.WAIT_WRITE~q ) # (jtag_display_addr_reg[2]) ) ) # ( !display_address[2] & ( (\jtag_state.WAIT_WRITE~q  & jtag_display_addr_reg[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_state.WAIT_WRITE~q ),
	.datad(!jtag_display_addr_reg[2]),
	.datae(gnd),
	.dataf(!display_address[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[2]~5 .extended_lut = "off";
defparam \mem_addr[2]~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mem_addr[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \u_vjtag_interface|addr_out[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[3] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N46
dffeas \jtag_addr_meta[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [3]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[3] .is_wysiwyg = "true";
defparam \jtag_addr_meta[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N59
dffeas \jtag_addr_sync[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[3]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[3] .is_wysiwyg = "true";
defparam \jtag_addr_sync[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N35
dffeas \jtag_display_addr_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[3]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[3] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N33
cyclonev_lcell_comb \mem_addr[3]~6 (
// Equation(s):
// \mem_addr[3]~6_combout  = ( \jtag_state.WAIT_WRITE~q  & ( jtag_display_addr_reg[3] ) ) # ( !\jtag_state.WAIT_WRITE~q  & ( display_address[3] ) )

	.dataa(!display_address[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!jtag_display_addr_reg[3]),
	.datae(gnd),
	.dataf(!\jtag_state.WAIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[3]~6 .extended_lut = "off";
defparam \mem_addr[3]~6 .lut_mask = 64'h5555555500FF00FF;
defparam \mem_addr[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \u_vjtag_interface|addr_out[4]~feeder (
// Equation(s):
// \u_vjtag_interface|addr_out[4]~feeder_combout  = \u_vjtag_interface|DR_ADDR [4]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR_ADDR [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|addr_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[4]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|addr_out[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|addr_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N7
dffeas \u_vjtag_interface|addr_out[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|addr_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[4] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N29
dffeas \jtag_addr_meta[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [4]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[4] .is_wysiwyg = "true";
defparam \jtag_addr_meta[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N4
dffeas \jtag_addr_sync[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[4]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[4] .is_wysiwyg = "true";
defparam \jtag_addr_sync[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N35
dffeas \jtag_display_addr_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[4]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[4] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \mem_addr[4]~7 (
// Equation(s):
// \mem_addr[4]~7_combout  = (!\jtag_state.WAIT_WRITE~q  & (display_address[4])) # (\jtag_state.WAIT_WRITE~q  & ((jtag_display_addr_reg[4])))

	.dataa(gnd),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(!display_address[4]),
	.datad(!jtag_display_addr_reg[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[4]~7 .extended_lut = "off";
defparam \mem_addr[4]~7 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \mem_addr[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N22
dffeas \u_vjtag_interface|addr_out[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[5] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N7
dffeas \jtag_addr_meta[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [5]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[5] .is_wysiwyg = "true";
defparam \jtag_addr_meta[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N11
dffeas \jtag_addr_sync[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[5]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[5] .is_wysiwyg = "true";
defparam \jtag_addr_sync[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N32
dffeas \jtag_display_addr_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[5]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[5] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \mem_addr[5]~8 (
// Equation(s):
// \mem_addr[5]~8_combout  = (!\jtag_state.WAIT_WRITE~q  & (display_address[5])) # (\jtag_state.WAIT_WRITE~q  & ((jtag_display_addr_reg[5])))

	.dataa(gnd),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(!display_address[5]),
	.datad(!jtag_display_addr_reg[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[5]~8 .extended_lut = "off";
defparam \mem_addr[5]~8 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \mem_addr[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N55
dffeas \u_vjtag_interface|addr_out[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[6] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N5
dffeas \jtag_addr_meta[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [6]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[6] .is_wysiwyg = "true";
defparam \jtag_addr_meta[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N23
dffeas \jtag_addr_sync[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[6]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[6] .is_wysiwyg = "true";
defparam \jtag_addr_sync[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N38
dffeas \jtag_display_addr_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[6]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[6] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \mem_addr[6]~9 (
// Equation(s):
// \mem_addr[6]~9_combout  = ( \jtag_state.WAIT_WRITE~q  & ( jtag_display_addr_reg[6] ) ) # ( !\jtag_state.WAIT_WRITE~q  & ( display_address[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!display_address[6]),
	.datad(!jtag_display_addr_reg[6]),
	.datae(gnd),
	.dataf(!\jtag_state.WAIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[6]~9 .extended_lut = "off";
defparam \mem_addr[6]~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_addr[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N25
dffeas \u_vjtag_interface|addr_out[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[7] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N55
dffeas \jtag_addr_meta[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [7]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[7] .is_wysiwyg = "true";
defparam \jtag_addr_meta[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N59
dffeas \jtag_addr_sync[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[7]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[7] .is_wysiwyg = "true";
defparam \jtag_addr_sync[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N17
dffeas \jtag_display_addr_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[7]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[7] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N15
cyclonev_lcell_comb \mem_addr[7]~10 (
// Equation(s):
// \mem_addr[7]~10_combout  = ( display_address[7] & ( (!\jtag_state.WAIT_WRITE~q ) # (jtag_display_addr_reg[7]) ) ) # ( !display_address[7] & ( (\jtag_state.WAIT_WRITE~q  & jtag_display_addr_reg[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_state.WAIT_WRITE~q ),
	.datad(!jtag_display_addr_reg[7]),
	.datae(gnd),
	.dataf(!display_address[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[7]~10 .extended_lut = "off";
defparam \mem_addr[7]~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mem_addr[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N56
dffeas \u_vjtag_interface|DR_ADDR[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [9]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR_ADDR[8] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N22
dffeas \u_vjtag_interface|addr_out[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[8] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N0
cyclonev_lcell_comb \jtag_addr_meta[8]~feeder (
// Equation(s):
// \jtag_addr_meta[8]~feeder_combout  = ( \u_vjtag_interface|addr_out [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|addr_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_meta[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_meta[8]~feeder .extended_lut = "off";
defparam \jtag_addr_meta[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_meta[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N1
dffeas \jtag_addr_meta[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_meta[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[8] .is_wysiwyg = "true";
defparam \jtag_addr_meta[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N36
cyclonev_lcell_comb \jtag_addr_sync[8]~feeder (
// Equation(s):
// \jtag_addr_sync[8]~feeder_combout  = ( jtag_addr_meta[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_addr_meta[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_sync[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_sync[8]~feeder .extended_lut = "off";
defparam \jtag_addr_sync[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_sync[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N38
dffeas \jtag_addr_sync[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_sync[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[8] .is_wysiwyg = "true";
defparam \jtag_addr_sync[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N17
dffeas \jtag_display_addr_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[8]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[8] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N15
cyclonev_lcell_comb \mem_addr[8]~11 (
// Equation(s):
// \mem_addr[8]~11_combout  = (!\jtag_state.WAIT_WRITE~q  & (\display_address[8]~DUPLICATE_q )) # (\jtag_state.WAIT_WRITE~q  & ((jtag_display_addr_reg[8])))

	.dataa(!\display_address[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\jtag_state.WAIT_WRITE~q ),
	.datad(!jtag_display_addr_reg[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[8]~11 .extended_lut = "off";
defparam \mem_addr[8]~11 .lut_mask = 64'h505F505F505F505F;
defparam \mem_addr[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N10
dffeas \u_vjtag_interface|addr_out[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[9] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N57
cyclonev_lcell_comb \jtag_addr_meta[9]~feeder (
// Equation(s):
// \jtag_addr_meta[9]~feeder_combout  = ( \u_vjtag_interface|addr_out [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|addr_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_meta[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_meta[9]~feeder .extended_lut = "off";
defparam \jtag_addr_meta[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_meta[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N58
dffeas \jtag_addr_meta[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_meta[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[9] .is_wysiwyg = "true";
defparam \jtag_addr_meta[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N54
cyclonev_lcell_comb \jtag_addr_sync[9]~feeder (
// Equation(s):
// \jtag_addr_sync[9]~feeder_combout  = ( jtag_addr_meta[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_addr_meta[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_sync[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_sync[9]~feeder .extended_lut = "off";
defparam \jtag_addr_sync[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_sync[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N56
dffeas \jtag_addr_sync[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_sync[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[9] .is_wysiwyg = "true";
defparam \jtag_addr_sync[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N47
dffeas \jtag_display_addr_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[9]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[9] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N45
cyclonev_lcell_comb \mem_addr[9]~12 (
// Equation(s):
// \mem_addr[9]~12_combout  = (!\jtag_state.WAIT_WRITE~q  & (display_address[9])) # (\jtag_state.WAIT_WRITE~q  & ((jtag_display_addr_reg[9])))

	.dataa(gnd),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(!display_address[9]),
	.datad(!jtag_display_addr_reg[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[9]~12 .extended_lut = "off";
defparam \mem_addr[9]~12 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \mem_addr[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \u_vjtag_interface|addr_out[10]~feeder (
// Equation(s):
// \u_vjtag_interface|addr_out[10]~feeder_combout  = \u_vjtag_interface|DR_ADDR [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR_ADDR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|addr_out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[10]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|addr_out[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|addr_out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \u_vjtag_interface|addr_out[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|addr_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[10] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N19
dffeas \jtag_addr_meta[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [10]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[10]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[10] .is_wysiwyg = "true";
defparam \jtag_addr_meta[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N35
dffeas \jtag_addr_sync[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[10]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[10]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[10] .is_wysiwyg = "true";
defparam \jtag_addr_sync[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N44
dffeas \jtag_display_addr_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[10]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[10] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N42
cyclonev_lcell_comb \mem_addr[10]~13 (
// Equation(s):
// \mem_addr[10]~13_combout  = ( display_address[10] & ( (!\jtag_state.WAIT_WRITE~q ) # (jtag_display_addr_reg[10]) ) ) # ( !display_address[10] & ( (\jtag_state.WAIT_WRITE~q  & jtag_display_addr_reg[10]) ) )

	.dataa(gnd),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(gnd),
	.datad(!jtag_display_addr_reg[10]),
	.datae(gnd),
	.dataf(!display_address[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[10]~13 .extended_lut = "off";
defparam \mem_addr[10]~13 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mem_addr[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \u_vjtag_interface|addr_out[11]~feeder (
// Equation(s):
// \u_vjtag_interface|addr_out[11]~feeder_combout  = ( \u_vjtag_interface|DR_ADDR [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR_ADDR [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|addr_out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[11]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|addr_out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|addr_out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \u_vjtag_interface|addr_out[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|addr_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[11] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N22
dffeas \jtag_addr_meta[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [11]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[11]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[11] .is_wysiwyg = "true";
defparam \jtag_addr_meta[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N39
cyclonev_lcell_comb \jtag_addr_sync[11]~feeder (
// Equation(s):
// \jtag_addr_sync[11]~feeder_combout  = ( jtag_addr_meta[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_addr_meta[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_addr_sync[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_addr_sync[11]~feeder .extended_lut = "off";
defparam \jtag_addr_sync[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_addr_sync[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N40
dffeas \jtag_addr_sync[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_addr_sync[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[11]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[11] .is_wysiwyg = "true";
defparam \jtag_addr_sync[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N49
dffeas \jtag_display_addr_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[11]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[11] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N48
cyclonev_lcell_comb \mem_addr[11]~14 (
// Equation(s):
// \mem_addr[11]~14_combout  = ( display_address[11] & ( (!\jtag_state.WAIT_WRITE~q ) # (jtag_display_addr_reg[11]) ) ) # ( !display_address[11] & ( (\jtag_state.WAIT_WRITE~q  & jtag_display_addr_reg[11]) ) )

	.dataa(gnd),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(gnd),
	.datad(!jtag_display_addr_reg[11]),
	.datae(gnd),
	.dataf(!display_address[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[11]~14 .extended_lut = "off";
defparam \mem_addr[11]~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mem_addr[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N31
dffeas \u_vjtag_interface|addr_out[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR_ADDR [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|addr_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|addr_out[12] .is_wysiwyg = "true";
defparam \u_vjtag_interface|addr_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N23
dffeas \jtag_addr_meta[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|addr_out [12]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_meta[12]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_meta[12] .is_wysiwyg = "true";
defparam \jtag_addr_meta[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N40
dffeas \jtag_addr_sync[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_meta[12]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_addr_sync[12]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_addr_sync[12] .is_wysiwyg = "true";
defparam \jtag_addr_sync[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N50
dffeas \jtag_display_addr_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_addr_sync[12]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_addr_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_addr_reg[12] .is_wysiwyg = "true";
defparam \jtag_display_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N48
cyclonev_lcell_comb \mem_addr[12]~15 (
// Equation(s):
// \mem_addr[12]~15_combout  = ( \jtag_state.WAIT_WRITE~q  & ( jtag_display_addr_reg[12] ) ) # ( !\jtag_state.WAIT_WRITE~q  & ( \display_address[12]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\display_address[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!jtag_display_addr_reg[12]),
	.datae(gnd),
	.dataf(!\jtag_state.WAIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[12]~15 .extended_lut = "off";
defparam \mem_addr[12]~15 .lut_mask = 64'h3333333300FF00FF;
defparam \mem_addr[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N45
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  = ( jtag_display_addr_reg[13] & ( (!\jtag_state.WAIT_WRITE~q  & (!display_address[13] & !\display_address[15]~DUPLICATE_q )) ) ) # ( !jtag_display_addr_reg[13] & ( 
// (!\jtag_state.WAIT_WRITE~q  & (((!display_address[13] & !\display_address[15]~DUPLICATE_q )))) # (\jtag_state.WAIT_WRITE~q  & (!jtag_display_addr_reg[15])) ) )

	.dataa(!\jtag_state.WAIT_WRITE~q ),
	.datab(!jtag_display_addr_reg[15]),
	.datac(!display_address[13]),
	.datad(!\display_address[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!jtag_display_addr_reg[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0 .lut_mask = 64'hE444E444A000A000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & ( (!\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w[3] .lut_mask = 64'h000000000C0C0C0C;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N15
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3] = ( !\mem_addr[14]~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & (\mem_addr[16]~2_combout  & \mem_addr[17]~0_combout )) 
// ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(gnd),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3] .lut_mask = 64'h0005000500000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N18
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  = ( ram_addr_jtag_internal[17] & ( (!ram_addr_jtag_internal[16] & \jtag_state.WAIT_WRITE~q ) ) )

	.dataa(!ram_addr_jtag_internal[16]),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ram_addr_jtag_internal[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0 .lut_mask = 64'h0000000022222222;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N3
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  & 
// !\mem_addr[14]~1_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.datab(gnd),
	.datac(!\mem_addr[14]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w[3] .lut_mask = 64'h0000000050505050;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3] = ( \mem_addr[17]~0_combout  & ( (!\mem_addr[16]~2_combout  & (!\mem_addr[14]~1_combout  & \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout 
// )) ) )

	.dataa(!\mem_addr[16]~2_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[17]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3] .lut_mask = 64'h0000000008080808;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N15
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3] = ( !\mem_addr[13]~17_combout  & ( (\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  & (!\mem_addr[14]~1_combout  & \mem_addr[15]~16_combout )) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\mem_addr[15]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[13]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w[3] .lut_mask = 64'h0404040400000000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N21
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3] = ( !\mem_addr[16]~2_combout  & ( \mem_addr[17]~0_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[14]~1_combout  & !\mem_addr[13]~17_combout )) ) ) )

	.dataa(gnd),
	.datab(!\mem_addr[15]~16_combout ),
	.datac(!\mem_addr[14]~1_combout ),
	.datad(!\mem_addr[13]~17_combout ),
	.datae(!\mem_addr[16]~2_combout ),
	.dataf(!\mem_addr[17]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3] .lut_mask = 64'h0000000030000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a224~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a224~portbdataout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a224~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a224~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a224~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a192~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a128~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a160~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  = ( jtag_display_addr_reg[15] & ( (!\jtag_state.WAIT_WRITE~q  & (display_address[13] & !\display_address[15]~DUPLICATE_q )) ) ) # ( !jtag_display_addr_reg[15] & ( 
// (!\jtag_state.WAIT_WRITE~q  & (display_address[13] & (!\display_address[15]~DUPLICATE_q ))) # (\jtag_state.WAIT_WRITE~q  & (((jtag_display_addr_reg[13])))) ) )

	.dataa(!\jtag_state.WAIT_WRITE~q ),
	.datab(!display_address[13]),
	.datac(!\display_address[15]~DUPLICATE_q ),
	.datad(!jtag_display_addr_reg[13]),
	.datae(gnd),
	.dataf(!jtag_display_addr_reg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0 .lut_mask = 64'h2075207520202020;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N15
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & ( (\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w[3] .lut_mask = 64'h0000000005050505;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N0
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3] = ( \mem_addr[14]~1_combout  & ( (\mem_addr[17]~0_combout  & (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & \mem_addr[16]~2_combout )) 
// ) )

	.dataa(!\mem_addr[17]~0_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datad(!\mem_addr[16]~2_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3] .lut_mask = 64'h0000000000050005;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N9
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  = ( jtag_display_addr_reg[13] & ( (!\jtag_state.WAIT_WRITE~q  & (display_address[13] & (\display_address[15]~DUPLICATE_q ))) # (\jtag_state.WAIT_WRITE~q  & 
// (((jtag_display_addr_reg[15])))) ) ) # ( !jtag_display_addr_reg[13] & ( (!\jtag_state.WAIT_WRITE~q  & (display_address[13] & \display_address[15]~DUPLICATE_q )) ) )

	.dataa(!\jtag_state.WAIT_WRITE~q ),
	.datab(!display_address[13]),
	.datac(!\display_address[15]~DUPLICATE_q ),
	.datad(!jtag_display_addr_reg[15]),
	.datae(gnd),
	.dataf(!jtag_display_addr_reg[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0 .lut_mask = 64'h0202020202570257;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N33
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout  & ( (\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w[3] .lut_mask = 64'h0000000011111111;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N45
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & ( (\mem_addr[14]~1_combout  & (\mem_addr[16]~2_combout  & \mem_addr[17]~0_combout )) 
// ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(!\mem_addr[16]~2_combout ),
	.datac(gnd),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3] .lut_mask = 64'h0000000000110011;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N33
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  & ( \mem_addr[14]~1_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w[3] .lut_mask = 64'h0000000000000F0F;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3] = ( \mem_addr[17]~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & (\mem_addr[14]~1_combout  & !\mem_addr[16]~2_combout )) 
// ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datab(gnd),
	.datac(!\mem_addr[14]~1_combout ),
	.datad(!\mem_addr[16]~2_combout ),
	.datae(!\mem_addr[17]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3] .lut_mask = 64'h0000050000000500;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  & ( \mem_addr[14]~1_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w[3] .lut_mask = 64'h0000000000003333;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N27
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & ( (\mem_addr[14]~1_combout  & (!\mem_addr[16]~2_combout  & \mem_addr[17]~0_combout )) 
// ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3] .lut_mask = 64'h0000000000500050;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a248~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a152~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a216~portbdataout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a248~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a152~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a216~portbdataout )) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a216~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a248~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a152~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a184~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .lut_mask = 64'h05F5030305F5F3F3;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N14
dffeas \u_memory|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\mem_addr[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \u_memory|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N9
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & 
// \mem_addr[14]~1_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w[3] .lut_mask = 64'h0000000011111111;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N3
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3] = ( \mem_addr[14]~1_combout  & ( (\mem_addr[17]~0_combout  & (!\mem_addr[16]~2_combout  & \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout )) 
// ) )

	.dataa(!\mem_addr[17]~0_combout ),
	.datab(!\mem_addr[16]~2_combout ),
	.datac(gnd),
	.datad(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3] .lut_mask = 64'h0000000000440044;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3] = (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & (\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ))

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w[3] .lut_mask = 64'h0101010101010101;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N0
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & ( (\mem_addr[16]~2_combout  & (\mem_addr[14]~1_combout  & \mem_addr[17]~0_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\mem_addr[16]~2_combout ),
	.datac(!\mem_addr[14]~1_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3] .lut_mask = 64'h0000000000030003;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3] = ( \mem_addr[14]~1_combout  & ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout  & ( (!\mem_addr[13]~17_combout  & \mem_addr[15]~16_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mem_addr[13]~17_combout ),
	.datac(!\mem_addr[15]~16_combout ),
	.datad(gnd),
	.datae(!\mem_addr[14]~1_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w[3] .lut_mask = 64'h0000000000000C0C;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N42
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3] = ( !\mem_addr[13]~17_combout  & ( (\mem_addr[14]~1_combout  & (\mem_addr[16]~2_combout  & (\mem_addr[15]~16_combout  & \mem_addr[17]~0_combout ))) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(!\mem_addr[16]~2_combout ),
	.datac(!\mem_addr[15]~16_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[13]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3] .lut_mask = 64'h0001000100000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N57
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  & ( (\mem_addr[14]~1_combout  & (!\mem_addr[13]~17_combout  & \mem_addr[15]~16_combout )) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\mem_addr[13]~17_combout ),
	.datad(!\mem_addr[15]~16_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w[3] .lut_mask = 64'h0000000000500050;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3] = ( \mem_addr[15]~16_combout  & ( \mem_addr[17]~0_combout  & ( (!\mem_addr[13]~17_combout  & (\mem_addr[14]~1_combout  & !\mem_addr[16]~2_combout )) ) ) )

	.dataa(!\mem_addr[13]~17_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(gnd),
	.datae(!\mem_addr[15]~16_combout ),
	.dataf(!\mem_addr[17]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3] .lut_mask = 64'h0000000000002020;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a240~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) ) # ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a144~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a208~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a144~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a208~portbdataout ))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a144~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a208~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a240~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a176~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .lut_mask = 64'h55335533000FFF0F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3] = ( !\mem_addr[14]~1_combout  & ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_addr[14]~1_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w[3] .lut_mask = 64'h0000000033330000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N27
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3] = ( !\mem_addr[14]~1_combout  & ( !\mem_addr[16]~2_combout  & ( (\mem_addr[17]~0_combout  & \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout 
// ) ) ) )

	.dataa(!\mem_addr[17]~0_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_addr[14]~1_combout ),
	.dataf(!\mem_addr[16]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3] .lut_mask = 64'h1111000000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout  & ( (!\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w[3] .lut_mask = 64'h0000000022222222;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N51
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3] = ( !\mem_addr[14]~1_combout  & ( \mem_addr[16]~2_combout  & ( (\mem_addr[17]~0_combout  & \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ) 
// ) ) )

	.dataa(!\mem_addr[17]~0_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_addr[14]~1_combout ),
	.dataf(!\mem_addr[16]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3] .lut_mask = 64'h0000000011110000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3] = ( !\mem_addr[14]~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout  & 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2453w[2]~0_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w[3] .lut_mask = 64'h1111111100000000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3] = ( !\mem_addr[16]~2_combout  & ( (!\mem_addr[14]~1_combout  & (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & \mem_addr[17]~0_combout 
// )) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[16]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3] .lut_mask = 64'h000A000A00000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N18
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3] = ( !\mem_addr[14]~1_combout  & ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datad(gnd),
	.datae(!\mem_addr[14]~1_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2544w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w[3] .lut_mask = 64'h000000000F0F0000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N3
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & ( (!\mem_addr[14]~1_combout  & (\mem_addr[16]~2_combout  & \mem_addr[17]~0_combout )) 
// ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(!\mem_addr[16]~2_combout ),
	.datac(gnd),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3] .lut_mask = 64'h0000000000220022;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a168~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a232~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & 
// ((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a232~portbdataout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a168~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a168~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a232~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a168~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a232~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a136~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a200~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout 
//  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout )))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  & 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  & ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .lut_mask = 64'h220522AF770577AF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N51
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout  = (ram_addr_jtag_internal[16] & (\jtag_state.WAIT_WRITE~q  & !ram_addr_jtag_internal[17]))

	.dataa(!ram_addr_jtag_internal[16]),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(gnd),
	.datad(!ram_addr_jtag_internal[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0 .lut_mask = 64'h1100110011001100;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout  & ( (!\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w[3] .lut_mask = 64'h000000000A0A0A0A;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3] = ( !\mem_addr[17]~0_combout  & ( (!\mem_addr[14]~1_combout  & (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & \mem_addr[16]~2_combout 
// )) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datad(!\mem_addr[16]~2_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[17]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3] .lut_mask = 64'h000A000A00000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N57
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3] = ( \mem_addr[14]~1_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[13]~17_combout  & \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout )) ) )

	.dataa(!\mem_addr[15]~16_combout ),
	.datab(!\mem_addr[13]~17_combout ),
	.datac(gnd),
	.datad(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w[3] .lut_mask = 64'h0000000000440044;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N39
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3] = ( \mem_addr[14]~1_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[13]~17_combout  & (\mem_addr[16]~2_combout  & !\mem_addr[17]~0_combout ))) ) )

	.dataa(!\mem_addr[15]~16_combout ),
	.datab(!\mem_addr[13]~17_combout ),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3] .lut_mask = 64'h0000000004000400;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N9
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout  & ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & ( 
// \mem_addr[14]~1_combout  ) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w[3] .lut_mask = 64'h0000000000005555;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N15
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3] = (\mem_addr[16]~2_combout  & (\mem_addr[14]~1_combout  & (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & !\mem_addr[17]~0_combout )))

	.dataa(!\mem_addr[16]~2_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3] .lut_mask = 64'h0100010001000100;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3] = ( !\mem_addr[14]~1_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[13]~17_combout  & \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout )) ) )

	.dataa(!\mem_addr[15]~16_combout ),
	.datab(!\mem_addr[13]~17_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w[3] .lut_mask = 64'h0404040400000000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3] = ( !\mem_addr[14]~1_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[13]~17_combout  & (\mem_addr[16]~2_combout  & !\mem_addr[17]~0_combout ))) ) )

	.dataa(!\mem_addr[15]~16_combout ),
	.datab(!\mem_addr[13]~17_combout ),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3] .lut_mask = 64'h0400040000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a112~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a112~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// \u_memory|altsyncram_component|auto_generated|ram_block1a112~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & \u_memory|altsyncram_component|auto_generated|ram_block1a112~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout  = ( !ram_addr_jtag_internal[17] & ( (\jtag_state.WAIT_WRITE~q  & !ram_addr_jtag_internal[16]) ) )

	.dataa(gnd),
	.datab(!\jtag_state.WAIT_WRITE~q ),
	.datac(gnd),
	.datad(!ram_addr_jtag_internal[16]),
	.datae(gnd),
	.dataf(!ram_addr_jtag_internal[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0 .lut_mask = 64'h3300330000000000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N45
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & 
// \mem_addr[14]~1_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w[3] .lut_mask = 64'h0000000011111111;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout  = (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & (\mem_addr[14]~1_combout  & (!\mem_addr[17]~0_combout  & 
// !\mem_addr[16]~2_combout )))

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\mem_addr[17]~0_combout ),
	.datad(!\mem_addr[16]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0 .lut_mask = 64'h1000100010001000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3] = ( !\mem_addr[14]~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w[3] .lut_mask = 64'h0055005500000000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N51
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3] = ( !\mem_addr[14]~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & (!\mem_addr[16]~2_combout  & !\mem_addr[17]~0_combout 
// )) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(gnd),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3] .lut_mask = 64'h5000500000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002022";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N21
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3] = ( !\mem_addr[14]~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w[3] .lut_mask = 64'h0505050500000000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N18
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout  = ( !\mem_addr[14]~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & (!\mem_addr[17]~0_combout  & 
// !\mem_addr[16]~2_combout )) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datab(gnd),
	.datac(!\mem_addr[17]~0_combout ),
	.datad(!\mem_addr[16]~2_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0 .lut_mask = 64'h5000500000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N57
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & ( (\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w[3] .lut_mask = 64'h0000000005050505;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N3
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout  = ( \mem_addr[14]~1_combout  & ( !\mem_addr[17]~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & 
// !\mem_addr[16]~2_combout ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(gnd),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(gnd),
	.datae(!\mem_addr[14]~1_combout ),
	.dataf(!\mem_addr[17]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0 .lut_mask = 64'h0000505000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N42
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a24~portbdataout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a16~portbdataout  ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a8~portbdataout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .lut_mask = 64'h33330F0F00FF5555;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & ( (\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w[3] .lut_mask = 64'h0000000005050505;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout  = ( !\mem_addr[16]~2_combout  & ( (\mem_addr[14]~1_combout  & (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & 
// !\mem_addr[17]~0_combout )) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datac(!\mem_addr[17]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[16]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N45
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3] = ( !\mem_addr[14]~1_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[13]~17_combout  & \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout )) ) )

	.dataa(!\mem_addr[15]~16_combout ),
	.datab(gnd),
	.datac(!\mem_addr[13]~17_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w[3] .lut_mask = 64'h0050005000000000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N42
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout  = ( !\mem_addr[14]~1_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[13]~17_combout  & (!\mem_addr[17]~0_combout  & !\mem_addr[16]~2_combout ))) ) )

	.dataa(!\mem_addr[15]~16_combout ),
	.datab(!\mem_addr[13]~17_combout ),
	.datac(!\mem_addr[17]~0_combout ),
	.datad(!\mem_addr[16]~2_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0 .lut_mask = 64'h4000400000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N15
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3] = ( \mem_addr[14]~1_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[13]~17_combout  & \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout )) ) )

	.dataa(!\mem_addr[15]~16_combout ),
	.datab(gnd),
	.datac(!\mem_addr[13]~17_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w[3] .lut_mask = 64'h0000000000500050;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout  = ( \mem_addr[14]~1_combout  & ( (\mem_addr[15]~16_combout  & (!\mem_addr[13]~17_combout  & (!\mem_addr[17]~0_combout  & !\mem_addr[16]~2_combout ))) ) )

	.dataa(!\mem_addr[15]~16_combout ),
	.datab(!\mem_addr[13]~17_combout ),
	.datac(!\mem_addr[17]~0_combout ),
	.datad(!\mem_addr[16]~2_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0 .lut_mask = 64'h0000000040004000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3] = ( !\mem_addr[14]~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2260w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w[3] .lut_mask = 64'h0505050500000000;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout  = ( !\mem_addr[16]~2_combout  & ( (!\mem_addr[14]~1_combout  & (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout  & 
// !\mem_addr[17]~0_combout )) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout ),
	.datad(!\mem_addr[17]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_addr[16]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0 .lut_mask = 64'h0A000A0000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & \u_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout ) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & \u_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & (\u_memory|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N3
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ( (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.datac(gnd),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10 .lut_mask = 64'h3300555533FF5555;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & 
// \mem_addr[14]~1_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w[3] .lut_mask = 64'h0000000011111111;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N39
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3] = ( \mem_addr[16]~2_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & (\mem_addr[14]~1_combout  & !\mem_addr[17]~0_combout )) 
// ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\mem_addr[17]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[16]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3] .lut_mask = 64'h0000000010101010;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N51
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & ( (!\mem_addr[14]~1_combout  & 
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ) ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w[3] .lut_mask = 64'h0000000000AA00AA;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N21
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3] = ( !\mem_addr[17]~0_combout  & ( !\mem_addr[14]~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & \mem_addr[16]~2_combout 
// ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datab(!\mem_addr[16]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_addr[17]~0_combout ),
	.dataf(!\mem_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3] .lut_mask = 64'h1111000000000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3] = (\mem_addr[14]~1_combout  & (\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout  & 
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ))

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w[3] .lut_mask = 64'h0005000500050005;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N33
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3] = ( \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout  & ( (\mem_addr[14]~1_combout  & (!\mem_addr[17]~0_combout  & \mem_addr[16]~2_combout )) 
// ) )

	.dataa(!\mem_addr[14]~1_combout ),
	.datab(gnd),
	.datac(!\mem_addr[17]~0_combout ),
	.datad(!\mem_addr[16]~2_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3] .lut_mask = 64'h0000000000500050;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N9
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3] = ( \u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & 
// !\mem_addr[14]~1_combout ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|decode2|w_anode2362w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w[3] .lut_mask = 64'h0000000044444444;
defparam \u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3] (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3] = ( !\mem_addr[17]~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout  & (!\mem_addr[14]~1_combout  & \mem_addr[16]~2_combout 
// )) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]~0_combout ),
	.datab(!\mem_addr[14]~1_combout ),
	.datac(!\mem_addr[16]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_addr[17]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3] .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3] .lut_mask = 64'h0404040400000000;
defparam \u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[0]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (((\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10_combout )) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (((\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout )))) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10_combout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (((\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout )))) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~10_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11 .lut_mask = 64'h058D058D27AF27AF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \u_vjtag_interface|DR2[0]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[0]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11_combout 

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[0]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \jtag_display_data[1]~feeder (
// Equation(s):
// \jtag_display_data[1]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10_combout 

	.dataa(gnd),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[1]~feeder .extended_lut = "off";
defparam \jtag_display_data[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_display_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \u_vjtag_interface|data_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[1] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \jtag_data_meta[1]~feeder (
// Equation(s):
// \jtag_data_meta[1]~feeder_combout  = ( \u_vjtag_interface|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_meta[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_meta[1]~feeder .extended_lut = "off";
defparam \jtag_data_meta[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_meta[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N47
dffeas \jtag_data_meta[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_data_meta[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_meta[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_meta[1] .is_wysiwyg = "true";
defparam \jtag_data_meta[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N44
dffeas \jtag_data_sync[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_data_meta[1]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_sync[1] .is_wysiwyg = "true";
defparam \jtag_data_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N14
dffeas \jtag_display_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_display_data[1]~feeder_combout ),
	.asdata(jtag_data_sync[1]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jtag_state.WAIT_READ~q ),
	.ena(\jtag_display_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_data[1] .is_wysiwyg = "true";
defparam \jtag_display_data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a249~portbdataout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a217~portbdataout  ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a185~portbdataout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a153~portbdataout  ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a153~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a249~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a185~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a217~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a233~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a137~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a233~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a137~portbdataout  & 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a169~portbdataout ) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a233~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & \u_memory|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a233~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a137~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a169~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a137~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a169~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a201~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a233~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .lut_mask = 64'h20702A7A25752F7F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a161~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a193~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a225~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a161~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a193~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a161~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a193~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a161~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a193~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a193~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a225~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a129~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a161~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N27
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a209~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a241~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a209~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a241~portbdataout ))))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a209~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a241~portbdataout ))))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a209~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a241~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a209~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a241~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a145~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a177~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout 
//  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N3
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .lut_mask = 64'h3050305F3F503F5F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA0";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a105~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// \u_memory|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a105~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .lut_mask = 64'h04073437C4C7F4F7;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[1]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8_combout ) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  & ( (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8_combout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~8_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9 .lut_mask = 64'h505033335F5F3333;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (((!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout )) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (((\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout  & \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout )) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \u_vjtag_interface|DR2[1]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[1]~feeder_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[1]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \jtag_display_data[2]~feeder (
// Equation(s):
// \jtag_display_data[2]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[2]~feeder .extended_lut = "off";
defparam \jtag_display_data[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \jtag_display_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \u_vjtag_interface|data_out[2]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[2]~feeder_combout  = \u_vjtag_interface|DR1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[2]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N58
dffeas \u_vjtag_interface|data_out[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[2] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N35
dffeas \jtag_data_meta[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [2]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_meta[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_meta[2] .is_wysiwyg = "true";
defparam \jtag_data_meta[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \jtag_data_sync[2]~feeder (
// Equation(s):
// \jtag_data_sync[2]~feeder_combout  = ( jtag_data_meta[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_data_meta[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_sync[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_sync[2]~feeder .extended_lut = "off";
defparam \jtag_data_sync[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_sync[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \jtag_data_sync[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_data_sync[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_sync[2] .is_wysiwyg = "true";
defparam \jtag_data_sync[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \jtag_display_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_display_data[2]~feeder_combout ),
	.asdata(jtag_data_sync[2]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jtag_state.WAIT_READ~q ),
	.ena(\jtag_display_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_data[2] .is_wysiwyg = "true";
defparam \jtag_display_data[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & \u_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .lut_mask = 64'h00F00FFF53535353;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a106~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a106~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a122~portbdataout ))))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a106~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a122~portbdataout ))))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a106~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a122~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .lut_mask = 64'h04158C9D2637AEBF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A022";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\u_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & 
// ((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8_combout 
//  & ( ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3])) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8_combout  & ( ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8_combout  & ( 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  & (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & !\u_memory|altsyncram_component|auto_generated|address_reg_b [3])) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9 .lut_mask = 64'h110011FFDD00DDFF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a162~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a226~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a226~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a162~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a162~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a226~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a226~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a162~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a130~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a194~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a234~portbdataout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a202~portbdataout  ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a170~portbdataout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a138~portbdataout  ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a234~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a170~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a202~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a138~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a146~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a178~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a242~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a146~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a178~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a242~portbdataout ))))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a146~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a178~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a242~portbdataout ))))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a146~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a178~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a242~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a178~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a242~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a210~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a146~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .lut_mask = 64'h110511AFBB05BBAF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a218~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a250~portbdataout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a218~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a250~portbdataout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a154~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & \u_memory|altsyncram_component|auto_generated|ram_block1a154~portbdataout ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a250~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a218~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a154~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a186~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .lut_mask = 64'h00F00FFF35353535;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout  ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .lut_mask = 64'h55550F0F333300FF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[2]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a74~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a82~portbdataout ) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a74~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & \u_memory|altsyncram_component|auto_generated|ram_block1a82~portbdataout ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .lut_mask = 64'h000F5353F0FF5353;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9_combout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ))) ) ) ) # ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9_combout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~9_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10 .lut_mask = 64'h0A5F00550A5FAAFF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \u_vjtag_interface|DR2[2]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[2]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10_combout 

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[2]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \jtag_display_data[3]~feeder (
// Equation(s):
// \jtag_display_data[3]~feeder_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[3]~feeder .extended_lut = "off";
defparam \jtag_display_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_display_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N25
dffeas \u_vjtag_interface|data_out[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[3] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \jtag_data_meta[3]~feeder (
// Equation(s):
// \jtag_data_meta[3]~feeder_combout  = ( \u_vjtag_interface|data_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_meta[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_meta[3]~feeder .extended_lut = "off";
defparam \jtag_data_meta[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_meta[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N50
dffeas \jtag_data_meta[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_data_meta[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_meta[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_meta[3] .is_wysiwyg = "true";
defparam \jtag_data_meta[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \jtag_data_sync[3]~feeder (
// Equation(s):
// \jtag_data_sync[3]~feeder_combout  = ( jtag_data_meta[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_data_meta[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_sync[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_sync[3]~feeder .extended_lut = "off";
defparam \jtag_data_sync[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_sync[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N53
dffeas \jtag_data_sync[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_data_sync[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_sync[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_sync[3] .is_wysiwyg = "true";
defparam \jtag_data_sync[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \jtag_display_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_display_data[3]~feeder_combout ),
	.asdata(jtag_data_sync[3]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jtag_state.WAIT_READ~q ),
	.ena(\jtag_display_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_data[3] .is_wysiwyg = "true";
defparam \jtag_display_data[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .lut_mask = 64'h0145236789CDABEF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a115~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a123~portbdataout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a115~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a123~portbdataout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a107~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & \u_memory|altsyncram_component|auto_generated|ram_block1a107~portbdataout ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .lut_mask = 64'h000FF0FF35353535;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .lut_mask = 64'h3050305F3F503F5F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008008";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N0
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8 .lut_mask = 64'h33550F0033550FFF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N57
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~8_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9 .lut_mask = 64'h0505F5F535353535;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a235~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a139~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a171~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a235~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a139~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a171~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a235~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a139~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a171~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a235~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a139~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a171~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a139~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a171~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a203~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a235~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .lut_mask = 64'h440C770C443F773F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N42
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a179~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a243~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a179~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a243~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a147~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a179~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a243~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a147~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a211~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .lut_mask = 64'h0F000FFF55335533;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a251~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a155~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a219~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a251~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a155~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// \u_memory|altsyncram_component|auto_generated|ram_block1a219~portbdataout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a251~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a219~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a251~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a155~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a219~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a155~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a219~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a251~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a187~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .lut_mask = 64'h207025752A7A2F7F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[3]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a195~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a227~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a195~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a227~portbdataout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a195~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a227~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a195~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a227~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a227~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a195~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a163~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a131~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .lut_mask = 64'h0505303FF5F5303F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [4] ) ) # ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( (!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & 
// ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9_combout ))) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// (!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9_combout ))) # 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout )) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~9_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10 .lut_mask = 64'h0F550F550000FFFF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \u_vjtag_interface|DR2[3]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[3]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10_combout 

	.dataa(gnd),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[3]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \jtag_display_data[4]~feeder (
// Equation(s):
// \jtag_display_data[4]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[4]~feeder .extended_lut = "off";
defparam \jtag_display_data[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \jtag_display_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \u_vjtag_interface|data_out[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[4] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \jtag_data_meta[4]~feeder (
// Equation(s):
// \jtag_data_meta[4]~feeder_combout  = ( \u_vjtag_interface|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_meta[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_meta[4]~feeder .extended_lut = "off";
defparam \jtag_data_meta[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_meta[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N56
dffeas \jtag_data_meta[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_data_meta[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_meta[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_meta[4] .is_wysiwyg = "true";
defparam \jtag_data_meta[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N59
dffeas \jtag_data_sync[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_data_meta[4]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_sync[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_sync[4] .is_wysiwyg = "true";
defparam \jtag_data_sync[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N41
dffeas \jtag_display_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_display_data[4]~feeder_combout ),
	.asdata(jtag_data_sync[4]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jtag_state.WAIT_READ~q ),
	.ena(\jtag_display_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_data[4] .is_wysiwyg = "true";
defparam \jtag_display_data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N15
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a84~portbdataout ) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .lut_mask = 64'h00330F55FF330F55;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .lut_mask = 64'h30303F3F505F505F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a100~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a100~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\u_memory|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .lut_mask = 64'h2205770522AF77AF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8 .lut_mask = 64'h330033FF550F550F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (((\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout )))) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  & (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (((\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout )))) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a204~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a140~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a236~portbdataout )))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a204~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a236~portbdataout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a204~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a140~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a204~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a140~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a236~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a204~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a172~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .lut_mask = 64'h220522AF770577AF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a156~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a220~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a156~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a220~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a156~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a220~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a156~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a220~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a156~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a220~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a252~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a188~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .lut_mask = 64'h404C434F707C737F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a164~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a196~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a228~portbdataout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a164~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a196~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a164~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a196~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a164~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a196~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a196~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a228~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a164~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a132~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .lut_mask = 64'h050305F3F503F5F3;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[4]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N0
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a212~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a244~portbdataout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a212~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a244~portbdataout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a180~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a180~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a244~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a180~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a212~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a148~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .lut_mask = 64'h0303F3F305F505F5;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout 
//  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout  & 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N57
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9_combout  ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~9_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10 .lut_mask = 64'h0F0F555500FF00FF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \u_vjtag_interface|DR2[4]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[4]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10_combout 

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[4]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \jtag_display_data[5]~feeder (
// Equation(s):
// \jtag_display_data[5]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[5]~feeder .extended_lut = "off";
defparam \jtag_display_data[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \jtag_display_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N28
dffeas \u_vjtag_interface|data_out[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[5] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N55
dffeas \jtag_data_meta[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [5]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_meta[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_meta[5] .is_wysiwyg = "true";
defparam \jtag_data_meta[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N41
dffeas \jtag_data_sync[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_data_meta[5]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_sync[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_sync[5] .is_wysiwyg = "true";
defparam \jtag_data_sync[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N59
dffeas \jtag_display_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_display_data[5]~feeder_combout ),
	.asdata(jtag_data_sync[5]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jtag_state.WAIT_READ~q ),
	.ena(\jtag_display_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_data[5] .is_wysiwyg = "true";
defparam \jtag_display_data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout )))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .lut_mask = 64'h2700275527AA27FF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & \u_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout ) ) ) ) # ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout )) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002200";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8 .lut_mask = 64'h404C434F707C737F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a117~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a109~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a117~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a109~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a117~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a101~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a117~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .lut_mask = 64'h550055FF330F330F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N21
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout )) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout )) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~8_combout ),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9 .lut_mask = 64'h1B1B00001B1BFFFF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a165~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a197~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a165~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a197~portbdataout  & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// \u_memory|altsyncram_component|auto_generated|ram_block1a165~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a197~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & \u_memory|altsyncram_component|auto_generated|ram_block1a165~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a197~portbdataout  & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a197~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a165~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a229~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a133~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a205~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a141~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a173~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a205~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a141~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a173~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a205~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a141~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a173~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a205~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a141~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a173~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a141~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a173~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a237~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a205~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a189~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a253~portbdataout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a157~portbdataout ) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a189~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a253~portbdataout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a157~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a253~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a157~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a189~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a221~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .lut_mask = 64'h303005F53F3F05F5;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[5]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N45
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a213~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a245~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a213~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a213~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a149~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a181~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a213~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a149~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a181~portbdataout ))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a245~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a149~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a181~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a213~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .lut_mask = 64'h330F330F0055FF55;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout 
//  & ( ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .lut_mask = 64'h440C443F770C773F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N21
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9_combout  ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~9_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10 .lut_mask = 64'h333355550F0F0F0F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \u_vjtag_interface|DR2[5]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[5]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[5]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \jtag_display_data[6]~feeder (
// Equation(s):
// \jtag_display_data[6]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10_combout 

	.dataa(gnd),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[6]~feeder .extended_lut = "off";
defparam \jtag_display_data[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_display_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N46
dffeas \u_vjtag_interface|data_out[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[6] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N23
dffeas \jtag_data_meta[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [6]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_meta[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_meta[6] .is_wysiwyg = "true";
defparam \jtag_data_meta[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \jtag_data_sync[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(jtag_data_meta[6]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_sync[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_sync[6] .is_wysiwyg = "true";
defparam \jtag_data_sync[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \jtag_display_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_display_data[6]~feeder_combout ),
	.asdata(jtag_data_sync[6]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jtag_state.WAIT_READ~q ),
	.ena(\jtag_display_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_data[6] .is_wysiwyg = "true";
defparam \jtag_display_data[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a126~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a102~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a118~portbdataout )) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a102~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a118~portbdataout )) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .lut_mask = 64'h0F550F550033FF33;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8 .lut_mask = 64'h50505F5F03F303F3;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N42
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & \u_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & \u_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N21
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  & ( 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8_combout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8_combout ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~8_combout ),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9 .lut_mask = 64'h0C0C55553F3F5555;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # ((\u_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # ((\u_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout ))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .lut_mask = 64'h042615378CAE9DBF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a190~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a254~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a222~portbdataout ) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a190~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a254~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a190~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a222~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a254~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a158~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .lut_mask = 64'h0303505FF3F3505F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N57
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// \u_memory|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & \u_memory|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a198~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a166~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a230~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a134~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a150~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a214~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a150~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a214~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a150~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a214~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a150~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a214~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a214~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a150~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a182~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a246~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .lut_mask = 64'h04C434F407C737F7;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[6]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a238~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a142~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a206~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a238~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a142~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a206~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a238~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a142~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a206~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a238~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a142~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a206~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a206~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a142~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a174~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a238~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .lut_mask = 64'h04C434F407C737F7;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  & ( (\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout  & \u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9_combout )) # 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [4]) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ((!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & 
// (\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9_combout )) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & 
// ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ))))) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~9_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \u_vjtag_interface|DR2[6]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[6]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10_combout 

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[6]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \jtag_display_data[7]~feeder (
// Equation(s):
// \jtag_display_data[7]~feeder_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_display_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_display_data[7]~feeder .extended_lut = "off";
defparam \jtag_display_data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_display_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N16
dffeas \u_vjtag_interface|data_out[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[7] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \jtag_data_meta[7]~feeder (
// Equation(s):
// \jtag_data_meta[7]~feeder_combout  = ( \u_vjtag_interface|data_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_meta[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_meta[7]~feeder .extended_lut = "off";
defparam \jtag_data_meta[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_meta[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N14
dffeas \jtag_data_meta[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_data_meta[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_meta[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_meta[7] .is_wysiwyg = "true";
defparam \jtag_data_meta[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \jtag_data_sync[7]~feeder (
// Equation(s):
// \jtag_data_sync[7]~feeder_combout  = ( jtag_data_meta[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_data_meta[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_data_sync[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_data_sync[7]~feeder .extended_lut = "off";
defparam \jtag_data_sync[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_data_sync[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \jtag_data_sync[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_data_sync[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_data_sync[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_data_sync[7] .is_wysiwyg = "true";
defparam \jtag_data_sync[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N32
dffeas \jtag_display_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_display_data[7]~feeder_combout ),
	.asdata(jtag_data_sync[7]),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jtag_state.WAIT_READ~q ),
	.ena(\jtag_display_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jtag_display_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_display_data[7] .is_wysiwyg = "true";
defparam \jtag_display_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a255~portbdataout  & ( 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a191~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a255~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a159~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a223~portbdataout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a255~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & \u_memory|altsyncram_component|auto_generated|ram_block1a191~portbdataout ) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a255~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a159~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a223~portbdataout )) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a223~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a159~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a191~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a255~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a207~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a143~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a175~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a207~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a143~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & 
// !\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a207~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a175~portbdataout )))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a207~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (\u_memory|altsyncram_component|auto_generated|ram_block1a143~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a175~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a143~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a175~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a239~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a207~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .lut_mask = 64'h4700473347CC47FF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a231~portbdataout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & \u_memory|altsyncram_component|auto_generated|ram_block1a231~portbdataout ) ) ) ) # ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a199~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a199~portbdataout ))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a231~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a135~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a199~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a167~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N12
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a247~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|ram_block1a151~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a215~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a247~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a151~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a215~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a247~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a151~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a215~portbdataout ))))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3])))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a247~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [2] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a151~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a215~portbdataout ))))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a151~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a215~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a183~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a247~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .lut_mask = 64'h50305F30503F5F3F;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout 
//  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout )))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout )))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) # (\u_memory|altsyncram_component|auto_generated|ram_block1a111~portbdataout )))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & ((\u_memory|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a127~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .lut_mask = 64'h0035F0350F35FF35;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N36
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8_combout  = ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\u_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( \u_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & (\u_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & \u_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8 .lut_mask = 64'h00F053530FFF5353;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N18
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (\u_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & !\u_memory|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & (((\u_memory|altsyncram_component|auto_generated|address_reg_b [1])) # (\u_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout )))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .lut_mask = 64'h3500350F35F035FF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N54
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8_combout  & ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout 
//  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]) # (\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8_combout  & 
// ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((\u_memory|altsyncram_component|auto_generated|address_reg_b [2]))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout )) ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & ((!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]))) # 
// (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & (\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout )) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8_combout  & ( 
// !\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( (\u_memory|altsyncram_component|auto_generated|address_reg_b [3] & \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ),
	.datac(!\u_memory|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~8_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \u_memory|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\u_memory|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\u_memory|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({jtag_display_data[7]}),
	.portaaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mem_addr[12]~15_combout ,\mem_addr[11]~14_combout ,\mem_addr[10]~13_combout ,\mem_addr[9]~12_combout ,\mem_addr[8]~11_combout ,\mem_addr[7]~10_combout ,\mem_addr[6]~9_combout ,\mem_addr[5]~8_combout ,\mem_addr[4]~7_combout ,\mem_addr[3]~6_combout ,
\mem_addr[2]~5_combout ,\mem_addr[1]~4_combout ,\mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .init_file = "./mem/matrix.hex";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ram:u_memory|altsyncram:altsyncram_component|altsyncram_t732:auto_generated|ALTSYNCRAM";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 262144;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_memory|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N48
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  = ( \u_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a87~portbdataout ) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( 
// \u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & \u_memory|altsyncram_component|auto_generated|ram_block1a87~portbdataout ) ) ) ) # ( 
// \u_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a71~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a79~portbdataout ))) ) ) ) # ( 
// !\u_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\u_memory|altsyncram_component|auto_generated|ram_block1a71~portbdataout )) # (\u_memory|altsyncram_component|auto_generated|address_reg_b [0] & ((\u_memory|altsyncram_component|auto_generated|ram_block1a79~portbdataout ))) ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datab(!\u_memory|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\u_memory|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .lut_mask = 64'h4747474700CC33FF;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N45
cyclonev_lcell_comb \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10 (
// Equation(s):
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10_combout  = ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( \u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  ) ) ) # ( \u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  ) ) ) # ( !\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( !\u_memory|altsyncram_component|auto_generated|address_reg_b [4] & ( 
// \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9_combout  ) ) )

	.dataa(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~9_combout ),
	.datad(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ),
	.datae(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.dataf(!\u_memory|altsyncram_component|auto_generated|address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10 .lut_mask = 64'h0F0F00FF55555555;
defparam \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \u_vjtag_interface|DR2[7]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[7]~feeder_combout  = \u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[7]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr (
// Equation(s):
// \u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  = (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 
// [3]) # ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .extended_lut = "off";
defparam \u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .lut_mask = 64'hFFBBFFBBFFBBFFBB;
defparam \u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \u_vjtag_interface|DR2[0]~0 (
// Equation(s):
// \u_vjtag_interface|DR2[0]~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[0]~0 .extended_lut = "off";
defparam \u_vjtag_interface|DR2[0]~0 .lut_mask = 64'h0000000000404040;
defparam \u_vjtag_interface|DR2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N1
dffeas \u_vjtag_interface|DR2[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[7]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[7] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N22
dffeas \u_vjtag_interface|DR2[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[6]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [7]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[6] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N19
dffeas \u_vjtag_interface|DR2[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[5]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [6]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[5] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N29
dffeas \u_vjtag_interface|DR2[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[4]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [5]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[4] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \u_vjtag_interface|DR2[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[3]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [4]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[3] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N34
dffeas \u_vjtag_interface|DR2[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[2]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [3]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[2] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \u_vjtag_interface|DR2[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[1]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [2]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[1] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N4
dffeas \u_vjtag_interface|DR2[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[0]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [1]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[0] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \u_vjtag_interface|always2~0 (
// Equation(s):
// \u_vjtag_interface|always2~0_combout  = (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|always2~0 .extended_lut = "off";
defparam \u_vjtag_interface|always2~0 .lut_mask = 64'h0404040404040404;
defparam \u_vjtag_interface|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \u_vjtag_interface|DR0_bypass_reg~0 (
// Equation(s):
// \u_vjtag_interface|DR0_bypass_reg~0_combout  = ( \u_vjtag_interface|always2~0_combout  & ( \u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & (\altera_internal_jtag~TDIUTAP )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ((\u_vjtag_interface|DR0_bypass_reg~q ))))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & (((\u_vjtag_interface|DR0_bypass_reg~q )))) ) ) ) 
// # ( !\u_vjtag_interface|always2~0_combout  & ( \u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & ( \u_vjtag_interface|DR0_bypass_reg~q  ) ) ) # ( \u_vjtag_interface|always2~0_combout  & ( 
// !\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & ( (\u_vjtag_interface|DR0_bypass_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))) ) ) ) # ( !\u_vjtag_interface|always2~0_combout  
// & ( !\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & ( (\u_vjtag_interface|DR0_bypass_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\u_vjtag_interface|DR0_bypass_reg~q ),
	.datae(!\u_vjtag_interface|always2~0_combout ),
	.dataf(!\u_vjtag_dsa|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR0_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR0_bypass_reg~0 .extended_lut = "off";
defparam \u_vjtag_interface|DR0_bypass_reg~0 .lut_mask = 64'h0077007700FF087F;
defparam \u_vjtag_interface|DR0_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N1
dffeas \u_vjtag_interface|DR0_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR0_bypass_reg~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR0_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR0_bypass_reg .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR0_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \u_vjtag_interface|Selector0~0 (
// Equation(s):
// \u_vjtag_interface|Selector0~0_combout  = ( \u_vjtag_interface|DR0_bypass_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ((\u_vjtag_interface|DR1 [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & (\u_vjtag_interface|DR_ADDR [0])) ) ) ) # ( 
// !\u_vjtag_interface|DR0_bypass_reg~q  & ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ((\u_vjtag_interface|DR1 [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & (\u_vjtag_interface|DR_ADDR [0])) ) ) ) # ( 
// \u_vjtag_interface|DR0_bypass_reg~q  & ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # (\u_vjtag_interface|DR2 [0]) ) ) ) # ( 
// !\u_vjtag_interface|DR0_bypass_reg~q  & ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (\u_vjtag_interface|DR2 [0] & \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) ) ) )

	.dataa(!\u_vjtag_interface|DR_ADDR [0]),
	.datab(!\u_vjtag_interface|DR2 [0]),
	.datac(!\u_vjtag_interface|DR1 [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\u_vjtag_interface|DR0_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|Selector0~0 .extended_lut = "off";
defparam \u_vjtag_interface|Selector0~0 .lut_mask = 64'h0033FF330F550F55;
defparam \u_vjtag_interface|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hF3FFF3FF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hB7FFB7FFB7FFB7FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h030303030303FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h8000FFFF7FFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .lut_mask = 64'h8000800000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hBFBFBFBFBFBFBFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hA0FF5FFFA0FF5FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'h9F5F9F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h77CC77CCA020A020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000001000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000004000400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h4DAF4DAF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h2BF72BF780808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h2E722E7228002800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h30300000F0F00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0300030503050305;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0505050505FF0505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h4040404080808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0F1E0F1E00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h07000F000F001E00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .lut_mask = 64'h0800000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h8800880088008800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h333C333C00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0AFA0AFA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h303F303F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h0303030357FF57FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h80CC11CC80CC11CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h11110000BBBB0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h00000F0AC080CF8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h1110111011101110;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00F000F000F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h220A555500005555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\u_vjtag_interface|Selector0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hFF01FFFFFF51FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \ir_in_meta[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ir_in_meta[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_in_meta[1] .is_wysiwyg = "true";
defparam \ir_in_meta[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \ir_in_sync[1]~feeder (
// Equation(s):
// \ir_in_sync[1]~feeder_combout  = ( ir_in_meta[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ir_in_meta[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ir_in_sync[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ir_in_sync[1]~feeder .extended_lut = "off";
defparam \ir_in_sync[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ir_in_sync[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N50
dffeas \ir_in_sync[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ir_in_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ir_in_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_in_sync[1] .is_wysiwyg = "true";
defparam \ir_in_sync[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \jtag_state~21 (
// Equation(s):
// \jtag_state~21_combout  = ( \ir_in_sync[0]~DUPLICATE_q  & ( (!ir_in_sync[1] & !\jtag_state.IDLE~q ) ) )

	.dataa(!ir_in_sync[1]),
	.datab(!\jtag_state.IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ir_in_sync[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_state~21 .extended_lut = "off";
defparam \jtag_state~21 .lut_mask = 64'h0000000088888888;
defparam \jtag_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N10
dffeas \jtag_state.WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\jtag_state~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_state.WRITE .is_wysiwyg = "true";
defparam \jtag_state.WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N28
dffeas \jtag_state.WAIT_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_state.WRITE~q ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_state.WAIT_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_state.WAIT_WRITE .is_wysiwyg = "true";
defparam \jtag_state.WAIT_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = ( \jtag_state.SET_ADDR~q  ) # ( !\jtag_state.SET_ADDR~q  & ( \jtag_state.WAIT_SET_ADDR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_state.WAIT_SET_ADDR~q ),
	.datad(gnd),
	.datae(!\jtag_state.SET_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~0 .extended_lut = "off";
defparam \LEDR~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N0
cyclonev_lcell_comb \LEDR~1 (
// Equation(s):
// \LEDR~1_combout  = ( \jtag_state.WAIT_WRITE~q  ) # ( !\jtag_state.WAIT_WRITE~q  & ( \jtag_state.WRITE~q  ) )

	.dataa(gnd),
	.datab(!\jtag_state.WRITE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_state.WAIT_WRITE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~1 .extended_lut = "off";
defparam \LEDR~1 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \LEDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y11_N25
dffeas \display_data_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~10_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data_reg[2] .is_wysiwyg = "true";
defparam \display_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N0
cyclonev_lcell_comb \display_value[2]~2 (
// Equation(s):
// \display_value[2]~2_combout  = ( display_address[2] & ( jtag_display_addr_reg[2] & ( ((!\SW[0]~input_o  & (display_data_reg[2])) # (\SW[0]~input_o  & ((jtag_display_data[2])))) # (\SW[1]~input_o ) ) ) ) # ( !display_address[2] & ( jtag_display_addr_reg[2] 
// & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & (display_data_reg[2])) # (\SW[0]~input_o  & ((jtag_display_data[2]))))) # (\SW[1]~input_o  & (((\SW[0]~input_o )))) ) ) ) # ( display_address[2] & ( !jtag_display_addr_reg[2] & ( (!\SW[1]~input_o  & 
// ((!\SW[0]~input_o  & (display_data_reg[2])) # (\SW[0]~input_o  & ((jtag_display_data[2]))))) # (\SW[1]~input_o  & (((!\SW[0]~input_o )))) ) ) ) # ( !display_address[2] & ( !jtag_display_addr_reg[2] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & 
// (display_data_reg[2])) # (\SW[0]~input_o  & ((jtag_display_data[2]))))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!display_data_reg[2]),
	.datac(!\SW[0]~input_o ),
	.datad(!jtag_display_data[2]),
	.datae(!display_address[2]),
	.dataf(!jtag_display_addr_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[2]~2 .extended_lut = "off";
defparam \display_value[2]~2 .lut_mask = 64'h202A707A252F757F;
defparam \display_value[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \display_data_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~11_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data_reg[0] .is_wysiwyg = "true";
defparam \display_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N6
cyclonev_lcell_comb \display_value[0]~0 (
// Equation(s):
// \display_value[0]~0_combout  = ( \SW[0]~input_o  & ( jtag_display_addr_reg[0] & ( (jtag_display_data[0]) # (\SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( jtag_display_addr_reg[0] & ( (!\SW[1]~input_o  & ((display_data_reg[0]))) # (\SW[1]~input_o  & 
// (display_address[0])) ) ) ) # ( \SW[0]~input_o  & ( !jtag_display_addr_reg[0] & ( (!\SW[1]~input_o  & jtag_display_data[0]) ) ) ) # ( !\SW[0]~input_o  & ( !jtag_display_addr_reg[0] & ( (!\SW[1]~input_o  & ((display_data_reg[0]))) # (\SW[1]~input_o  & 
// (display_address[0])) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!jtag_display_data[0]),
	.datac(!display_address[0]),
	.datad(!display_data_reg[0]),
	.datae(!\SW[0]~input_o ),
	.dataf(!jtag_display_addr_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[0]~0 .extended_lut = "off";
defparam \display_value[0]~0 .lut_mask = 64'h05AF222205AF7777;
defparam \display_value[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N19
dffeas \display_data_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~10_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data_reg[3] .is_wysiwyg = "true";
defparam \display_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \display_value[3]~3 (
// Equation(s):
// \display_value[3]~3_combout  = ( display_address[3] & ( jtag_display_addr_reg[3] & ( ((!\SW[0]~input_o  & ((display_data_reg[3]))) # (\SW[0]~input_o  & (jtag_display_data[3]))) # (\SW[1]~input_o ) ) ) ) # ( !display_address[3] & ( jtag_display_addr_reg[3] 
// & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((display_data_reg[3]))) # (\SW[0]~input_o  & (jtag_display_data[3])))) # (\SW[1]~input_o  & (((\SW[0]~input_o )))) ) ) ) # ( display_address[3] & ( !jtag_display_addr_reg[3] & ( (!\SW[1]~input_o  & 
// ((!\SW[0]~input_o  & ((display_data_reg[3]))) # (\SW[0]~input_o  & (jtag_display_data[3])))) # (\SW[1]~input_o  & (((!\SW[0]~input_o )))) ) ) ) # ( !display_address[3] & ( !jtag_display_addr_reg[3] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & 
// ((display_data_reg[3]))) # (\SW[0]~input_o  & (jtag_display_data[3])))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!jtag_display_data[3]),
	.datac(!\SW[0]~input_o ),
	.datad(!display_data_reg[3]),
	.datae(!display_address[3]),
	.dataf(!jtag_display_addr_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[3]~3 .extended_lut = "off";
defparam \display_value[3]~3 .lut_mask = 64'h02A252F207A757F7;
defparam \display_value[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N43
dffeas \display_data_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~10_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data_reg[1] .is_wysiwyg = "true";
defparam \display_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N54
cyclonev_lcell_comb \display_value[1]~1 (
// Equation(s):
// \display_value[1]~1_combout  = ( \SW[0]~input_o  & ( jtag_display_addr_reg[1] & ( (jtag_display_data[1]) # (\SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( jtag_display_addr_reg[1] & ( (!\SW[1]~input_o  & ((display_data_reg[1]))) # (\SW[1]~input_o  & 
// (display_address[1])) ) ) ) # ( \SW[0]~input_o  & ( !jtag_display_addr_reg[1] & ( (!\SW[1]~input_o  & jtag_display_data[1]) ) ) ) # ( !\SW[0]~input_o  & ( !jtag_display_addr_reg[1] & ( (!\SW[1]~input_o  & ((display_data_reg[1]))) # (\SW[1]~input_o  & 
// (display_address[1])) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!jtag_display_data[1]),
	.datac(!display_address[1]),
	.datad(!display_data_reg[1]),
	.datae(!\SW[0]~input_o ),
	.dataf(!jtag_display_addr_reg[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[1]~1 .extended_lut = "off";
defparam \display_value[1]~1 .lut_mask = 64'h05AF222205AF7777;
defparam \display_value[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N27
cyclonev_lcell_comb \WideOr33~0 (
// Equation(s):
// \WideOr33~0_combout  = (!\display_value[2]~2_combout  & (\display_value[0]~0_combout  & (!\display_value[3]~3_combout  $ (\display_value[1]~1_combout )))) # (\display_value[2]~2_combout  & (!\display_value[1]~1_combout  & (!\display_value[0]~0_combout  $ 
// (\display_value[3]~3_combout ))))

	.dataa(!\display_value[2]~2_combout ),
	.datab(!\display_value[0]~0_combout ),
	.datac(!\display_value[3]~3_combout ),
	.datad(!\display_value[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr33~0 .extended_lut = "off";
defparam \WideOr33~0 .lut_mask = 64'h6102610261026102;
defparam \WideOr33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N30
cyclonev_lcell_comb \WideOr32~0 (
// Equation(s):
// \WideOr32~0_combout  = ( \display_value[2]~2_combout  & ( \display_value[3]~3_combout  & ( (!\display_value[0]~0_combout ) # (\display_value[1]~1_combout ) ) ) ) # ( !\display_value[2]~2_combout  & ( \display_value[3]~3_combout  & ( 
// (\display_value[0]~0_combout  & \display_value[1]~1_combout ) ) ) ) # ( \display_value[2]~2_combout  & ( !\display_value[3]~3_combout  & ( !\display_value[0]~0_combout  $ (!\display_value[1]~1_combout ) ) ) )

	.dataa(!\display_value[0]~0_combout ),
	.datab(gnd),
	.datac(!\display_value[1]~1_combout ),
	.datad(gnd),
	.datae(!\display_value[2]~2_combout ),
	.dataf(!\display_value[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr32~0 .extended_lut = "off";
defparam \WideOr32~0 .lut_mask = 64'h00005A5A0505AFAF;
defparam \WideOr32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N3
cyclonev_lcell_comb \WideOr31~0 (
// Equation(s):
// \WideOr31~0_combout  = ( \display_value[3]~3_combout  & ( (\display_value[2]~2_combout  & ((!\display_value[0]~0_combout ) # (\display_value[1]~1_combout ))) ) ) # ( !\display_value[3]~3_combout  & ( (!\display_value[0]~0_combout  & 
// (\display_value[1]~1_combout  & !\display_value[2]~2_combout )) ) )

	.dataa(!\display_value[0]~0_combout ),
	.datab(gnd),
	.datac(!\display_value[1]~1_combout ),
	.datad(!\display_value[2]~2_combout ),
	.datae(gnd),
	.dataf(!\display_value[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr31~0 .extended_lut = "off";
defparam \WideOr31~0 .lut_mask = 64'h0A000A0000AF00AF;
defparam \WideOr31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N42
cyclonev_lcell_comb \WideOr30~0 (
// Equation(s):
// \WideOr30~0_combout  = ( \display_value[3]~3_combout  & ( (\display_value[1]~1_combout  & (!\display_value[0]~0_combout  $ (\display_value[2]~2_combout ))) ) ) # ( !\display_value[3]~3_combout  & ( (!\display_value[1]~1_combout  & 
// (!\display_value[0]~0_combout  $ (!\display_value[2]~2_combout ))) # (\display_value[1]~1_combout  & (\display_value[0]~0_combout  & \display_value[2]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\display_value[1]~1_combout ),
	.datac(!\display_value[0]~0_combout ),
	.datad(!\display_value[2]~2_combout ),
	.datae(gnd),
	.dataf(!\display_value[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr30~0 .extended_lut = "off";
defparam \WideOr30~0 .lut_mask = 64'h0CC30CC330033003;
defparam \WideOr30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N36
cyclonev_lcell_comb \WideOr29~0 (
// Equation(s):
// \WideOr29~0_combout  = ( \display_value[3]~3_combout  & ( (!\display_value[1]~1_combout  & (\display_value[0]~0_combout  & !\display_value[2]~2_combout )) ) ) # ( !\display_value[3]~3_combout  & ( ((!\display_value[1]~1_combout  & 
// \display_value[2]~2_combout )) # (\display_value[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\display_value[1]~1_combout ),
	.datac(!\display_value[0]~0_combout ),
	.datad(!\display_value[2]~2_combout ),
	.datae(gnd),
	.dataf(!\display_value[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr29~0 .extended_lut = "off";
defparam \WideOr29~0 .lut_mask = 64'h0FCF0FCF0C000C00;
defparam \WideOr29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N45
cyclonev_lcell_comb \WideOr28~0 (
// Equation(s):
// \WideOr28~0_combout  = ( \display_value[3]~3_combout  & ( (\display_value[0]~0_combout  & (!\display_value[1]~1_combout  & \display_value[2]~2_combout )) ) ) # ( !\display_value[3]~3_combout  & ( (!\display_value[0]~0_combout  & 
// (\display_value[1]~1_combout  & !\display_value[2]~2_combout )) # (\display_value[0]~0_combout  & ((!\display_value[2]~2_combout ) # (\display_value[1]~1_combout ))) ) )

	.dataa(!\display_value[0]~0_combout ),
	.datab(!\display_value[1]~1_combout ),
	.datac(gnd),
	.datad(!\display_value[2]~2_combout ),
	.datae(gnd),
	.dataf(!\display_value[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr28~0 .extended_lut = "off";
defparam \WideOr28~0 .lut_mask = 64'h7711771100440044;
defparam \WideOr28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N39
cyclonev_lcell_comb \WideOr27~0 (
// Equation(s):
// \WideOr27~0_combout  = ( \display_value[3]~3_combout  & ( ((!\display_value[2]~2_combout ) # (\display_value[1]~1_combout )) # (\display_value[0]~0_combout ) ) ) # ( !\display_value[3]~3_combout  & ( (!\display_value[1]~1_combout  & 
// ((\display_value[2]~2_combout ))) # (\display_value[1]~1_combout  & ((!\display_value[0]~0_combout ) # (!\display_value[2]~2_combout ))) ) )

	.dataa(!\display_value[0]~0_combout ),
	.datab(!\display_value[1]~1_combout ),
	.datac(gnd),
	.datad(!\display_value[2]~2_combout ),
	.datae(gnd),
	.dataf(!\display_value[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr27~0 .extended_lut = "off";
defparam \WideOr27~0 .lut_mask = 64'h33EE33EEFF77FF77;
defparam \WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N16
dffeas \display_data_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~10_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data_reg[7] .is_wysiwyg = "true";
defparam \display_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N54
cyclonev_lcell_comb \display_value[7]~7 (
// Equation(s):
// \display_value[7]~7_combout  = ( \SW[1]~input_o  & ( display_address[7] & ( (!\SW[0]~input_o ) # (jtag_display_addr_reg[7]) ) ) ) # ( !\SW[1]~input_o  & ( display_address[7] & ( (!\SW[0]~input_o  & (display_data_reg[7])) # (\SW[0]~input_o  & 
// ((jtag_display_data[7]))) ) ) ) # ( \SW[1]~input_o  & ( !display_address[7] & ( (\SW[0]~input_o  & jtag_display_addr_reg[7]) ) ) ) # ( !\SW[1]~input_o  & ( !display_address[7] & ( (!\SW[0]~input_o  & (display_data_reg[7])) # (\SW[0]~input_o  & 
// ((jtag_display_data[7]))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!jtag_display_addr_reg[7]),
	.datac(!display_data_reg[7]),
	.datad(!jtag_display_data[7]),
	.datae(!\SW[1]~input_o ),
	.dataf(!display_address[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[7]~7 .extended_lut = "off";
defparam \display_value[7]~7 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \display_value[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N55
dffeas \display_data_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~10_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data_reg[5] .is_wysiwyg = "true";
defparam \display_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \display_value[5]~5 (
// Equation(s):
// \display_value[5]~5_combout  = ( \SW[0]~input_o  & ( display_data_reg[5] & ( (!\SW[1]~input_o  & ((jtag_display_data[5]))) # (\SW[1]~input_o  & (jtag_display_addr_reg[5])) ) ) ) # ( !\SW[0]~input_o  & ( display_data_reg[5] & ( (!\SW[1]~input_o ) # 
// (display_address[5]) ) ) ) # ( \SW[0]~input_o  & ( !display_data_reg[5] & ( (!\SW[1]~input_o  & ((jtag_display_data[5]))) # (\SW[1]~input_o  & (jtag_display_addr_reg[5])) ) ) ) # ( !\SW[0]~input_o  & ( !display_data_reg[5] & ( (display_address[5] & 
// \SW[1]~input_o ) ) ) )

	.dataa(!display_address[5]),
	.datab(!jtag_display_addr_reg[5]),
	.datac(!jtag_display_data[5]),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!display_data_reg[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[5]~5 .extended_lut = "off";
defparam \display_value[5]~5 .lut_mask = 64'h00550F33FF550F33;
defparam \display_value[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N13
dffeas \display_data_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~10_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data_reg[4] .is_wysiwyg = "true";
defparam \display_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \display_value[4]~4 (
// Equation(s):
// \display_value[4]~4_combout  = ( \SW[0]~input_o  & ( jtag_display_addr_reg[4] & ( (\SW[1]~input_o ) # (jtag_display_data[4]) ) ) ) # ( !\SW[0]~input_o  & ( jtag_display_addr_reg[4] & ( (!\SW[1]~input_o  & (display_data_reg[4])) # (\SW[1]~input_o  & 
// ((display_address[4]))) ) ) ) # ( \SW[0]~input_o  & ( !jtag_display_addr_reg[4] & ( (jtag_display_data[4] & !\SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !jtag_display_addr_reg[4] & ( (!\SW[1]~input_o  & (display_data_reg[4])) # (\SW[1]~input_o  & 
// ((display_address[4]))) ) ) )

	.dataa(!jtag_display_data[4]),
	.datab(!\SW[1]~input_o ),
	.datac(!display_data_reg[4]),
	.datad(!display_address[4]),
	.datae(!\SW[0]~input_o ),
	.dataf(!jtag_display_addr_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[4]~4 .extended_lut = "off";
defparam \display_value[4]~4 .lut_mask = 64'h0C3F44440C3F7777;
defparam \display_value[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N14
dffeas \display_data_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~10_combout ),
	.clrn(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data_reg[6] .is_wysiwyg = "true";
defparam \display_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \display_value[6]~6 (
// Equation(s):
// \display_value[6]~6_combout  = ( \SW[0]~input_o  & ( display_data_reg[6] & ( (!\SW[1]~input_o  & ((jtag_display_data[6]))) # (\SW[1]~input_o  & (jtag_display_addr_reg[6])) ) ) ) # ( !\SW[0]~input_o  & ( display_data_reg[6] & ( (!\SW[1]~input_o ) # 
// (display_address[6]) ) ) ) # ( \SW[0]~input_o  & ( !display_data_reg[6] & ( (!\SW[1]~input_o  & ((jtag_display_data[6]))) # (\SW[1]~input_o  & (jtag_display_addr_reg[6])) ) ) ) # ( !\SW[0]~input_o  & ( !display_data_reg[6] & ( (display_address[6] & 
// \SW[1]~input_o ) ) ) )

	.dataa(!jtag_display_addr_reg[6]),
	.datab(!jtag_display_data[6]),
	.datac(!display_address[6]),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!display_data_reg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[6]~6 .extended_lut = "off";
defparam \display_value[6]~6 .lut_mask = 64'h000F3355FF0F3355;
defparam \display_value[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \WideOr26~0 (
// Equation(s):
// \WideOr26~0_combout  = ( \display_value[6]~6_combout  & ( (!\display_value[5]~5_combout  & (!\display_value[7]~7_combout  $ (\display_value[4]~4_combout ))) ) ) # ( !\display_value[6]~6_combout  & ( (\display_value[4]~4_combout  & 
// (!\display_value[7]~7_combout  $ (\display_value[5]~5_combout ))) ) )

	.dataa(!\display_value[7]~7_combout ),
	.datab(!\display_value[5]~5_combout ),
	.datac(!\display_value[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_value[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr26~0 .extended_lut = "off";
defparam \WideOr26~0 .lut_mask = 64'h0909090984848484;
defparam \WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N39
cyclonev_lcell_comb \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = ( \display_value[6]~6_combout  & ( (!\display_value[4]~4_combout  & ((\display_value[7]~7_combout ) # (\display_value[5]~5_combout ))) # (\display_value[4]~4_combout  & (!\display_value[5]~5_combout  $ (\display_value[7]~7_combout 
// ))) ) ) # ( !\display_value[6]~6_combout  & ( (\display_value[4]~4_combout  & (\display_value[5]~5_combout  & \display_value[7]~7_combout )) ) )

	.dataa(!\display_value[4]~4_combout ),
	.datab(gnd),
	.datac(!\display_value[5]~5_combout ),
	.datad(!\display_value[7]~7_combout ),
	.datae(gnd),
	.dataf(!\display_value[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr25~0 .extended_lut = "off";
defparam \WideOr25~0 .lut_mask = 64'h000500055AAF5AAF;
defparam \WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = (!\display_value[6]~6_combout  & (!\display_value[4]~4_combout  & (\display_value[5]~5_combout  & !\display_value[7]~7_combout ))) # (\display_value[6]~6_combout  & (\display_value[7]~7_combout  & ((!\display_value[4]~4_combout ) # 
// (\display_value[5]~5_combout ))))

	.dataa(!\display_value[4]~4_combout ),
	.datab(!\display_value[5]~5_combout ),
	.datac(!\display_value[6]~6_combout ),
	.datad(!\display_value[7]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr24~0 .extended_lut = "off";
defparam \WideOr24~0 .lut_mask = 64'h200B200B200B200B;
defparam \WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N27
cyclonev_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = ( \display_value[6]~6_combout  & ( (!\display_value[4]~4_combout  & (!\display_value[5]~5_combout  & !\display_value[7]~7_combout )) # (\display_value[4]~4_combout  & (\display_value[5]~5_combout )) ) ) # ( 
// !\display_value[6]~6_combout  & ( (!\display_value[4]~4_combout  & (\display_value[5]~5_combout  & \display_value[7]~7_combout )) # (\display_value[4]~4_combout  & (!\display_value[5]~5_combout  & !\display_value[7]~7_combout )) ) )

	.dataa(!\display_value[4]~4_combout ),
	.datab(!\display_value[5]~5_combout ),
	.datac(gnd),
	.datad(!\display_value[7]~7_combout ),
	.datae(gnd),
	.dataf(!\display_value[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~0 .extended_lut = "off";
defparam \WideOr23~0 .lut_mask = 64'h4422442299119911;
defparam \WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = ( \display_value[6]~6_combout  & ( (!\display_value[7]~7_combout  & ((!\display_value[5]~5_combout ) # (\display_value[4]~4_combout ))) ) ) # ( !\display_value[6]~6_combout  & ( (\display_value[4]~4_combout  & 
// ((!\display_value[5]~5_combout ) # (!\display_value[7]~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\display_value[5]~5_combout ),
	.datac(!\display_value[4]~4_combout ),
	.datad(!\display_value[7]~7_combout ),
	.datae(gnd),
	.dataf(!\display_value[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr22~0 .extended_lut = "off";
defparam \WideOr22~0 .lut_mask = 64'h0F0C0F0CCF00CF00;
defparam \WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N45
cyclonev_lcell_comb \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = ( \display_value[6]~6_combout  & ( (\display_value[4]~4_combout  & (!\display_value[5]~5_combout  $ (!\display_value[7]~7_combout ))) ) ) # ( !\display_value[6]~6_combout  & ( (!\display_value[7]~7_combout  & 
// ((\display_value[5]~5_combout ) # (\display_value[4]~4_combout ))) ) )

	.dataa(!\display_value[4]~4_combout ),
	.datab(!\display_value[5]~5_combout ),
	.datac(gnd),
	.datad(!\display_value[7]~7_combout ),
	.datae(gnd),
	.dataf(!\display_value[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr21~0 .extended_lut = "off";
defparam \WideOr21~0 .lut_mask = 64'h7700770011441144;
defparam \WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = ( \display_value[6]~6_combout  & ( (!\display_value[7]~7_combout  & ((!\display_value[5]~5_combout ) # (!\display_value[4]~4_combout ))) # (\display_value[7]~7_combout  & ((\display_value[4]~4_combout ) # 
// (\display_value[5]~5_combout ))) ) ) # ( !\display_value[6]~6_combout  & ( (\display_value[5]~5_combout ) # (\display_value[7]~7_combout ) ) )

	.dataa(!\display_value[7]~7_combout ),
	.datab(!\display_value[5]~5_combout ),
	.datac(!\display_value[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_value[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr20~0 .extended_lut = "off";
defparam \WideOr20~0 .lut_mask = 64'h77777777BDBDBDBD;
defparam \WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N51
cyclonev_lcell_comb \display_value[9]~9 (
// Equation(s):
// \display_value[9]~9_combout  = ( \SW[0]~input_o  & ( (\SW[1]~input_o  & jtag_display_addr_reg[9]) ) ) # ( !\SW[0]~input_o  & ( (\SW[1]~input_o  & display_address[9]) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!jtag_display_addr_reg[9]),
	.datad(!display_address[9]),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[9]~9 .extended_lut = "off";
defparam \display_value[9]~9 .lut_mask = 64'h0055005505050505;
defparam \display_value[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N12
cyclonev_lcell_comb \display_value[8]~8 (
// Equation(s):
// \display_value[8]~8_combout  = ( jtag_display_addr_reg[8] & ( (\SW[1]~input_o  & ((\SW[0]~input_o ) # (\display_address[8]~DUPLICATE_q ))) ) ) # ( !jtag_display_addr_reg[8] & ( (\display_address[8]~DUPLICATE_q  & (!\SW[0]~input_o  & \SW[1]~input_o )) ) )

	.dataa(!\display_address[8]~DUPLICATE_q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_display_addr_reg[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[8]~8 .extended_lut = "off";
defparam \display_value[8]~8 .lut_mask = 64'h0404040407070707;
defparam \display_value[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N21
cyclonev_lcell_comb \display_value[11]~11 (
// Equation(s):
// \display_value[11]~11_combout  = ( display_address[11] & ( (\SW[1]~input_o  & ((!\SW[0]~input_o ) # (jtag_display_addr_reg[11]))) ) ) # ( !display_address[11] & ( (\SW[1]~input_o  & (\SW[0]~input_o  & jtag_display_addr_reg[11])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!jtag_display_addr_reg[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!display_address[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[11]~11 .extended_lut = "off";
defparam \display_value[11]~11 .lut_mask = 64'h0101010145454545;
defparam \display_value[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N18
cyclonev_lcell_comb \display_value[10]~10 (
// Equation(s):
// \display_value[10]~10_combout  = ( jtag_display_addr_reg[10] & ( (\SW[1]~input_o  & ((display_address[10]) # (\SW[0]~input_o ))) ) ) # ( !jtag_display_addr_reg[10] & ( (\SW[1]~input_o  & (!\SW[0]~input_o  & display_address[10])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!display_address[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!jtag_display_addr_reg[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[10]~10 .extended_lut = "off";
defparam \display_value[10]~10 .lut_mask = 64'h0404040415151515;
defparam \display_value[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N24
cyclonev_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = ( \display_value[10]~10_combout  & ( (!\display_value[9]~9_combout  & (!\display_value[8]~8_combout  $ (\display_value[11]~11_combout ))) ) ) # ( !\display_value[10]~10_combout  & ( (\display_value[8]~8_combout  & 
// (!\display_value[9]~9_combout  $ (\display_value[11]~11_combout ))) ) )

	.dataa(!\display_value[9]~9_combout ),
	.datab(!\display_value[8]~8_combout ),
	.datac(!\display_value[11]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_value[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr19~0 .extended_lut = "off";
defparam \WideOr19~0 .lut_mask = 64'h2121212182828282;
defparam \WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N27
cyclonev_lcell_comb \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = ( \display_value[10]~10_combout  & ( (!\display_value[9]~9_combout  & (!\display_value[8]~8_combout  $ (!\display_value[11]~11_combout ))) # (\display_value[9]~9_combout  & ((!\display_value[8]~8_combout ) # 
// (\display_value[11]~11_combout ))) ) ) # ( !\display_value[10]~10_combout  & ( (\display_value[9]~9_combout  & (\display_value[8]~8_combout  & \display_value[11]~11_combout )) ) )

	.dataa(!\display_value[9]~9_combout ),
	.datab(!\display_value[8]~8_combout ),
	.datac(gnd),
	.datad(!\display_value[11]~11_combout ),
	.datae(gnd),
	.dataf(!\display_value[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr18~0 .extended_lut = "off";
defparam \WideOr18~0 .lut_mask = 64'h0011001166DD66DD;
defparam \WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N6
cyclonev_lcell_comb \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = ( \display_value[10]~10_combout  & ( (\display_value[11]~11_combout  & ((!\display_value[8]~8_combout ) # (\display_value[9]~9_combout ))) ) ) # ( !\display_value[10]~10_combout  & ( (\display_value[9]~9_combout  & 
// (!\display_value[8]~8_combout  & !\display_value[11]~11_combout )) ) )

	.dataa(!\display_value[9]~9_combout ),
	.datab(!\display_value[8]~8_combout ),
	.datac(!\display_value[11]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_value[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr17~0 .extended_lut = "off";
defparam \WideOr17~0 .lut_mask = 64'h404040400D0D0D0D;
defparam \WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N9
cyclonev_lcell_comb \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = ( \display_value[10]~10_combout  & ( (!\display_value[9]~9_combout  & (!\display_value[8]~8_combout  & !\display_value[11]~11_combout )) # (\display_value[9]~9_combout  & (\display_value[8]~8_combout )) ) ) # ( 
// !\display_value[10]~10_combout  & ( (!\display_value[9]~9_combout  & (\display_value[8]~8_combout  & !\display_value[11]~11_combout )) # (\display_value[9]~9_combout  & (!\display_value[8]~8_combout  & \display_value[11]~11_combout )) ) )

	.dataa(!\display_value[9]~9_combout ),
	.datab(!\display_value[8]~8_combout ),
	.datac(gnd),
	.datad(!\display_value[11]~11_combout ),
	.datae(gnd),
	.dataf(!\display_value[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr16~0 .extended_lut = "off";
defparam \WideOr16~0 .lut_mask = 64'h2244224499119911;
defparam \WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N0
cyclonev_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ( \display_value[10]~10_combout  & ( (!\display_value[11]~11_combout  & ((!\display_value[9]~9_combout ) # (\display_value[8]~8_combout ))) ) ) # ( !\display_value[10]~10_combout  & ( (\display_value[8]~8_combout  & 
// ((!\display_value[9]~9_combout ) # (!\display_value[11]~11_combout ))) ) )

	.dataa(!\display_value[9]~9_combout ),
	.datab(!\display_value[8]~8_combout ),
	.datac(!\display_value[11]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_value[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~0 .extended_lut = "off";
defparam \WideOr15~0 .lut_mask = 64'h32323232B0B0B0B0;
defparam \WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N3
cyclonev_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = ( \display_value[10]~10_combout  & ( (\display_value[8]~8_combout  & (!\display_value[9]~9_combout  $ (!\display_value[11]~11_combout ))) ) ) # ( !\display_value[10]~10_combout  & ( (!\display_value[11]~11_combout  & 
// ((\display_value[8]~8_combout ) # (\display_value[9]~9_combout ))) ) )

	.dataa(!\display_value[9]~9_combout ),
	.datab(!\display_value[8]~8_combout ),
	.datac(gnd),
	.datad(!\display_value[11]~11_combout ),
	.datae(gnd),
	.dataf(!\display_value[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~0 .extended_lut = "off";
defparam \WideOr14~0 .lut_mask = 64'h7700770011221122;
defparam \WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N30
cyclonev_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = ( \display_value[11]~11_combout  & ( ((!\display_value[10]~10_combout ) # (\display_value[8]~8_combout )) # (\display_value[9]~9_combout ) ) ) # ( !\display_value[11]~11_combout  & ( (!\display_value[9]~9_combout  & 
// ((\display_value[10]~10_combout ))) # (\display_value[9]~9_combout  & ((!\display_value[8]~8_combout ) # (!\display_value[10]~10_combout ))) ) )

	.dataa(!\display_value[9]~9_combout ),
	.datab(!\display_value[8]~8_combout ),
	.datac(!\display_value[10]~10_combout ),
	.datad(gnd),
	.datae(!\display_value[11]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr13~0 .extended_lut = "off";
defparam \WideOr13~0 .lut_mask = 64'h5E5EF7F75E5EF7F7;
defparam \WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N24
cyclonev_lcell_comb \display_value[14]~14 (
// Equation(s):
// \display_value[14]~14_combout  = ( display_address[14] & ( (\SW[1]~input_o  & ((!\SW[0]~input_o ) # (jtag_display_addr_reg[14]))) ) ) # ( !display_address[14] & ( (\SW[0]~input_o  & (\SW[1]~input_o  & jtag_display_addr_reg[14])) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!jtag_display_addr_reg[14]),
	.datae(gnd),
	.dataf(!display_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[14]~14 .extended_lut = "off";
defparam \display_value[14]~14 .lut_mask = 64'h000500050A0F0A0F;
defparam \display_value[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N42
cyclonev_lcell_comb \display_value[15]~15 (
// Equation(s):
// \display_value[15]~15_combout  = ( \SW[0]~input_o  & ( (jtag_display_addr_reg[15] & \SW[1]~input_o ) ) ) # ( !\SW[0]~input_o  & ( (\SW[1]~input_o  & \display_address[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!jtag_display_addr_reg[15]),
	.datac(!\SW[1]~input_o ),
	.datad(!\display_address[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[15]~15 .extended_lut = "off";
defparam \display_value[15]~15 .lut_mask = 64'h000F000F03030303;
defparam \display_value[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N27
cyclonev_lcell_comb \display_value[13]~13 (
// Equation(s):
// \display_value[13]~13_combout  = (\SW[1]~input_o  & ((!\SW[0]~input_o  & (display_address[13])) # (\SW[0]~input_o  & ((jtag_display_addr_reg[13])))))

	.dataa(!\SW[0]~input_o ),
	.datab(!display_address[13]),
	.datac(!jtag_display_addr_reg[13]),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[13]~13 .extended_lut = "off";
defparam \display_value[13]~13 .lut_mask = 64'h0027002700270027;
defparam \display_value[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N51
cyclonev_lcell_comb \display_value[12]~12 (
// Equation(s):
// \display_value[12]~12_combout  = ( jtag_display_addr_reg[12] & ( (\SW[1]~input_o  & ((\display_address[12]~DUPLICATE_q ) # (\SW[0]~input_o ))) ) ) # ( !jtag_display_addr_reg[12] & ( (!\SW[0]~input_o  & (\display_address[12]~DUPLICATE_q  & \SW[1]~input_o 
// )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\display_address[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!jtag_display_addr_reg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_value[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_value[12]~12 .extended_lut = "off";
defparam \display_value[12]~12 .lut_mask = 64'h0022002200770077;
defparam \display_value[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N15
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( \display_value[12]~12_combout  & ( (!\display_value[14]~14_combout  & (!\display_value[15]~15_combout  $ (\display_value[13]~13_combout ))) # (\display_value[14]~14_combout  & (\display_value[15]~15_combout  & 
// !\display_value[13]~13_combout )) ) ) # ( !\display_value[12]~12_combout  & ( (\display_value[14]~14_combout  & (!\display_value[15]~15_combout  & !\display_value[13]~13_combout )) ) )

	.dataa(!\display_value[14]~14_combout ),
	.datab(gnd),
	.datac(!\display_value[15]~15_combout ),
	.datad(!\display_value[13]~13_combout ),
	.datae(gnd),
	.dataf(!\display_value[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'h50005000A50AA50A;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N33
cyclonev_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ( \display_value[12]~12_combout  & ( (!\display_value[15]~15_combout  & (\display_value[14]~14_combout  & !\display_value[13]~13_combout )) # (\display_value[15]~15_combout  & ((\display_value[13]~13_combout ))) ) ) # ( 
// !\display_value[12]~12_combout  & ( (\display_value[14]~14_combout  & ((\display_value[13]~13_combout ) # (\display_value[15]~15_combout ))) ) )

	.dataa(!\display_value[14]~14_combout ),
	.datab(!\display_value[15]~15_combout ),
	.datac(gnd),
	.datad(!\display_value[13]~13_combout ),
	.datae(gnd),
	.dataf(!\display_value[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr11~0 .extended_lut = "off";
defparam \WideOr11~0 .lut_mask = 64'h1155115544334433;
defparam \WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N30
cyclonev_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = ( \display_value[12]~12_combout  & ( (\display_value[14]~14_combout  & (\display_value[15]~15_combout  & \display_value[13]~13_combout )) ) ) # ( !\display_value[12]~12_combout  & ( (!\display_value[14]~14_combout  & 
// (!\display_value[15]~15_combout  & \display_value[13]~13_combout )) # (\display_value[14]~14_combout  & (\display_value[15]~15_combout )) ) )

	.dataa(!\display_value[14]~14_combout ),
	.datab(!\display_value[15]~15_combout ),
	.datac(!\display_value[13]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_value[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~0 .extended_lut = "off";
defparam \WideOr10~0 .lut_mask = 64'h1919191901010101;
defparam \WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N0
cyclonev_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = ( \display_value[12]~12_combout  & ( (!\display_value[14]~14_combout  & (!\display_value[15]~15_combout  & !\display_value[13]~13_combout )) # (\display_value[14]~14_combout  & ((\display_value[13]~13_combout ))) ) ) # ( 
// !\display_value[12]~12_combout  & ( (!\display_value[14]~14_combout  & (\display_value[15]~15_combout  & \display_value[13]~13_combout )) # (\display_value[14]~14_combout  & (!\display_value[15]~15_combout  & !\display_value[13]~13_combout )) ) )

	.dataa(!\display_value[14]~14_combout ),
	.datab(!\display_value[15]~15_combout ),
	.datac(!\display_value[13]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_value[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~0 .extended_lut = "off";
defparam \WideOr9~0 .lut_mask = 64'h4242424285858585;
defparam \WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N18
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( \display_value[12]~12_combout  & ( (!\display_value[15]~15_combout ) # ((!\display_value[14]~14_combout  & !\display_value[13]~13_combout )) ) ) # ( !\display_value[12]~12_combout  & ( (\display_value[14]~14_combout  & 
// (!\display_value[15]~15_combout  & !\display_value[13]~13_combout )) ) )

	.dataa(!\display_value[14]~14_combout ),
	.datab(!\display_value[15]~15_combout ),
	.datac(!\display_value[13]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display_value[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h40404040ECECECEC;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N3
cyclonev_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ( \display_value[12]~12_combout  & ( !\display_value[15]~15_combout  $ (((\display_value[14]~14_combout  & !\display_value[13]~13_combout ))) ) ) # ( !\display_value[12]~12_combout  & ( (!\display_value[14]~14_combout  & 
// (!\display_value[15]~15_combout  & \display_value[13]~13_combout )) ) )

	.dataa(!\display_value[14]~14_combout ),
	.datab(!\display_value[15]~15_combout ),
	.datac(gnd),
	.datad(!\display_value[13]~13_combout ),
	.datae(gnd),
	.dataf(!\display_value[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~0 .extended_lut = "off";
defparam \WideOr7~0 .lut_mask = 64'h0088008899CC99CC;
defparam \WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N21
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( \display_value[12]~12_combout  & ( (!\display_value[14]~14_combout  $ (!\display_value[13]~13_combout )) # (\display_value[15]~15_combout ) ) ) # ( !\display_value[12]~12_combout  & ( (!\display_value[14]~14_combout  $ 
// (!\display_value[15]~15_combout )) # (\display_value[13]~13_combout ) ) )

	.dataa(!\display_value[14]~14_combout ),
	.datab(!\display_value[15]~15_combout ),
	.datac(gnd),
	.datad(!\display_value[13]~13_combout ),
	.datae(gnd),
	.dataf(!\display_value[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h66FF66FF77BB77BB;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y34_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
