{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686251473566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686251473581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  8 22:11:13 2023 " "Processing started: Thu Jun  8 22:11:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686251473581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1686251473581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE446_PROJECT -c EE446_PROJECT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE446_PROJECT -c EE446_PROJECT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1686251473593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1686251474567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1686251474568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule " "Found entity 1: topmodule" {  } { { "topmodule.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/topmodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_sync_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file register_sync_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_sync_rw " "Found entity 1: Register_sync_rw" {  } { { "Register_sync_rw.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Register_sync_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/PCLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Instruction_memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_control.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_control " "Found entity 1: Decoder_control" {  } { { "Decoder_control.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Decoder_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constgen.v 1 1 " "Found 1 design units, including 1 entities, in source file constgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConstGen " "Found entity 1: ConstGen" {  } { { "ConstGen.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/ConstGen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.v 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/ConditionalLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/ALUDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686251482955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686251482955 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shifter shifter.v(13) " "Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module \"shifter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shifter.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/shifter.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1686251482957 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(24) " "Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/ALU.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1686251482958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmodule " "Elaborating entity \"topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1686251483091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "topmodule.v" "datapath" { Text "D:/Desktop/metu20232/ee446/project/hdl/topmodule.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath\|ALU:inst15 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath\|ALU:inst15\"" {  } { { "datapath.bdf" "inst15" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 200 3328 3616 344 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple datapath:datapath\|Register_simple:execute_regRD1 " "Elaborating entity \"Register_simple\" for hierarchy \"datapath:datapath\|Register_simple:execute_regRD1\"" {  } { { "datapath.bdf" "execute_regRD1" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 192 1976 2248 304 "execute_regRD1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file datapath:datapath\|Register_file:inst1 " "Elaborating entity \"Register_file\" for hierarchy \"datapath:datapath\|Register_file:inst1\"" {  } { { "datapath.bdf" "inst1" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 224 1512 1784 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw datapath:datapath\|Register_file:inst1\|Register_sync_rw:registers\[0\].Reg " "Elaborating entity \"Register_sync_rw\" for hierarchy \"datapath:datapath\|Register_file:inst1\|Register_sync_rw:registers\[0\].Reg\"" {  } { { "Register_file.v" "registers\[0\].Reg" { Text "D:/Desktop/metu20232/ee446/project/hdl/Register_file.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4to16 datapath:datapath\|Register_file:inst1\|Decoder_4to16:dec " "Elaborating entity \"Decoder_4to16\" for hierarchy \"datapath:datapath\|Register_file:inst1\|Decoder_4to16:dec\"" {  } { { "Register_file.v" "dec" { Text "D:/Desktop/metu20232/ee446/project/hdl/Register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16to1 datapath:datapath\|Register_file:inst1\|Mux_16to1:mux_0 " "Elaborating entity \"Mux_16to1\" for hierarchy \"datapath:datapath\|Register_file:inst1\|Mux_16to1:mux_0\"" {  } { { "Register_file.v" "mux_0" { Text "D:/Desktop/metu20232/ee446/project/hdl/Register_file.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 datapath:datapath\|Mux_2to1:inst11 " "Elaborating entity \"Mux_2to1\" for hierarchy \"datapath:datapath\|Mux_2to1:inst11\"" {  } { { "datapath.bdf" "inst11" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 480 1520 1824 592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory datapath:datapath\|Memory:inst17 " "Elaborating entity \"Memory\" for hierarchy \"datapath:datapath\|Memory:inst17\"" {  } { { "datapath.bdf" "inst17" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 184 4656 4976 296 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483395 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76 0 99 Memory.v(21) " "Verilog HDL warning at Memory.v(21): number of words (76) in memory file does not match the number of elements in the address range \[0:99\]" {  } { { "Memory.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Memory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1686251483434 "|topmodule|datapath:datapath|Memory:inst17"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Memory.v(16) " "Verilog HDL warning at Memory.v(16): initial value for variable mem should be constant" {  } { { "Memory.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Memory.v" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1686251483434 "|topmodule|datapath:datapath|Memory:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder datapath:datapath\|Adder:PCPlus4 " "Elaborating entity \"Adder\" for hierarchy \"datapath:datapath\|Adder:PCPlus4\"" {  } { { "datapath.bdf" "PCPlus4" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 360 40 328 440 "PCPlus4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstGen datapath:datapath\|ConstGen:inst10 " "Elaborating entity \"ConstGen\" for hierarchy \"datapath:datapath\|ConstGen:inst10\"" {  } { { "datapath.bdf" "inst10" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 376 -176 -24 456 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 datapath:datapath\|Mux_2to1:inst6 " "Elaborating entity \"Mux_2to1\" for hierarchy \"datapath:datapath\|Mux_2to1:inst6\"" {  } { { "datapath.bdf" "inst6" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 408 1088 1392 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple datapath:datapath\|Register_simple:writeback_regWA3W " "Elaborating entity \"Register_simple\" for hierarchy \"datapath:datapath\|Register_simple:writeback_regWA3W\"" {  } { { "datapath.bdf" "writeback_regWA3W" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 688 5248 5520 800 "writeback_regWA3W" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory datapath:datapath\|Instruction_memory:inst5 " "Elaborating entity \"Instruction_memory\" for hierarchy \"datapath:datapath\|Instruction_memory:inst5\"" {  } { { "datapath.bdf" "inst5" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 160 96 416 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483482 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "120 0 200 Instruction_memory.v(19) " "Verilog HDL warning at Instruction_memory.v(19): number of words (120) in memory file does not match the number of elements in the address range \[0:200\]" {  } { { "Instruction_memory.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Instruction_memory.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1686251483494 "|topmodule|datapath:datapath|Instruction_memory:inst5"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Instruction_memory.v(14) " "Verilog HDL warning at Instruction_memory.v(14): initial value for variable mem should be constant" {  } { { "Instruction_memory.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Instruction_memory.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1686251483494 "|topmodule|datapath:datapath|Instruction_memory:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 Instruction_memory.v(11) " "Net \"mem\" at Instruction_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/Instruction_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1686251483494 "|topmodule|datapath:datapath|Instruction_memory:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstGen datapath:datapath\|ConstGen:inst7 " "Elaborating entity \"ConstGen\" for hierarchy \"datapath:datapath\|ConstGen:inst7\"" {  } { { "datapath.bdf" "inst7" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 528 1048 1200 608 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstGen.v(4) " "Verilog HDL assignment warning at ConstGen.v(4): truncated value with size 32 to match size of target (4)" {  } { { "ConstGen.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/ConstGen.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1686251483511 "|topmodule|datapath:datapath|ConstGen:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstGen datapath:datapath\|ConstGen:inst3 " "Elaborating entity \"ConstGen\" for hierarchy \"datapath:datapath\|ConstGen:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { -80 904 1056 0 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstGen.v(4) " "Verilog HDL assignment warning at ConstGen.v(4): truncated value with size 32 to match size of target (4)" {  } { { "ConstGen.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/ConstGen.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1686251483520 "|topmodule|datapath:datapath|ConstGen:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:datapath\|shifter:inst14 " "Elaborating entity \"shifter\" for hierarchy \"datapath:datapath\|shifter:inst14\"" {  } { { "datapath.bdf" "inst14" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 368 3008 3280 480 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 64 to match size of target (32)" {  } { { "shifter.v" "" { Text "D:/Desktop/metu20232/ee446/project/hdl/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1686251483531 "|topmodule|datapath:datapath|shifter:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender datapath:datapath\|Extender:inst8 " "Elaborating entity \"Extender\" for hierarchy \"datapath:datapath\|Extender:inst8\"" {  } { { "datapath.bdf" "inst8" { Schematic "D:/Desktop/metu20232/ee446/project/hdl/datapath.bdf" { { 760 1168 1344 840 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic ConditionalLogic:conditionalLogic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"ConditionalLogic:conditionalLogic\"" {  } { { "topmodule.v" "conditionalLogic" { Text "D:/Desktop/metu20232/ee446/project/hdl/topmodule.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ConditionalLogic:conditionalLogic\|ConditionCheck:conditionCheck " "Elaborating entity \"ConditionCheck\" for hierarchy \"ConditionalLogic:conditionalLogic\|ConditionCheck:conditionCheck\"" {  } { { "ConditionalLogic.v" "conditionCheck" { Text "D:/Desktop/metu20232/ee446/project/hdl/ConditionalLogic.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw ConditionalLogic:conditionalLogic\|Register_sync_rw:r1 " "Elaborating entity \"Register_sync_rw\" for hierarchy \"ConditionalLogic:conditionalLogic\|Register_sync_rw:r1\"" {  } { { "ConditionalLogic.v" "r1" { Text "D:/Desktop/metu20232/ee446/project/hdl/ConditionalLogic.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_control Decoder_control:decoder_control " "Elaborating entity \"Decoder_control\" for hierarchy \"Decoder_control:decoder_control\"" {  } { { "topmodule.v" "decoder_control" { Text "D:/Desktop/metu20232/ee446/project/hdl/topmodule.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder Decoder_control:decoder_control\|ALUDecoder:ALUdecoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"Decoder_control:decoder_control\|ALUDecoder:ALUdecoder\"" {  } { { "Decoder_control.v" "ALUdecoder" { Text "D:/Desktop/metu20232/ee446/project/hdl/Decoder_control.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic Decoder_control:decoder_control\|PCLogic:pclogic " "Elaborating entity \"PCLogic\" for hierarchy \"Decoder_control:decoder_control\|PCLogic:pclogic\"" {  } { { "Decoder_control.v" "pclogic" { Text "D:/Desktop/metu20232/ee446/project/hdl/Decoder_control.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder Decoder_control:decoder_control\|MainDecoder:mainDecoder " "Elaborating entity \"MainDecoder\" for hierarchy \"Decoder_control:decoder_control\|MainDecoder:mainDecoder\"" {  } { { "Decoder_control.v" "mainDecoder" { Text "D:/Desktop/metu20232/ee446/project/hdl/Decoder_control.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Register_simple:execute_PCSrc " "Elaborating entity \"Register_simple\" for hierarchy \"Register_simple:execute_PCSrc\"" {  } { { "topmodule.v" "execute_PCSrc" { Text "D:/Desktop/metu20232/ee446/project/hdl/topmodule.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Register_simple:execute_FlagWriteD " "Elaborating entity \"Register_simple\" for hierarchy \"Register_simple:execute_FlagWriteD\"" {  } { { "topmodule.v" "execute_FlagWriteD" { Text "D:/Desktop/metu20232/ee446/project/hdl/topmodule.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Register_simple:execute_shamtD " "Elaborating entity \"Register_simple\" for hierarchy \"Register_simple:execute_shamtD\"" {  } { { "topmodule.v" "execute_shamtD" { Text "D:/Desktop/metu20232/ee446/project/hdl/topmodule.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686251483680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686251484290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  8 22:11:24 2023 " "Processing ended: Thu Jun  8 22:11:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686251484290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686251484290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686251484290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1686251484290 ""}
