Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
engine_0 (smtbmc) returned pass
cover trace: engine_0/trace0.vcd
  reached cover statement simple_formal.$cover$simple_formal.v:16$12 at simple_formal.v:16.20-17.23 in step 0
