Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'teach_soc_top' does not have a parameter named SIMULATION [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/trace_tb.v:37]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:439]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/trace_tb.v" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
