// Seed: 1180434403
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    output tri1 id_7,
    input tri id_8
);
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    output wire  id_2
);
  id_4 :
  assert property (@(posedge id_1) id_1 == id_1) id_4 <= {1'b0{1'h0}} * 1;
  module_0(
      id_0, id_0, id_0, id_0, id_2, id_0, id_2, id_2, id_0
  );
  assign id_4 = 1;
  assign id_4 = 1;
endmodule
