# Compile of butterfly.v was successful.
vsim work.Wrap_tb -voptargs=+acc
# vsim work.Wrap_tb -voptargs="+acc" 
# Start time: 23:41:38 on Jan 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Wrap_tb(fast)
# Loading work.wrap(fast)
# Loading work.INOUT_GEN1(fast)
# Loading work.INTT_GEN1(fast)
# Loading work.NTT_GEN1(fast)
# Loading work.RAM(fast)
# Loading work.mode(fast)
# Loading work.Address_Gen(fast)
# Loading work.control(fast)
# Loading work.butterfly(fast)
# Loading work.MULT3(fast)
# Loading work.mont_reduce(fast)
# Loading work.BKmodADD(fast)
# Loading work.pg16SUM(fast)
# Loading work.GrayCell(fast)
# Loading work.BlackCell(fast)
# Loading work.xor16SUM(fast)
# Loading work.BKmodSUB(fast)
# Loading work.pg16SUB(fast)
# Loading work.xor16SUB(fast)
# Loading work.barret_reduce(fast)
# Loading work.mux_xx2_p(fast)
# Loading work.fifo(fast)
add wave -position insertpoint sim:/Wrap_tb/dut/*
run -all
# Finished the NTT test
# Finished the INTT test
# ** Note: $finish    : /home/haka/Desktop/KyberV12/dut_quartus_fqmul/Wrap_tb.v(1518)
#    Time: 409155 ns  Iteration: 2  Instance: /Wrap_tb
# 1
# Break in Module Wrap_tb at /home/haka/Desktop/KyberV12/dut_quartus_fqmul/Wrap_tb.v line 1518
# End time: 23:43:21 on Jan 08,2024, Elapsed time: 0:01:43
# Errors: 0, Warnings: 2
