
*** Running vivado
    with args -log system_LinearImageFiltering_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_LinearImageFiltering_0_0.tcl


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_LinearImageFiltering_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.895 ; gain = 0.027 ; free physical = 787 ; free virtual = 12772
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristi/Documents/ACES/RC-Project/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristi/AMD/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_LinearImageFiltering_0_0
Command: synth_design -top system_LinearImageFiltering_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 291892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2054.172 ; gain = 404.715 ; free physical = 220 ; free virtual = 11786
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_LinearImageFiltering_0_0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ip/system_LinearImageFiltering_0_0/synth/system_LinearImageFiltering_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_cols' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/ip/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/cristi/AMD/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/cristi/AMD/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/ip/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/ip/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/ip/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_mul_30s_30s_30_2_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_mul_30s_30s_30_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mul_30s_30s_30_2_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_mul_30s_30s_30_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_cols' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_control_s_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_control_s_axi.v:261]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_control_s_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_mem__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_mem__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_mem__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_mem__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_kernel_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_mul_32s_32s_32_2_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mul_32s_32s_32_2_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_udiv_32ns_32ns_30_36_seq_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_udiv_32ns_32ns_30_36_seq_1_divseq' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_udiv_32ns_32ns_30_36_seq_1_divseq' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_udiv_32ns_32ns_30_36_seq_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_LinearImageFiltering_0_0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ip/system_LinearImageFiltering_0_0/synth/system_LinearImageFiltering_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred237_state11_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.v:608]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred257_state7_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.v:616]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_control_s_axi.v:354]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:150]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:150]
WARNING: [Synth 8-7129] Port reset in module LinearImageFilter_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LinearImageFilter_mul_30s_30s_30_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized31 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2257.141 ; gain = 607.684 ; free physical = 214 ; free virtual = 11567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2274.953 ; gain = 625.496 ; free physical = 219 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2274.953 ; gain = 625.496 ; free physical = 219 ; free virtual = 11573
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2280.891 ; gain = 0.000 ; free physical = 221 ; free virtual = 11575
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ip/system_LinearImageFiltering_0_0/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ip/system_LinearImageFiltering_0_0/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/system_LinearImageFiltering_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/system_LinearImageFiltering_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.734 ; gain = 0.000 ; free physical = 209 ; free virtual = 11573
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2365.770 ; gain = 0.000 ; free physical = 214 ; free virtual = 11579
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 207 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 207 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/system_LinearImageFiltering_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 207 ; free virtual = 11573
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:40]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 214 ; free virtual = 11582
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fmul_32ns_32ns_32_4_max_dsp_1_U2/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fmul_32ns_32ns_32_4_max_dsp_1_U2/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fmul_32ns_32ns_32_4_max_dsp_1_U2/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_cols_fu_254/fmul_32ns_32ns_32_4_max_dsp_1_U2/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U29/buff0_reg' and it is trimmed from '32' to '30' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'udiv_ln52_reg_710_reg' and it is trimmed from '32' to '30' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter.v:1143]
WARNING: [Synth 8-3936] Found unconnected internal register 'udiv_ln52_1_reg_715_reg' and it is trimmed from '32' to '30' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/system/ipshared/2f64/hdl/verilog/LinearImageFilter.v:1142]
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_17_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_17_viv.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[47]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[46]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[45]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[44]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[43]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[42]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[41]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[40]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[39]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[38]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[37]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[36]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[35]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[34]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[33]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[32]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[31]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[30]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[29]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[28]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[27]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[26]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[25]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[24]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[23]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[22]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[21]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[20]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[19]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[18]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[17]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[16]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[15]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[14]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[13]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[47]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[46]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[45]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[44]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[43]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[42]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[41]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[40]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[39]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[38]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[37]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[36]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[35]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[34]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[33]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[32]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[31]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[30]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[29]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[28]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[27]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[26]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[25]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[24]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[23]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[22]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[21]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[20]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[19]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[18]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_30s_30s_30_2_1_U3/buff0_reg[17]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_cols.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module LinearImageFilter_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module LinearImageFilter_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_out_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_out_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[47]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[46]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[45]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[44]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[43]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[42]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[41]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[40]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[39]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[38]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[37]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[36]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[35]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[34]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[33]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[32]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[31]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[30]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[29]) is unused and will be removed from module LinearImageFilter.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U29/buff0_reg[28]) is unused and will be removed from module LinearImageFilter.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 231 ; free virtual = 11597
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_32s_32_2_1_U29/tmp_product_6 : 0 0 : 3137 5505 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U29/tmp_product_6 : 0 1 : 2368 5505 : Used 1 time 0
 Sort Area is  mul_30s_30s_30_2_1_U3/tmp_product_0 : 0 0 : 3119 5487 : Used 1 time 0
 Sort Area is  mul_30s_30s_30_2_1_U3/tmp_product_0 : 0 1 : 2368 5487 : Used 1 time 0
 Sort Area is  mul_30s_30s_30_2_1_U3/tmp_product_3 : 0 0 : 2296 4424 : Used 1 time 0
 Sort Area is  mul_30s_30s_30_2_1_U3/tmp_product_3 : 0 1 : 2128 4424 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U29/tmp_product_8 : 0 0 : 2301 4416 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U29/tmp_product_8 : 0 1 : 2115 4416 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/kernel_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                                       | Dynamic             | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                       | C+A'*B'             | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                       | (A*B)'              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                       | PCIN>>17+(A*B)'     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3                       | PCIN+A:B+C          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_cols | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_cols | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_cols | (PCIN>>17+A*B')'    | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                     | (A''*B'')'          | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                     | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                     | (PCIN>>17+A''*B'')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   334|
|2     |DSP48E1  |    11|
|12    |LUT1     |   127|
|13    |LUT2     |   851|
|14    |LUT3     |  1051|
|15    |LUT4     |   824|
|16    |LUT5     |   481|
|17    |LUT6     |   507|
|18    |MUXCY    |    74|
|19    |MUXF7    |     6|
|20    |RAMB18E1 |     3|
|22    |SRL16E   |   172|
|23    |XORCY    |    25|
|24    |FDE      |     3|
|25    |FDRE     |  4198|
|26    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 324 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2365.770 ; gain = 625.496 ; free physical = 226 ; free virtual = 11599
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2365.770 ; gain = 716.312 ; free physical = 226 ; free virtual = 11599
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2365.770 ; gain = 0.000 ; free physical = 501 ; free virtual = 11874
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.770 ; gain = 0.000 ; free physical = 502 ; free virtual = 11875
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: 638fda8d
INFO: [Common 17-83] Releasing license: Synthesis
263 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 2365.770 ; gain = 1033.875 ; free physical = 502 ; free virtual = 11875
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1973.948; main = 1646.493; forked = 374.926
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3357.289; main = 2365.738; forked = 991.551
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2389.746 ; gain = 0.000 ; free physical = 502 ; free virtual = 11875
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/system_LinearImageFiltering_0_0_synth_1/system_LinearImageFiltering_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_LinearImageFiltering_0_0, cache-ID = a574b9580901a8d6
INFO: [Coretcl 2-1174] Renamed 171 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2389.746 ; gain = 0.000 ; free physical = 488 ; free virtual = 11871
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/system_LinearImageFiltering_0_0_synth_1/system_LinearImageFiltering_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_LinearImageFiltering_0_0_utilization_synth.rpt -pb system_LinearImageFiltering_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 24 13:10:45 2024...
