<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="185001fs"></ZoomEndTime>
      <Cursor1Time time="185000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="142"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="33" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/writedata" type="array">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dataadr" type="array">
      <obj_property name="ElementShortName">dataadr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataadr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/instr" type="array">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/readdata" type="array">
      <obj_property name="ElementShortName">readdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/imem/a" type="array">
      <obj_property name="ElementShortName">a[5:0]</obj_property>
      <obj_property name="ObjectShortName">a[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/funct" type="array">
      <obj_property name="ElementShortName">funct[5:0]</obj_property>
      <obj_property name="ObjectShortName">funct[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/memtoreg" type="logic">
      <obj_property name="ElementShortName">memtoreg</obj_property>
      <obj_property name="ObjectShortName">memtoreg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/branch" type="logic">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/alusrc" type="logic">
      <obj_property name="ElementShortName">alusrc</obj_property>
      <obj_property name="ObjectShortName">alusrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/regdst" type="logic">
      <obj_property name="ElementShortName">regdst</obj_property>
      <obj_property name="ObjectShortName">regdst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/regwrite" type="logic">
      <obj_property name="ElementShortName">regwrite</obj_property>
      <obj_property name="ObjectShortName">regwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/md/jump" type="logic">
      <obj_property name="ElementShortName">jump</obj_property>
      <obj_property name="ObjectShortName">jump</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/c/ad/alucontrol" type="array">
      <obj_property name="ElementShortName">alucontrol[2:0]</obj_property>
      <obj_property name="ObjectShortName">alucontrol[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/pcreg/d" type="array">
      <obj_property name="ElementShortName">d[31:0]</obj_property>
      <obj_property name="ObjectShortName">d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/pcreg/q" type="array">
      <obj_property name="ElementShortName">q[31:0]</obj_property>
      <obj_property name="ObjectShortName">q[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/aluout" type="array">
      <obj_property name="ElementShortName">aluout[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/signextsignal" type="array">
      <obj_property name="ElementShortName">signextsignal[1:0]</obj_property>
      <obj_property name="ObjectShortName">signextsignal[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/writereg" type="array">
      <obj_property name="ElementShortName">writereg[4:0]</obj_property>
      <obj_property name="ObjectShortName">writereg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/pcnext" type="array">
      <obj_property name="ElementShortName">pcnext[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcnext[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/pcnextbr" type="array">
      <obj_property name="ElementShortName">pcnextbr[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcnextbr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/pcplus4" type="array">
      <obj_property name="ElementShortName">pcplus4[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcplus4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/pcbranch" type="array">
      <obj_property name="ElementShortName">pcbranch[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcbranch[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/signimm" type="array">
      <obj_property name="ElementShortName">signimm[31:0]</obj_property>
      <obj_property name="ObjectShortName">signimm[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/signimmsh" type="array">
      <obj_property name="ElementShortName">signimmsh[31:0]</obj_property>
      <obj_property name="ObjectShortName">signimmsh[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/srca" type="array">
      <obj_property name="ElementShortName">srca[31:0]</obj_property>
      <obj_property name="ObjectShortName">srca[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/srcb" type="array">
      <obj_property name="ElementShortName">srcb[31:0]</obj_property>
      <obj_property name="ObjectShortName">srcb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/top/mips/dp/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
</wave_config>
