INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab3/lab3.srcs/sources_1/new/cla_16_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab3/lab3.srcs/sources_1/new/cla_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab3/lab3.srcs/sources_1/new/cla_4bit_2output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4bit_2output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab3/lab3.srcs/sim_1/new/cla_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_sim
