

================================================================
== Vivado HLS Report for 'K_add'
================================================================
* Date:           Sun Jul  4 19:10:58 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        K_add
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131089|   131089| 0.437 ms | 0.437 ms |  131089|  131089|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |   131082|   131082|        13|          2|          1|  65536|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     449|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        2|      -|      796|    1068|    -|
|Memory               |        0|      -|       32|       8|    -|
|Multiplexer          |        -|      -|        -|     134|    -|
|Register             |        0|      -|      815|      64|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        2|      0|     1643|    1723|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+---------------------+---------+-------+-----+-----+-----+
    |        Instance       |        Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------+---------------------+---------+-------+-----+-----+-----+
    |K_add_control_s_axi_U  |K_add_control_s_axi  |        0|      0|  284|  488|    0|
    |K_add_gmem_m_axi_U     |K_add_gmem_m_axi     |        2|      0|  512|  580|    0|
    +-----------------------+---------------------+---------+-------+-----+-----+-----+
    |Total                  |                     |        2|      0|  796| 1068|    0|
    +-----------------------+---------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |    Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |MOD_V_U  |K_add_MOD_V  |        0|  32|   8|    0|    16|   32|     1|          512|
    +---------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |             |        0|  32|   8|    0|    16|   32|     1|          512|
    +---------+-------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln215_1_fu_265_p2              |     +    |      0|  0|  63|          63|          63|
    |add_ln215_fu_250_p2                |     +    |      0|  0|  63|          63|          63|
    |add_ln647_fu_375_p2                |     +    |      0|  0|  32|          32|          32|
    |i_fu_240_p2                        |     +    |      0|  0|  17|          17|           1|
    |ret_V_2_fu_323_p2                  |     +    |      0|  0|  33|          33|          33|
    |sub_ln1371_fu_355_p2               |     -    |      0|  0|  32|           1|          32|
    |t_V_1_fu_343_p2                    |     -    |      0|  0|  33|          33|          33|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage1_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_401                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_416                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln24_fu_234_p2                |   icmp   |      0|  0|  20|          17|          18|
    |icmp_ln30_fu_222_p2                |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln887_fu_365_p2               |   icmp   |      0|  0|  21|          33|          33|
    |icmp_ln895_fu_335_p2               |   icmp   |      0|  0|  21|          33|          33|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |idx3_V_fu_296_p3                   |  select  |      0|  0|   4|           1|           4|
    |select_ln207_fu_384_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln895_fu_348_p3             |  select  |      0|  0|  33|           1|          33|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |idx_V_fu_290_p2                    |    xor   |      0|  0|   5|           4|           5|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 449|         374|         427|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_175_p4  |   9|          2|   17|         34|
    |gmem_ARADDR                   |  15|          3|   64|        192|
    |gmem_blk_n_AR                 |   9|          2|    1|          2|
    |gmem_blk_n_AW                 |   9|          2|    1|          2|
    |gmem_blk_n_B                  |   9|          2|    1|          2|
    |gmem_blk_n_R                  |   9|          2|    1|          2|
    |gmem_blk_n_W                  |   9|          2|    1|          2|
    |i_0_reg_171                   |   9|          2|   17|         34|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 134|         29|  105|        282|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |MOD_V_load_reg_464        |  32|   0|   32|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_rst_n_inv              |   1|   0|    1|          0|
    |ap_rst_reg_1              |   1|   0|    1|          0|
    |ap_rst_reg_2              |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_449  |  32|   0|   32|          0|
    |gmem_addr_1_reg_432       |  63|   0|   64|          1|
    |gmem_addr_2_read_reg_459  |  32|   0|   32|          0|
    |gmem_addr_2_reg_438       |  63|   0|   64|          1|
    |gmem_addr_reg_392         |  62|   0|   64|          2|
    |i_0_reg_171               |  17|   0|   17|          0|
    |i_reg_427                 |  17|   0|   17|          0|
    |icmp_ln24_reg_423         |   1|   0|    1|          0|
    |icmp_ln30_reg_408         |   1|   0|    1|          0|
    |idx3_V_reg_444            |   4|   0|    4|          0|
    |lshr_ln_reg_470           |  31|   0|   31|          0|
    |p_cast7_reg_413           |  62|   0|   63|          1|
    |p_cast_reg_418            |  62|   0|   63|          1|
    |ret_V_2_reg_476           |  33|   0|   33|          0|
    |select_ln207_reg_483      |  32|   0|   32|          0|
    |tmp_1_reg_398             |  62|   0|   62|          0|
    |tmp_2_reg_403             |  62|   0|   62|          0|
    |icmp_ln24_reg_423         |  64|  32|    1|          0|
    |idx3_V_reg_444            |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 815|  64|  698|          6|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |     K_add    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |     K_add    | return value |
|interrupt              | out |    1| ap_ctrl_hs |     K_add    | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

