// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="process_images_process_images,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.837250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=104,HLS_SYN_DSP=0,HLS_SYN_FF=12689,HLS_SYN_LUT=11684,HLS_VERSION=2024_2}" *)

module process_images (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        conv_out_TDATA,
        conv_out_TVALID,
        conv_out_TREADY,
        conv_out_TKEEP,
        conv_out_TSTRB,
        conv_out_TUSER,
        conv_out_TLAST,
        conv_out_TID,
        conv_out_TDEST,
        max_out_TDATA,
        max_out_TVALID,
        max_out_TREADY,
        max_out_TKEEP,
        max_out_TSTRB,
        max_out_TUSER,
        max_out_TLAST,
        max_out_TID,
        max_out_TDEST,
        min_out_TDATA,
        min_out_TVALID,
        min_out_TREADY,
        min_out_TKEEP,
        min_out_TSTRB,
        min_out_TUSER,
        min_out_TLAST,
        min_out_TID,
        min_out_TDEST,
        avg_out_TDATA,
        avg_out_TVALID,
        avg_out_TREADY,
        avg_out_TKEEP,
        avg_out_TSTRB,
        avg_out_TUSER,
        avg_out_TLAST,
        avg_out_TID,
        avg_out_TDEST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [7:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [0:0] in_stream_TKEEP;
input  [0:0] in_stream_TSTRB;
input  [0:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [0:0] in_stream_TID;
input  [0:0] in_stream_TDEST;
output  [7:0] conv_out_TDATA;
output   conv_out_TVALID;
input   conv_out_TREADY;
output  [0:0] conv_out_TKEEP;
output  [0:0] conv_out_TSTRB;
output  [0:0] conv_out_TUSER;
output  [0:0] conv_out_TLAST;
output  [0:0] conv_out_TID;
output  [0:0] conv_out_TDEST;
output  [7:0] max_out_TDATA;
output   max_out_TVALID;
input   max_out_TREADY;
output  [0:0] max_out_TKEEP;
output  [0:0] max_out_TSTRB;
output  [0:0] max_out_TUSER;
output  [0:0] max_out_TLAST;
output  [0:0] max_out_TID;
output  [0:0] max_out_TDEST;
output  [7:0] min_out_TDATA;
output   min_out_TVALID;
input   min_out_TREADY;
output  [0:0] min_out_TKEEP;
output  [0:0] min_out_TSTRB;
output  [0:0] min_out_TUSER;
output  [0:0] min_out_TLAST;
output  [0:0] min_out_TID;
output  [0:0] min_out_TDEST;
output  [7:0] avg_out_TDATA;
output   avg_out_TVALID;
input   avg_out_TREADY;
output  [0:0] avg_out_TKEEP;
output  [0:0] avg_out_TSTRB;
output  [0:0] avg_out_TUSER;
output  [0:0] avg_out_TLAST;
output  [0:0] avg_out_TID;
output  [0:0] avg_out_TDEST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] img_height;
wire   [31:0] img_width;
reg   [31:0] img_width_read_reg_687;
reg   [31:0] img_height_read_reg_696;
wire   [30:0] smax_fu_359_p3;
reg   [30:0] smax_reg_703;
wire   [30:0] smax1_fu_373_p3;
reg   [30:0] smax1_reg_708;
reg   [0:0] tmp_5_reg_713;
reg   [30:0] lshr_ln95_2_reg_718;
reg   [0:0] tmp_6_reg_723;
reg   [30:0] lshr_ln96_2_reg_728;
wire    ap_CS_fsm_state2;
wire  signed [31:0] sub_fu_425_p2;
reg   [31:0] sub_reg_743;
wire    ap_CS_fsm_state3;
wire  signed [31:0] sub17_fu_430_p2;
reg   [31:0] sub17_reg_750;
wire   [31:0] select_ln37_fu_456_p3;
reg   [31:0] select_ln37_reg_759;
wire   [31:0] select_ln37_1_fu_485_p3;
reg   [31:0] select_ln37_1_reg_764;
wire  signed [30:0] out_h_fu_514_p3;
reg  signed [30:0] out_h_reg_769;
wire   [29:0] trunc_ln95_fu_520_p1;
reg   [29:0] trunc_ln95_reg_775;
wire   [61:0] grp_fu_337_p2;
reg   [61:0] mul_ln3_reg_780;
wire    ap_CS_fsm_state4;
wire   [30:0] select_ln53_fu_559_p3;
reg   [30:0] select_ln53_reg_796;
wire    ap_CS_fsm_state5;
wire   [30:0] select_ln53_1_fu_588_p3;
reg   [30:0] select_ln53_1_reg_801;
wire   [63:0] grp_fu_341_p2;
reg   [63:0] mul_ln21_reg_806;
wire    ap_CS_fsm_state6;
wire  signed [30:0] out_w_fu_625_p3;
reg   [30:0] out_w_reg_821;
wire    ap_CS_fsm_state7;
wire   [29:0] trunc_ln96_fu_631_p1;
reg   [29:0] trunc_ln96_reg_828;
wire   [60:0] grp_fu_333_p2;
reg   [60:0] mul_ln37_reg_833;
wire    ap_CS_fsm_state8;
wire   [29:0] smax39_fu_640_p3;
reg   [29:0] smax39_reg_838;
wire   [29:0] smax40_fu_652_p3;
reg   [29:0] smax40_reg_843;
wire    ap_CS_fsm_state9;
wire   [31:0] sub199_fu_673_p2;
reg   [31:0] sub199_reg_858;
wire    ap_CS_fsm_state11;
wire   [31:0] sub202_fu_680_p2;
reg   [31:0] sub202_reg_863;
wire   [59:0] grp_fu_328_p2;
reg   [59:0] mul_ln82_reg_868;
reg   [13:0] image_address0;
reg    image_ce0;
reg    image_we0;
wire   [7:0] image_q0;
reg   [13:0] image_address1;
reg    image_ce1;
wire   [7:0] image_q1;
reg   [13:0] image_1_address0;
reg    image_1_ce0;
reg    image_1_we0;
wire   [7:0] image_1_q0;
reg   [13:0] image_1_address1;
reg    image_1_ce1;
wire   [7:0] image_1_q1;
reg   [13:0] image_2_address0;
reg    image_2_ce0;
reg    image_2_we0;
wire   [7:0] image_2_q0;
reg   [13:0] image_2_address1;
reg    image_2_ce1;
wire   [7:0] image_2_q1;
reg   [13:0] image_3_address0;
reg    image_3_ce0;
reg    image_3_we0;
wire   [7:0] image_3_q0;
reg   [13:0] image_3_address1;
reg    image_3_ce1;
wire   [7:0] image_3_q1;
reg   [13:0] image_4_address0;
reg    image_4_ce0;
reg    image_4_we0;
wire   [7:0] image_4_q0;
reg   [13:0] image_4_address1;
reg    image_4_ce1;
wire   [7:0] image_4_q1;
reg   [13:0] image_5_address0;
reg    image_5_ce0;
reg    image_5_we0;
wire   [7:0] image_5_q0;
reg   [13:0] image_5_address1;
reg    image_5_ce1;
wire   [7:0] image_5_q1;
reg   [15:0] conv_result_address0;
reg    conv_result_ce0;
reg    conv_result_we0;
wire   [7:0] conv_result_q0;
reg   [13:0] max_result_address0;
reg    max_result_ce0;
reg    max_result_we0;
wire   [7:0] max_result_q0;
reg   [13:0] min_result_address0;
reg    min_result_ce0;
reg    min_result_we0;
wire   [7:0] min_result_q0;
reg   [13:0] avg_result_address0;
reg    avg_result_ce0;
reg    avg_result_we0;
wire   [7:0] avg_result_q0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_idle;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_ready;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_d0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_d0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_d0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_d0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_d0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_d0;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_in_stream_TREADY;
wire   [30:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din0;
wire   [32:0] grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din1;
wire    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_ce;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_idle;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_ready;
wire   [15:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_d0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce1;
wire   [30:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din0;
wire   [32:0] grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din1;
wire    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_ce;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_done;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_idle;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_ready;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address1;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce1;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_d0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_d0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_ce0;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_we0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_d0;
wire   [30:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din0;
wire   [32:0] grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din1;
wire    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_ce;
wire    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start;
wire    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_done;
wire    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_idle;
wire    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_ready;
wire    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TREADY;
wire   [15:0] grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_ce0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA;
wire    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_idle;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_ready;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TREADY;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TREADY;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TREADY;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_ce0;
wire   [13:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_address0;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_ce0;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST;
wire   [7:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA;
wire    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID;
wire   [0:0] grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST;
reg    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg;
reg   [12:0] ap_NS_fsm;
wire    ap_NS_fsm_state5;
reg    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg;
wire    ap_NS_fsm_state7;
reg    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg;
wire    ap_NS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg;
reg   [7:0] conv_out_TDATA_reg;
reg   [0:0] conv_out_TKEEP_reg;
reg   [0:0] conv_out_TSTRB_reg;
reg   [0:0] conv_out_TUSER_reg;
reg   [0:0] conv_out_TLAST_reg;
reg   [0:0] conv_out_TID_reg;
reg   [0:0] conv_out_TDEST_reg;
reg    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg;
wire    ap_CS_fsm_state12;
reg   [7:0] max_out_TDATA_reg;
reg   [0:0] max_out_TKEEP_reg;
reg   [0:0] max_out_TSTRB_reg;
reg   [0:0] max_out_TUSER_reg;
reg   [0:0] max_out_TLAST_reg;
reg   [0:0] max_out_TID_reg;
reg   [0:0] max_out_TDEST_reg;
reg   [7:0] min_out_TDATA_reg;
reg   [0:0] min_out_TKEEP_reg;
reg   [0:0] min_out_TSTRB_reg;
reg   [0:0] min_out_TUSER_reg;
reg   [0:0] min_out_TLAST_reg;
reg   [0:0] min_out_TID_reg;
reg   [0:0] min_out_TDEST_reg;
reg   [7:0] avg_out_TDATA_reg;
reg   [0:0] avg_out_TKEEP_reg;
reg   [0:0] avg_out_TSTRB_reg;
reg   [0:0] avg_out_TUSER_reg;
reg   [0:0] avg_out_TLAST_reg;
reg   [0:0] avg_out_TID_reg;
reg   [0:0] avg_out_TDEST_reg;
wire   [29:0] grp_fu_328_p0;
wire   [29:0] grp_fu_328_p1;
wire   [30:0] grp_fu_333_p0;
wire   [30:0] grp_fu_333_p1;
wire   [30:0] grp_fu_337_p0;
wire   [30:0] grp_fu_337_p1;
wire   [31:0] grp_fu_341_p0;
wire   [31:0] grp_fu_341_p1;
wire   [0:0] empty_fu_353_p2;
wire   [30:0] trunc_ln3_1_fu_349_p1;
wire   [0:0] empty_33_fu_367_p2;
wire   [30:0] trunc_ln3_fu_345_p1;
wire   [30:0] tmp_fu_435_p4;
wire   [0:0] icmp_fu_445_p2;
wire   [31:0] add_ln37_1_fu_451_p2;
wire   [30:0] tmp_4_fu_464_p4;
wire   [0:0] icmp68_fu_474_p2;
wire   [31:0] add_ln37_2_fu_480_p2;
wire   [31:0] sub_ln95_fu_493_p2;
wire   [30:0] lshr_ln95_1_fu_498_p4;
wire   [30:0] sub_ln95_1_fu_508_p2;
wire  signed [32:0] sext_ln37_1_fu_535_p1;
wire   [32:0] add_ln53_1_fu_543_p2;
wire   [0:0] empty_34_fu_538_p2;
wire   [30:0] tmp_5_cast_fu_549_p4;
wire  signed [32:0] sext_ln37_fu_532_p1;
wire   [32:0] add_ln53_fu_572_p2;
wire   [0:0] empty_35_fu_567_p2;
wire   [30:0] tmp_6_cast_fu_578_p4;
wire   [31:0] sub_ln96_fu_604_p2;
wire   [30:0] lshr_ln96_1_fu_609_p4;
wire   [30:0] sub_ln96_1_fu_619_p2;
wire   [0:0] empty_36_fu_635_p2;
wire   [0:0] empty_37_fu_647_p2;
wire  signed [31:0] sext_ln95_fu_667_p1;
wire  signed [31:0] sext_ln96_fu_670_p1;
reg    grp_fu_328_ce;
reg    ap_block_state10_on_subcall_done;
reg    grp_fu_333_ce;
reg    grp_fu_341_ce;
wire   [62:0] grp_fu_873_p2;
reg   [30:0] grp_fu_873_p0;
reg   [32:0] grp_fu_873_p1;
reg    grp_fu_873_ce;
wire    ap_CS_fsm_state13;
wire    regslice_both_conv_out_V_data_V_U_apdone_blk;
wire    regslice_both_max_out_V_data_V_U_apdone_blk;
wire    regslice_both_min_out_V_data_V_U_apdone_blk;
wire    regslice_both_avg_out_V_data_V_U_apdone_blk;
reg    ap_block_state13;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    regslice_both_in_stream_V_data_V_U_apdone_blk;
wire   [7:0] in_stream_TDATA_int_regslice;
wire    in_stream_TVALID_int_regslice;
reg    in_stream_TREADY_int_regslice;
wire    regslice_both_in_stream_V_data_V_U_ack_in;
wire    regslice_both_in_stream_V_keep_V_U_apdone_blk;
wire   [0:0] in_stream_TKEEP_int_regslice;
wire    regslice_both_in_stream_V_keep_V_U_vld_out;
wire    regslice_both_in_stream_V_keep_V_U_ack_in;
wire    regslice_both_in_stream_V_strb_V_U_apdone_blk;
wire   [0:0] in_stream_TSTRB_int_regslice;
wire    regslice_both_in_stream_V_strb_V_U_vld_out;
wire    regslice_both_in_stream_V_strb_V_U_ack_in;
wire    regslice_both_in_stream_V_user_V_U_apdone_blk;
wire   [0:0] in_stream_TUSER_int_regslice;
wire    regslice_both_in_stream_V_user_V_U_vld_out;
wire    regslice_both_in_stream_V_user_V_U_ack_in;
wire    regslice_both_in_stream_V_last_V_U_apdone_blk;
wire   [0:0] in_stream_TLAST_int_regslice;
wire    regslice_both_in_stream_V_last_V_U_vld_out;
wire    regslice_both_in_stream_V_last_V_U_ack_in;
wire    regslice_both_in_stream_V_id_V_U_apdone_blk;
wire   [0:0] in_stream_TID_int_regslice;
wire    regslice_both_in_stream_V_id_V_U_vld_out;
wire    regslice_both_in_stream_V_id_V_U_ack_in;
wire    regslice_both_in_stream_V_dest_V_U_apdone_blk;
wire   [0:0] in_stream_TDEST_int_regslice;
wire    regslice_both_in_stream_V_dest_V_U_vld_out;
wire    regslice_both_in_stream_V_dest_V_U_ack_in;
reg   [7:0] conv_out_TDATA_int_regslice;
wire    conv_out_TVALID_int_regslice;
wire    conv_out_TREADY_int_regslice;
wire    regslice_both_conv_out_V_data_V_U_vld_out;
wire    regslice_both_conv_out_V_keep_V_U_apdone_blk;
reg   [0:0] conv_out_TKEEP_int_regslice;
wire    regslice_both_conv_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_conv_out_V_keep_V_U_vld_out;
wire    regslice_both_conv_out_V_strb_V_U_apdone_blk;
reg   [0:0] conv_out_TSTRB_int_regslice;
wire    regslice_both_conv_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_conv_out_V_strb_V_U_vld_out;
wire    regslice_both_conv_out_V_user_V_U_apdone_blk;
reg   [0:0] conv_out_TUSER_int_regslice;
wire    regslice_both_conv_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_conv_out_V_user_V_U_vld_out;
wire    regslice_both_conv_out_V_last_V_U_apdone_blk;
reg   [0:0] conv_out_TLAST_int_regslice;
wire    regslice_both_conv_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_conv_out_V_last_V_U_vld_out;
wire    regslice_both_conv_out_V_id_V_U_apdone_blk;
reg   [0:0] conv_out_TID_int_regslice;
wire    regslice_both_conv_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_conv_out_V_id_V_U_vld_out;
wire    regslice_both_conv_out_V_dest_V_U_apdone_blk;
reg   [0:0] conv_out_TDEST_int_regslice;
wire    regslice_both_conv_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_conv_out_V_dest_V_U_vld_out;
reg   [7:0] max_out_TDATA_int_regslice;
wire    max_out_TVALID_int_regslice;
wire    max_out_TREADY_int_regslice;
wire    regslice_both_max_out_V_data_V_U_vld_out;
wire    regslice_both_max_out_V_keep_V_U_apdone_blk;
reg   [0:0] max_out_TKEEP_int_regslice;
wire    regslice_both_max_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_max_out_V_keep_V_U_vld_out;
wire    regslice_both_max_out_V_strb_V_U_apdone_blk;
reg   [0:0] max_out_TSTRB_int_regslice;
wire    regslice_both_max_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_max_out_V_strb_V_U_vld_out;
wire    regslice_both_max_out_V_user_V_U_apdone_blk;
reg   [0:0] max_out_TUSER_int_regslice;
wire    regslice_both_max_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_max_out_V_user_V_U_vld_out;
wire    regslice_both_max_out_V_last_V_U_apdone_blk;
reg   [0:0] max_out_TLAST_int_regslice;
wire    regslice_both_max_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_max_out_V_last_V_U_vld_out;
wire    regslice_both_max_out_V_id_V_U_apdone_blk;
reg   [0:0] max_out_TID_int_regslice;
wire    regslice_both_max_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_max_out_V_id_V_U_vld_out;
wire    regslice_both_max_out_V_dest_V_U_apdone_blk;
reg   [0:0] max_out_TDEST_int_regslice;
wire    regslice_both_max_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_max_out_V_dest_V_U_vld_out;
reg   [7:0] min_out_TDATA_int_regslice;
wire    min_out_TVALID_int_regslice;
wire    min_out_TREADY_int_regslice;
wire    regslice_both_min_out_V_data_V_U_vld_out;
wire    regslice_both_min_out_V_keep_V_U_apdone_blk;
reg   [0:0] min_out_TKEEP_int_regslice;
wire    regslice_both_min_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_min_out_V_keep_V_U_vld_out;
wire    regslice_both_min_out_V_strb_V_U_apdone_blk;
reg   [0:0] min_out_TSTRB_int_regslice;
wire    regslice_both_min_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_min_out_V_strb_V_U_vld_out;
wire    regslice_both_min_out_V_user_V_U_apdone_blk;
reg   [0:0] min_out_TUSER_int_regslice;
wire    regslice_both_min_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_min_out_V_user_V_U_vld_out;
wire    regslice_both_min_out_V_last_V_U_apdone_blk;
reg   [0:0] min_out_TLAST_int_regslice;
wire    regslice_both_min_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_min_out_V_last_V_U_vld_out;
wire    regslice_both_min_out_V_id_V_U_apdone_blk;
reg   [0:0] min_out_TID_int_regslice;
wire    regslice_both_min_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_min_out_V_id_V_U_vld_out;
wire    regslice_both_min_out_V_dest_V_U_apdone_blk;
reg   [0:0] min_out_TDEST_int_regslice;
wire    regslice_both_min_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_min_out_V_dest_V_U_vld_out;
reg   [7:0] avg_out_TDATA_int_regslice;
wire    avg_out_TVALID_int_regslice;
wire    avg_out_TREADY_int_regslice;
wire    regslice_both_avg_out_V_data_V_U_vld_out;
wire    regslice_both_avg_out_V_keep_V_U_apdone_blk;
reg   [0:0] avg_out_TKEEP_int_regslice;
wire    regslice_both_avg_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_avg_out_V_keep_V_U_vld_out;
wire    regslice_both_avg_out_V_strb_V_U_apdone_blk;
reg   [0:0] avg_out_TSTRB_int_regslice;
wire    regslice_both_avg_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_avg_out_V_strb_V_U_vld_out;
wire    regslice_both_avg_out_V_user_V_U_apdone_blk;
reg   [0:0] avg_out_TUSER_int_regslice;
wire    regslice_both_avg_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_avg_out_V_user_V_U_vld_out;
wire    regslice_both_avg_out_V_last_V_U_apdone_blk;
reg   [0:0] avg_out_TLAST_int_regslice;
wire    regslice_both_avg_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_avg_out_V_last_V_U_vld_out;
wire    regslice_both_avg_out_V_id_V_U_apdone_blk;
reg   [0:0] avg_out_TID_int_regslice;
wire    regslice_both_avg_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_avg_out_V_id_V_U_vld_out;
wire    regslice_both_avg_out_V_dest_V_U_apdone_blk;
reg   [0:0] avg_out_TDEST_int_regslice;
wire    regslice_both_avg_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_avg_out_V_dest_V_U_vld_out;
wire   [59:0] grp_fu_328_p00;
wire   [59:0] grp_fu_328_p10;
wire   [60:0] grp_fu_333_p00;
wire   [60:0] grp_fu_333_p10;
wire   [61:0] grp_fu_337_p00;
wire   [61:0] grp_fu_337_p10;
wire   [63:0] grp_fu_341_p00;
wire   [63:0] grp_fu_341_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg = 1'b0;
#0 grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg = 1'b0;
#0 grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg = 1'b0;
#0 grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg = 1'b0;
#0 grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg = 1'b0;
end

process_images_image_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 11008 ),
    .AddressWidth( 14 ))
image_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_address0),
    .ce0(image_ce0),
    .we0(image_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_d0),
    .q0(image_q0),
    .address1(image_address1),
    .ce1(image_ce1),
    .q1(image_q1)
);

process_images_image_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 11008 ),
    .AddressWidth( 14 ))
image_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_1_address0),
    .ce0(image_1_ce0),
    .we0(image_1_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_d0),
    .q0(image_1_q0),
    .address1(image_1_address1),
    .ce1(image_1_ce1),
    .q1(image_1_q1)
);

process_images_image_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 11008 ),
    .AddressWidth( 14 ))
image_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_2_address0),
    .ce0(image_2_ce0),
    .we0(image_2_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_d0),
    .q0(image_2_q0),
    .address1(image_2_address1),
    .ce1(image_2_ce1),
    .q1(image_2_q1)
);

process_images_image_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 11008 ),
    .AddressWidth( 14 ))
image_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_3_address0),
    .ce0(image_3_ce0),
    .we0(image_3_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_d0),
    .q0(image_3_q0),
    .address1(image_3_address1),
    .ce1(image_3_ce1),
    .q1(image_3_q1)
);

process_images_image_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 11008 ),
    .AddressWidth( 14 ))
image_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_4_address0),
    .ce0(image_4_ce0),
    .we0(image_4_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_d0),
    .q0(image_4_q0),
    .address1(image_4_address1),
    .ce1(image_4_ce1),
    .q1(image_4_q1)
);

process_images_image_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 11008 ),
    .AddressWidth( 14 ))
image_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_5_address0),
    .ce0(image_5_ce0),
    .we0(image_5_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_d0),
    .q0(image_5_q0),
    .address1(image_5_address1),
    .ce1(image_5_ce1),
    .q1(image_5_q1)
);

process_images_conv_result_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
conv_result_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_result_address0),
    .ce0(conv_result_ce0),
    .we0(conv_result_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_d0),
    .q0(conv_result_q0)
);

process_images_max_result_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
max_result_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_result_address0),
    .ce0(max_result_ce0),
    .we0(max_result_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_d0),
    .q0(max_result_q0)
);

process_images_max_result_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
min_result_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(min_result_address0),
    .ce0(min_result_ce0),
    .we0(min_result_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_d0),
    .q0(min_result_q0)
);

process_images_max_result_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
avg_result_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(avg_result_address0),
    .ce0(avg_result_ce0),
    .we0(avg_result_we0),
    .d0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_d0),
    .q0(avg_result_q0)
);

process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start),
    .ap_done(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done),
    .ap_idle(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_idle),
    .ap_ready(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .img_width(img_width_read_reg_687),
    .mul_ln3(mul_ln3_reg_780),
    .image_r_address0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_address0),
    .image_r_ce0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_ce0),
    .image_r_we0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_we0),
    .image_r_d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_d0),
    .image_1_address0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_address0),
    .image_1_ce0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_ce0),
    .image_1_we0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_we0),
    .image_1_d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_d0),
    .image_2_address0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_address0),
    .image_2_ce0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_ce0),
    .image_2_we0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_we0),
    .image_2_d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_d0),
    .image_3_address0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_address0),
    .image_3_ce0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_ce0),
    .image_3_we0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_we0),
    .image_3_d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_d0),
    .image_4_address0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_address0),
    .image_4_ce0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_ce0),
    .image_4_we0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_we0),
    .image_4_d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_d0),
    .image_5_address0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_address0),
    .image_5_ce0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_ce0),
    .image_5_we0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_we0),
    .image_5_d0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_d0),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP_int_regslice),
    .in_stream_TSTRB(in_stream_TSTRB_int_regslice),
    .in_stream_TUSER(in_stream_TUSER_int_regslice),
    .in_stream_TLAST(in_stream_TLAST_int_regslice),
    .in_stream_TID(in_stream_TID_int_regslice),
    .in_stream_TDEST(in_stream_TDEST_int_regslice),
    .grp_fu_873_p_din0(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din0),
    .grp_fu_873_p_din1(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din1),
    .grp_fu_873_p_dout0(grp_fu_873_p2),
    .grp_fu_873_p_ce(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_ce)
);

process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start),
    .ap_done(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done),
    .ap_idle(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_idle),
    .ap_ready(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_ready),
    .sub17(sub17_reg_750),
    .mul_ln21(mul_ln21_reg_806),
    .conv_result_address0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_address0),
    .conv_result_ce0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_ce0),
    .conv_result_we0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_we0),
    .conv_result_d0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_d0),
    .image_r_address0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address0),
    .image_r_ce0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce0),
    .image_r_q0(image_q0),
    .image_r_address1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address1),
    .image_r_ce1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce1),
    .image_r_q1(image_q1),
    .image_1_address0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address0),
    .image_1_ce0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce0),
    .image_1_q0(image_1_q0),
    .image_1_address1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address1),
    .image_1_ce1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce1),
    .image_1_q1(image_1_q1),
    .image_2_address0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address0),
    .image_2_ce0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce0),
    .image_2_q0(image_2_q0),
    .image_2_address1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address1),
    .image_2_ce1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce1),
    .image_2_q1(image_2_q1),
    .image_3_address0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address0),
    .image_3_ce0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce0),
    .image_3_q0(image_3_q0),
    .image_3_address1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address1),
    .image_3_ce1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce1),
    .image_3_q1(image_3_q1),
    .image_4_address0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address0),
    .image_4_ce0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce0),
    .image_4_q0(image_4_q0),
    .image_4_address1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address1),
    .image_4_ce1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce1),
    .image_4_q1(image_4_q1),
    .image_5_address0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address0),
    .image_5_ce0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce0),
    .image_5_q0(image_5_q0),
    .image_5_address1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address1),
    .image_5_ce1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce1),
    .image_5_q1(image_5_q1),
    .grp_fu_873_p_din0(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din0),
    .grp_fu_873_p_din1(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din1),
    .grp_fu_873_p_dout0(grp_fu_873_p2),
    .grp_fu_873_p_ce(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_ce)
);

process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start),
    .ap_done(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_done),
    .ap_idle(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_idle),
    .ap_ready(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_ready),
    .sext_ln37(sub17_reg_750),
    .mul_ln37(mul_ln37_reg_833),
    .image_r_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address0),
    .image_r_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce0),
    .image_r_q0(image_q0),
    .image_r_address1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address1),
    .image_r_ce1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce1),
    .image_r_q1(image_q1),
    .image_1_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address0),
    .image_1_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce0),
    .image_1_q0(image_1_q0),
    .image_1_address1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address1),
    .image_1_ce1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce1),
    .image_1_q1(image_1_q1),
    .image_2_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address0),
    .image_2_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce0),
    .image_2_q0(image_2_q0),
    .image_2_address1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address1),
    .image_2_ce1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce1),
    .image_2_q1(image_2_q1),
    .image_3_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address0),
    .image_3_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce0),
    .image_3_q0(image_3_q0),
    .image_3_address1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address1),
    .image_3_ce1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce1),
    .image_3_q1(image_3_q1),
    .image_4_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address0),
    .image_4_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce0),
    .image_4_q0(image_4_q0),
    .image_4_address1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address1),
    .image_4_ce1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce1),
    .image_4_q1(image_4_q1),
    .image_5_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address0),
    .image_5_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce0),
    .image_5_q0(image_5_q0),
    .image_5_address1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address1),
    .image_5_ce1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce1),
    .image_5_q1(image_5_q1),
    .max_result_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_address0),
    .max_result_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_ce0),
    .max_result_we0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_we0),
    .max_result_d0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_d0),
    .min_result_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_address0),
    .min_result_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_ce0),
    .min_result_we0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_we0),
    .min_result_d0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_d0),
    .avg_result_address0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_address0),
    .avg_result_ce0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_ce0),
    .avg_result_we0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_we0),
    .avg_result_d0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_d0),
    .grp_fu_873_p_din0(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din0),
    .grp_fu_873_p_din1(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din1),
    .grp_fu_873_p_dout0(grp_fu_873_p2),
    .grp_fu_873_p_ce(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_ce)
);

process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start),
    .ap_done(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_done),
    .ap_idle(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_idle),
    .ap_ready(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_ready),
    .conv_out_TREADY(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TREADY),
    .img_width(img_width_read_reg_687),
    .mul_ln3(mul_ln3_reg_780),
    .sub(sub_reg_743),
    .conv_result_address0(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_address0),
    .conv_result_ce0(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_ce0),
    .conv_result_q0(conv_result_q0),
    .sub17(sub17_reg_750),
    .conv_out_TDATA(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA),
    .conv_out_TVALID(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID),
    .conv_out_TKEEP(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP),
    .conv_out_TSTRB(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB),
    .conv_out_TUSER(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER),
    .conv_out_TLAST(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST),
    .conv_out_TID(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID),
    .conv_out_TDEST(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST)
);

process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start),
    .ap_done(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done),
    .ap_idle(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_idle),
    .ap_ready(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_ready),
    .max_out_TREADY(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TREADY),
    .min_out_TREADY(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TREADY),
    .avg_out_TREADY(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TREADY),
    .out_w(out_w_reg_821),
    .mul_ln82(mul_ln82_reg_868),
    .sub199(sub199_reg_858),
    .max_result_address0(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_address0),
    .max_result_ce0(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_ce0),
    .max_result_q0(max_result_q0),
    .min_result_address0(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_address0),
    .min_result_ce0(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_ce0),
    .min_result_q0(min_result_q0),
    .avg_result_address0(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_address0),
    .avg_result_ce0(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_ce0),
    .avg_result_q0(avg_result_q0),
    .sub202(sub202_reg_863),
    .max_out_TDATA(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA),
    .max_out_TVALID(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID),
    .max_out_TKEEP(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP),
    .max_out_TSTRB(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB),
    .max_out_TUSER(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER),
    .max_out_TLAST(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST),
    .max_out_TID(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID),
    .max_out_TDEST(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST),
    .min_out_TDATA(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA),
    .min_out_TVALID(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID),
    .min_out_TKEEP(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP),
    .min_out_TSTRB(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB),
    .min_out_TUSER(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER),
    .min_out_TLAST(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST),
    .min_out_TID(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID),
    .min_out_TDEST(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST),
    .avg_out_TDATA(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA),
    .avg_out_TVALID(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID),
    .avg_out_TKEEP(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP),
    .avg_out_TSTRB(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB),
    .avg_out_TUSER(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER),
    .avg_out_TLAST(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST),
    .avg_out_TID(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID),
    .avg_out_TDEST(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST)
);

process_images_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .img_height(img_height),
    .img_width(img_width),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

process_images_mul_30ns_30ns_60_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 60 ))
mul_30ns_30ns_60_3_1_U101(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_328_p0),
    .din1(grp_fu_328_p1),
    .ce(grp_fu_328_ce),
    .dout(grp_fu_328_p2)
);

process_images_mul_31ns_31ns_61_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 61 ))
mul_31ns_31ns_61_3_1_U102(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_333_p0),
    .din1(grp_fu_333_p1),
    .ce(grp_fu_333_ce),
    .dout(grp_fu_333_p2)
);

process_images_mul_31ns_31ns_62_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 62 ))
mul_31ns_31ns_62_3_1_U103(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_337_p0),
    .din1(grp_fu_337_p1),
    .ce(1'b1),
    .dout(grp_fu_337_p2)
);

process_images_mul_32ns_32ns_64_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_3_1_U104(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_341_p0),
    .din1(grp_fu_341_p1),
    .ce(grp_fu_341_ce),
    .dout(grp_fu_341_p2)
);

process_images_mul_31ns_33ns_63_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_3_1_U105(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_873_p0),
    .din1(grp_fu_873_p1),
    .ce(grp_fu_873_ce),
    .dout(grp_fu_873_p2)
);

process_images_regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDATA),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_data_V_U_ack_in),
    .data_out(in_stream_TDATA_int_regslice),
    .vld_out(in_stream_TVALID_int_regslice),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_data_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TKEEP),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_keep_V_U_ack_in),
    .data_out(in_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_in_stream_V_keep_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_keep_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TSTRB),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_strb_V_U_ack_in),
    .data_out(in_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_in_stream_V_strb_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_strb_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TUSER),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_user_V_U_ack_in),
    .data_out(in_stream_TUSER_int_regslice),
    .vld_out(regslice_both_in_stream_V_user_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_user_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TLAST),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_last_V_U_ack_in),
    .data_out(in_stream_TLAST_int_regslice),
    .vld_out(regslice_both_in_stream_V_last_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_last_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TID),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_id_V_U_ack_in),
    .data_out(in_stream_TID_int_regslice),
    .vld_out(regslice_both_in_stream_V_id_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_id_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDEST),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_dest_V_U_ack_in),
    .data_out(in_stream_TDEST_int_regslice),
    .vld_out(regslice_both_in_stream_V_dest_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_dest_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 8 ))
regslice_both_conv_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(conv_out_TDATA_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID),
    .ack_in(conv_out_TREADY_int_regslice),
    .data_out(conv_out_TDATA),
    .vld_out(regslice_both_conv_out_V_data_V_U_vld_out),
    .ack_out(conv_out_TREADY),
    .apdone_blk(regslice_both_conv_out_V_data_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_conv_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(conv_out_TKEEP_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID),
    .ack_in(regslice_both_conv_out_V_keep_V_U_ack_in_dummy),
    .data_out(conv_out_TKEEP),
    .vld_out(regslice_both_conv_out_V_keep_V_U_vld_out),
    .ack_out(conv_out_TREADY),
    .apdone_blk(regslice_both_conv_out_V_keep_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_conv_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(conv_out_TSTRB_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID),
    .ack_in(regslice_both_conv_out_V_strb_V_U_ack_in_dummy),
    .data_out(conv_out_TSTRB),
    .vld_out(regslice_both_conv_out_V_strb_V_U_vld_out),
    .ack_out(conv_out_TREADY),
    .apdone_blk(regslice_both_conv_out_V_strb_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_conv_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(conv_out_TUSER_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID),
    .ack_in(regslice_both_conv_out_V_user_V_U_ack_in_dummy),
    .data_out(conv_out_TUSER),
    .vld_out(regslice_both_conv_out_V_user_V_U_vld_out),
    .ack_out(conv_out_TREADY),
    .apdone_blk(regslice_both_conv_out_V_user_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_conv_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(conv_out_TLAST_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID),
    .ack_in(regslice_both_conv_out_V_last_V_U_ack_in_dummy),
    .data_out(conv_out_TLAST),
    .vld_out(regslice_both_conv_out_V_last_V_U_vld_out),
    .ack_out(conv_out_TREADY),
    .apdone_blk(regslice_both_conv_out_V_last_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_conv_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(conv_out_TID_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID),
    .ack_in(regslice_both_conv_out_V_id_V_U_ack_in_dummy),
    .data_out(conv_out_TID),
    .vld_out(regslice_both_conv_out_V_id_V_U_vld_out),
    .ack_out(conv_out_TREADY),
    .apdone_blk(regslice_both_conv_out_V_id_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_conv_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(conv_out_TDEST_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID),
    .ack_in(regslice_both_conv_out_V_dest_V_U_ack_in_dummy),
    .data_out(conv_out_TDEST),
    .vld_out(regslice_both_conv_out_V_dest_V_U_vld_out),
    .ack_out(conv_out_TREADY),
    .apdone_blk(regslice_both_conv_out_V_dest_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 8 ))
regslice_both_max_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(max_out_TDATA_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID),
    .ack_in(max_out_TREADY_int_regslice),
    .data_out(max_out_TDATA),
    .vld_out(regslice_both_max_out_V_data_V_U_vld_out),
    .ack_out(max_out_TREADY),
    .apdone_blk(regslice_both_max_out_V_data_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_max_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(max_out_TKEEP_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID),
    .ack_in(regslice_both_max_out_V_keep_V_U_ack_in_dummy),
    .data_out(max_out_TKEEP),
    .vld_out(regslice_both_max_out_V_keep_V_U_vld_out),
    .ack_out(max_out_TREADY),
    .apdone_blk(regslice_both_max_out_V_keep_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_max_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(max_out_TSTRB_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID),
    .ack_in(regslice_both_max_out_V_strb_V_U_ack_in_dummy),
    .data_out(max_out_TSTRB),
    .vld_out(regslice_both_max_out_V_strb_V_U_vld_out),
    .ack_out(max_out_TREADY),
    .apdone_blk(regslice_both_max_out_V_strb_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_max_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(max_out_TUSER_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID),
    .ack_in(regslice_both_max_out_V_user_V_U_ack_in_dummy),
    .data_out(max_out_TUSER),
    .vld_out(regslice_both_max_out_V_user_V_U_vld_out),
    .ack_out(max_out_TREADY),
    .apdone_blk(regslice_both_max_out_V_user_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_max_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(max_out_TLAST_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID),
    .ack_in(regslice_both_max_out_V_last_V_U_ack_in_dummy),
    .data_out(max_out_TLAST),
    .vld_out(regslice_both_max_out_V_last_V_U_vld_out),
    .ack_out(max_out_TREADY),
    .apdone_blk(regslice_both_max_out_V_last_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_max_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(max_out_TID_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID),
    .ack_in(regslice_both_max_out_V_id_V_U_ack_in_dummy),
    .data_out(max_out_TID),
    .vld_out(regslice_both_max_out_V_id_V_U_vld_out),
    .ack_out(max_out_TREADY),
    .apdone_blk(regslice_both_max_out_V_id_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_max_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(max_out_TDEST_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID),
    .ack_in(regslice_both_max_out_V_dest_V_U_ack_in_dummy),
    .data_out(max_out_TDEST),
    .vld_out(regslice_both_max_out_V_dest_V_U_vld_out),
    .ack_out(max_out_TREADY),
    .apdone_blk(regslice_both_max_out_V_dest_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 8 ))
regslice_both_min_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(min_out_TDATA_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID),
    .ack_in(min_out_TREADY_int_regslice),
    .data_out(min_out_TDATA),
    .vld_out(regslice_both_min_out_V_data_V_U_vld_out),
    .ack_out(min_out_TREADY),
    .apdone_blk(regslice_both_min_out_V_data_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_min_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(min_out_TKEEP_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID),
    .ack_in(regslice_both_min_out_V_keep_V_U_ack_in_dummy),
    .data_out(min_out_TKEEP),
    .vld_out(regslice_both_min_out_V_keep_V_U_vld_out),
    .ack_out(min_out_TREADY),
    .apdone_blk(regslice_both_min_out_V_keep_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_min_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(min_out_TSTRB_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID),
    .ack_in(regslice_both_min_out_V_strb_V_U_ack_in_dummy),
    .data_out(min_out_TSTRB),
    .vld_out(regslice_both_min_out_V_strb_V_U_vld_out),
    .ack_out(min_out_TREADY),
    .apdone_blk(regslice_both_min_out_V_strb_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_min_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(min_out_TUSER_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID),
    .ack_in(regslice_both_min_out_V_user_V_U_ack_in_dummy),
    .data_out(min_out_TUSER),
    .vld_out(regslice_both_min_out_V_user_V_U_vld_out),
    .ack_out(min_out_TREADY),
    .apdone_blk(regslice_both_min_out_V_user_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_min_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(min_out_TLAST_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID),
    .ack_in(regslice_both_min_out_V_last_V_U_ack_in_dummy),
    .data_out(min_out_TLAST),
    .vld_out(regslice_both_min_out_V_last_V_U_vld_out),
    .ack_out(min_out_TREADY),
    .apdone_blk(regslice_both_min_out_V_last_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_min_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(min_out_TID_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID),
    .ack_in(regslice_both_min_out_V_id_V_U_ack_in_dummy),
    .data_out(min_out_TID),
    .vld_out(regslice_both_min_out_V_id_V_U_vld_out),
    .ack_out(min_out_TREADY),
    .apdone_blk(regslice_both_min_out_V_id_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_min_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(min_out_TDEST_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID),
    .ack_in(regslice_both_min_out_V_dest_V_U_ack_in_dummy),
    .data_out(min_out_TDEST),
    .vld_out(regslice_both_min_out_V_dest_V_U_vld_out),
    .ack_out(min_out_TREADY),
    .apdone_blk(regslice_both_min_out_V_dest_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 8 ))
regslice_both_avg_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(avg_out_TDATA_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID),
    .ack_in(avg_out_TREADY_int_regslice),
    .data_out(avg_out_TDATA),
    .vld_out(regslice_both_avg_out_V_data_V_U_vld_out),
    .ack_out(avg_out_TREADY),
    .apdone_blk(regslice_both_avg_out_V_data_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_avg_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(avg_out_TKEEP_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID),
    .ack_in(regslice_both_avg_out_V_keep_V_U_ack_in_dummy),
    .data_out(avg_out_TKEEP),
    .vld_out(regslice_both_avg_out_V_keep_V_U_vld_out),
    .ack_out(avg_out_TREADY),
    .apdone_blk(regslice_both_avg_out_V_keep_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_avg_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(avg_out_TSTRB_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID),
    .ack_in(regslice_both_avg_out_V_strb_V_U_ack_in_dummy),
    .data_out(avg_out_TSTRB),
    .vld_out(regslice_both_avg_out_V_strb_V_U_vld_out),
    .ack_out(avg_out_TREADY),
    .apdone_blk(regslice_both_avg_out_V_strb_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_avg_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(avg_out_TUSER_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID),
    .ack_in(regslice_both_avg_out_V_user_V_U_ack_in_dummy),
    .data_out(avg_out_TUSER),
    .vld_out(regslice_both_avg_out_V_user_V_U_vld_out),
    .ack_out(avg_out_TREADY),
    .apdone_blk(regslice_both_avg_out_V_user_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_avg_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(avg_out_TLAST_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID),
    .ack_in(regslice_both_avg_out_V_last_V_U_ack_in_dummy),
    .data_out(avg_out_TLAST),
    .vld_out(regslice_both_avg_out_V_last_V_U_vld_out),
    .ack_out(avg_out_TREADY),
    .apdone_blk(regslice_both_avg_out_V_last_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_avg_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(avg_out_TID_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID),
    .ack_in(regslice_both_avg_out_V_id_V_U_ack_in_dummy),
    .data_out(avg_out_TID),
    .vld_out(regslice_both_avg_out_V_id_V_U_vld_out),
    .ack_out(avg_out_TREADY),
    .apdone_blk(regslice_both_avg_out_V_id_V_U_apdone_blk)
);

process_images_regslice_both #(
    .DataWidth( 1 ))
regslice_both_avg_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(avg_out_TDEST_int_regslice),
    .vld_in(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID),
    .ack_in(regslice_both_avg_out_V_dest_V_U_ack_in_dummy),
    .data_out(avg_out_TDEST),
    .vld_out(regslice_both_avg_out_V_dest_V_U_vld_out),
    .ack_out(avg_out_TREADY),
    .apdone_blk(regslice_both_avg_out_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_ready == 1'b1)) begin
            grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state7) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_ready == 1'b1)) begin
            grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state9) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg <= 1'b1;
        end else if ((grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_ready == 1'b1)) begin
            grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state9) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg <= 1'b1;
        end else if ((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_ready == 1'b1)) begin
            grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg <= 1'b1;
        end else if ((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_ready == 1'b1)) begin
            grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_out_TDATA_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA;
        avg_out_TDEST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST;
        avg_out_TID_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID;
        avg_out_TKEEP_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP;
        avg_out_TLAST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST;
        avg_out_TSTRB_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB;
        avg_out_TUSER_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv_out_TDATA_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA;
        conv_out_TDEST_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST;
        conv_out_TID_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID;
        conv_out_TKEEP_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP;
        conv_out_TLAST_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST;
        conv_out_TSTRB_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB;
        conv_out_TUSER_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        img_height_read_reg_696 <= img_height;
        img_width_read_reg_687 <= img_width;
        lshr_ln95_2_reg_718 <= {{img_height[31:1]}};
        lshr_ln96_2_reg_728 <= {{img_width[31:1]}};
        smax1_reg_708 <= smax1_fu_373_p3;
        smax_reg_703 <= smax_fu_359_p3;
        tmp_5_reg_713 <= img_height[32'd31];
        tmp_6_reg_723 <= img_width[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_out_TDATA_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA;
        max_out_TDEST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST;
        max_out_TID_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID;
        max_out_TKEEP_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP;
        max_out_TLAST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST;
        max_out_TSTRB_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB;
        max_out_TUSER_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        min_out_TDATA_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA;
        min_out_TDEST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST;
        min_out_TID_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID;
        min_out_TKEEP_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP;
        min_out_TLAST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST;
        min_out_TSTRB_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB;
        min_out_TUSER_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mul_ln21_reg_806 <= grp_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mul_ln37_reg_833 <= grp_fu_333_p2;
        smax39_reg_838 <= smax39_fu_640_p3;
        smax40_reg_843 <= smax40_fu_652_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mul_ln3_reg_780 <= grp_fu_337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mul_ln82_reg_868 <= grp_fu_328_p2;
        sub199_reg_858 <= sub199_fu_673_p2;
        sub202_reg_863 <= sub202_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        out_h_reg_769 <= out_h_fu_514_p3;
        select_ln37_1_reg_764 <= select_ln37_1_fu_485_p3;
        select_ln37_reg_759 <= select_ln37_fu_456_p3;
        sub17_reg_750 <= sub17_fu_430_p2;
        sub_reg_743 <= sub_fu_425_p2;
        trunc_ln95_reg_775 <= trunc_ln95_fu_520_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_w_reg_821 <= out_w_fu_625_p3;
        trunc_ln96_reg_828 <= trunc_ln96_fu_631_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        select_ln53_1_reg_801 <= select_ln53_1_fu_588_p3;
        select_ln53_reg_796 <= select_ln53_fu_559_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state13)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_state13) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state13) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_out_TDATA_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA;
    end else begin
        avg_out_TDATA_int_regslice = avg_out_TDATA_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_out_TDEST_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST;
    end else begin
        avg_out_TDEST_int_regslice = avg_out_TDEST_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_out_TID_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID;
    end else begin
        avg_out_TID_int_regslice = avg_out_TID_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_out_TKEEP_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP;
    end else begin
        avg_out_TKEEP_int_regslice = avg_out_TKEEP_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_out_TLAST_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST;
    end else begin
        avg_out_TLAST_int_regslice = avg_out_TLAST_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_out_TSTRB_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB;
    end else begin
        avg_out_TSTRB_int_regslice = avg_out_TSTRB_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_out_TUSER_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER;
    end else begin
        avg_out_TUSER_int_regslice = avg_out_TUSER_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        avg_result_address0 = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        avg_result_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_address0;
    end else begin
        avg_result_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        avg_result_ce0 = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        avg_result_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_ce0;
    end else begin
        avg_result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        avg_result_we0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_we0;
    end else begin
        avg_result_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv_out_TDATA_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA;
    end else begin
        conv_out_TDATA_int_regslice = conv_out_TDATA_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv_out_TDEST_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST;
    end else begin
        conv_out_TDEST_int_regslice = conv_out_TDEST_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv_out_TID_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID;
    end else begin
        conv_out_TID_int_regslice = conv_out_TID_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv_out_TKEEP_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP;
    end else begin
        conv_out_TKEEP_int_regslice = conv_out_TKEEP_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv_out_TLAST_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST;
    end else begin
        conv_out_TLAST_int_regslice = conv_out_TLAST_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv_out_TSTRB_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB;
    end else begin
        conv_out_TSTRB_int_regslice = conv_out_TSTRB_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv_out_TUSER_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER;
    end else begin
        conv_out_TUSER_int_regslice = conv_out_TUSER_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_result_address0 = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_result_address0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_address0;
    end else begin
        conv_result_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_result_ce0 = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_result_ce0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_ce0;
    end else begin
        conv_result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_result_we0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_we0;
    end else begin
        conv_result_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10)))) begin
        grp_fu_328_ce = 1'b1;
    end else begin
        grp_fu_328_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        grp_fu_333_ce = 1'b1;
    end else begin
        grp_fu_333_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        grp_fu_341_ce = 1'b1;
    end else begin
        grp_fu_341_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_873_ce = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_873_ce = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_873_ce = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_ce;
    end else begin
        grp_fu_873_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_873_p0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_873_p0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_873_p0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din0;
    end else begin
        grp_fu_873_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_873_p1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_873_p1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_873_p1 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din1;
    end else begin
        grp_fu_873_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_1_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_1_address0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_1_address0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_address0;
    end else begin
        image_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_1_address1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_1_address1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address1;
    end else begin
        image_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_1_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_1_ce0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_1_ce0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_ce0;
    end else begin
        image_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_1_ce1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_1_ce1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce1;
    end else begin
        image_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        image_1_we0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_we0;
    end else begin
        image_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_2_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_2_address0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_2_address0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_address0;
    end else begin
        image_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_2_address1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_2_address1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address1;
    end else begin
        image_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_2_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_2_ce0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_2_ce0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_ce0;
    end else begin
        image_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_2_ce1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_2_ce1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce1;
    end else begin
        image_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        image_2_we0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_we0;
    end else begin
        image_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_3_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_3_address0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_3_address0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_address0;
    end else begin
        image_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_3_address1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_3_address1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address1;
    end else begin
        image_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_3_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_3_ce0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_3_ce0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_ce0;
    end else begin
        image_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_3_ce1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_3_ce1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce1;
    end else begin
        image_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        image_3_we0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_we0;
    end else begin
        image_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_4_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_4_address0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_4_address0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_address0;
    end else begin
        image_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_4_address1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_4_address1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address1;
    end else begin
        image_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_4_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_4_ce0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_4_ce0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_ce0;
    end else begin
        image_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_4_ce1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_4_ce1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce1;
    end else begin
        image_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        image_4_we0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_we0;
    end else begin
        image_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_5_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_5_address0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_5_address0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_address0;
    end else begin
        image_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_5_address1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_5_address1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address1;
    end else begin
        image_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_5_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_5_ce0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_5_ce0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_ce0;
    end else begin
        image_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_5_ce1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_5_ce1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce1;
    end else begin
        image_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        image_5_we0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_we0;
    end else begin
        image_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_address0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_address0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_address0;
    end else begin
        image_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_address1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_address1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address1;
    end else begin
        image_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_ce0 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        image_ce0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_ce0;
    end else begin
        image_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_ce1 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        image_ce1 = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce1;
    end else begin
        image_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        image_we0 = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_we0;
    end else begin
        image_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        in_stream_TREADY_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_in_stream_TREADY;
    end else begin
        in_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_out_TDATA_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA;
    end else begin
        max_out_TDATA_int_regslice = max_out_TDATA_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_out_TDEST_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST;
    end else begin
        max_out_TDEST_int_regslice = max_out_TDEST_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_out_TID_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID;
    end else begin
        max_out_TID_int_regslice = max_out_TID_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_out_TKEEP_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP;
    end else begin
        max_out_TKEEP_int_regslice = max_out_TKEEP_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_out_TLAST_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST;
    end else begin
        max_out_TLAST_int_regslice = max_out_TLAST_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_out_TSTRB_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB;
    end else begin
        max_out_TSTRB_int_regslice = max_out_TSTRB_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_out_TUSER_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER;
    end else begin
        max_out_TUSER_int_regslice = max_out_TUSER_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        max_result_address0 = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_result_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_address0;
    end else begin
        max_result_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        max_result_ce0 = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_result_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_ce0;
    end else begin
        max_result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        max_result_we0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_we0;
    end else begin
        max_result_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        min_out_TDATA_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA;
    end else begin
        min_out_TDATA_int_regslice = min_out_TDATA_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        min_out_TDEST_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST;
    end else begin
        min_out_TDEST_int_regslice = min_out_TDEST_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        min_out_TID_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID;
    end else begin
        min_out_TID_int_regslice = min_out_TID_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        min_out_TKEEP_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP;
    end else begin
        min_out_TKEEP_int_regslice = min_out_TKEEP_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        min_out_TLAST_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST;
    end else begin
        min_out_TLAST_int_regslice = min_out_TLAST_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        min_out_TSTRB_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB;
    end else begin
        min_out_TSTRB_int_regslice = min_out_TSTRB_reg;
    end
end

always @ (*) begin
    if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        min_out_TUSER_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER;
    end else begin
        min_out_TUSER_int_regslice = min_out_TUSER_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        min_result_address0 = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        min_result_address0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_address0;
    end else begin
        min_result_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        min_result_ce0 = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        min_result_ce0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_ce0;
    end else begin
        min_result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        min_result_we0 = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_we0;
    end else begin
        min_result_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b0 == ap_block_state13) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln37_1_fu_451_p2 = ($signed(img_height_read_reg_696) + $signed(32'd4294967294));

assign add_ln37_2_fu_480_p2 = ($signed(img_width_read_reg_687) + $signed(32'd4294967294));

assign add_ln53_1_fu_543_p2 = ($signed(sext_ln37_1_fu_535_p1) + $signed(33'd1));

assign add_ln53_fu_572_p2 = ($signed(sext_ln37_fu_532_p1) + $signed(33'd1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

assign ap_NS_fsm_state7 = ap_NS_fsm[32'd6];

assign ap_NS_fsm_state9 = ap_NS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_done == 1'b0) | (grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((regslice_both_avg_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_min_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_max_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_conv_out_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign avg_out_TVALID = regslice_both_avg_out_V_data_V_U_vld_out;

assign avg_out_TVALID_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID;

assign conv_out_TVALID = regslice_both_conv_out_V_data_V_U_vld_out;

assign conv_out_TVALID_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID;

assign empty_33_fu_367_p2 = (($signed(img_width) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_34_fu_538_p2 = (($signed(sub_reg_743) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_35_fu_567_p2 = (($signed(sub17_reg_750) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_36_fu_635_p2 = (($signed(out_h_reg_769) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign empty_37_fu_647_p2 = (($signed(out_w_reg_821) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign empty_fu_353_p2 = (($signed(img_height) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign grp_fu_328_p0 = grp_fu_328_p00;

assign grp_fu_328_p00 = smax39_reg_838;

assign grp_fu_328_p1 = grp_fu_328_p10;

assign grp_fu_328_p10 = smax40_reg_843;

assign grp_fu_333_p0 = grp_fu_333_p00;

assign grp_fu_333_p00 = select_ln53_reg_796;

assign grp_fu_333_p1 = grp_fu_333_p10;

assign grp_fu_333_p10 = select_ln53_1_reg_801;

assign grp_fu_337_p0 = grp_fu_337_p00;

assign grp_fu_337_p00 = smax_reg_703;

assign grp_fu_337_p1 = grp_fu_337_p10;

assign grp_fu_337_p10 = smax1_reg_708;

assign grp_fu_341_p0 = grp_fu_341_p00;

assign grp_fu_341_p00 = select_ln37_reg_759;

assign grp_fu_341_p1 = grp_fu_341_p10;

assign grp_fu_341_p10 = select_ln37_1_reg_764;

assign grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start = grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg;

assign grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start = grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg;

assign grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start = grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg;

assign grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start = grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg;

assign grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TREADY = (conv_out_TREADY_int_regslice & ap_CS_fsm_state10);

assign grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg;

assign grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TREADY = (avg_out_TREADY_int_regslice & ap_CS_fsm_state12);

assign grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TREADY = (max_out_TREADY_int_regslice & ap_CS_fsm_state12);

assign grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TREADY = (min_out_TREADY_int_regslice & ap_CS_fsm_state12);

assign icmp68_fu_474_p2 = (($signed(tmp_4_fu_464_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_445_p2 = (($signed(tmp_fu_435_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign in_stream_TREADY = regslice_both_in_stream_V_data_V_U_ack_in;

assign lshr_ln95_1_fu_498_p4 = {{sub_ln95_fu_493_p2[31:1]}};

assign lshr_ln96_1_fu_609_p4 = {{sub_ln96_fu_604_p2[31:1]}};

assign max_out_TVALID = regslice_both_max_out_V_data_V_U_vld_out;

assign max_out_TVALID_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID;

assign min_out_TVALID = regslice_both_min_out_V_data_V_U_vld_out;

assign min_out_TVALID_int_regslice = grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID;

assign out_h_fu_514_p3 = ((tmp_5_reg_713[0:0] == 1'b1) ? sub_ln95_1_fu_508_p2 : lshr_ln95_2_reg_718);

assign out_w_fu_625_p3 = ((tmp_6_reg_723[0:0] == 1'b1) ? sub_ln96_1_fu_619_p2 : lshr_ln96_2_reg_728);

assign select_ln37_1_fu_485_p3 = ((icmp68_fu_474_p2[0:0] == 1'b1) ? add_ln37_2_fu_480_p2 : 32'd0);

assign select_ln37_fu_456_p3 = ((icmp_fu_445_p2[0:0] == 1'b1) ? add_ln37_1_fu_451_p2 : 32'd0);

assign select_ln53_1_fu_588_p3 = ((empty_35_fu_567_p2[0:0] == 1'b1) ? tmp_6_cast_fu_578_p4 : 31'd0);

assign select_ln53_fu_559_p3 = ((empty_34_fu_538_p2[0:0] == 1'b1) ? tmp_5_cast_fu_549_p4 : 31'd0);

assign sext_ln37_1_fu_535_p1 = $signed(sub_reg_743);

assign sext_ln37_fu_532_p1 = $signed(sub17_reg_750);

assign sext_ln95_fu_667_p1 = out_h_reg_769;

assign sext_ln96_fu_670_p1 = $signed(out_w_reg_821);

assign smax1_fu_373_p3 = ((empty_33_fu_367_p2[0:0] == 1'b1) ? trunc_ln3_fu_345_p1 : 31'd0);

assign smax39_fu_640_p3 = ((empty_36_fu_635_p2[0:0] == 1'b1) ? trunc_ln95_reg_775 : 30'd0);

assign smax40_fu_652_p3 = ((empty_37_fu_647_p2[0:0] == 1'b1) ? trunc_ln96_reg_828 : 30'd0);

assign smax_fu_359_p3 = ((empty_fu_353_p2[0:0] == 1'b1) ? trunc_ln3_1_fu_349_p1 : 31'd0);

assign sub17_fu_430_p2 = ($signed(img_width_read_reg_687) + $signed(32'd4294967295));

assign sub199_fu_673_p2 = ($signed(sext_ln95_fu_667_p1) + $signed(32'd4294967295));

assign sub202_fu_680_p2 = ($signed(sext_ln96_fu_670_p1) + $signed(32'd4294967295));

assign sub_fu_425_p2 = ($signed(img_height_read_reg_696) + $signed(32'd4294967295));

assign sub_ln95_1_fu_508_p2 = (31'd0 - lshr_ln95_1_fu_498_p4);

assign sub_ln95_fu_493_p2 = (32'd0 - img_height_read_reg_696);

assign sub_ln96_1_fu_619_p2 = (31'd0 - lshr_ln96_1_fu_609_p4);

assign sub_ln96_fu_604_p2 = (32'd0 - img_width_read_reg_687);

assign tmp_4_fu_464_p4 = {{sub17_fu_430_p2[31:1]}};

assign tmp_5_cast_fu_549_p4 = {{add_ln53_1_fu_543_p2[31:1]}};

assign tmp_6_cast_fu_578_p4 = {{add_ln53_fu_572_p2[31:1]}};

assign tmp_fu_435_p4 = {{sub_fu_425_p2[31:1]}};

assign trunc_ln3_1_fu_349_p1 = img_height[30:0];

assign trunc_ln3_fu_345_p1 = img_width[30:0];

assign trunc_ln95_fu_520_p1 = out_h_fu_514_p3[29:0];

assign trunc_ln96_fu_631_p1 = out_w_fu_625_p3[29:0];

endmodule //process_images
