# do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 10:38:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 10:38:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 10:38:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 10:38:40 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 10:38:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 10:38:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 10:38:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 10:38:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# 
# Top level modules:
# 	taglist_gen
# End time: 10:38:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 10:38:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:38:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 10:38:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 10:38:40 on Dec 23,2016
# //  ModelSim ALTERA 10.4d Dec 30 2015 Linux 2.6.32-642.6.2.el6.x86_64
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {670000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 410
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1399924 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/wavehh.do
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# Error 133: Unable to remove directory "/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/work".
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 10:48:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 10:48:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 10:48:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 10:48:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 10:48:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 10:48:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 10:48:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 10:48:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# 
# Top level modules:
# 	taglist_gen
# End time: 10:48:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 10:48:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:48:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 10:48:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 10:48:04 on Dec 23,2016, Elapsed time: 0:09:24
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 10:48:04 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -expand -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {23568 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {15265 ps} {45799 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do wavehh.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/wavehh.do
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# 
# Top level modules:
# 	taglist_gen
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:50:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 10:50:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 10:50:06 on Dec 23,2016, Elapsed time: 0:02:02
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 10:50:06 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -expand -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {23568 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {15265 ps} {45799 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:08:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:08:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:08:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:08:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:08:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:08:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:08:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:08:03 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:03 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Error: (vlog-13069) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(21): near "reg": syntax error, unexpected reg, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(47): (vlog-2730) Undefined variable: 'first'.
# End time: 11:08:04 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /swip_build/archive/acds/16.0/211/linux64/modelsim_ae/linuxaloem/vlog failed.
# Error in macro ./state_machine_do.do line 16
# /swip_build/archive/acds/16.0/211/linux64/modelsim_ae/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovati..."
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# Error 133: Unable to remove directory "/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/work".
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:08:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:08:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:08:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:08:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:08:40 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:08:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:08:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:08:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# 
# Top level modules:
# 	taglist_gen
# End time: 11:08:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 11:08:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:08:40 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 11:08:40 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 11:08:45 on Dec 23,2016, Elapsed time: 0:18:39
# Errors: 5, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 11:08:45 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -expand -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {23568 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {15265 ps} {45799 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/wavehh.do
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# Error 133: Unable to remove directory "/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/work".
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# 
# Top level modules:
# 	taglist_gen
# End time: 11:12:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 11:12:15 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:12:15 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 11:12:15 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 11:12:17 on Dec 23,2016, Elapsed time: 0:03:32
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 11:12:17 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {23568 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {30534 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
add wave -position end  sim:/tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/wavehh.do
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(41): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:21:02 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 11:21:02 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 11:21:05 on Dec 23,2016, Elapsed time: 0:08:48
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 11:21:05 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -expand -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {403923971 ps} {404046107 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# Error 133: Unable to remove directory "/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/work".
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:44 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:25:44 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:44 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:25:45 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:25:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:25:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:25:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:25:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:25:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:25:46 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:46 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(41): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 11:25:46 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:46 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 11:25:46 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:25:46 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 11:25:46 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 11:26:06 on Dec 23,2016, Elapsed time: 0:05:01
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 11:26:06 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix binary /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -expand -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {403923971 ps} {404046107 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/wavehh.do
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:38 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:35:38 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:38 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:35:38 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:38 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:35:38 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:38 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:35:39 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:35:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:35:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:35:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:35:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(41): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 11:35:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 11:35:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:35:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 11:35:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 11:35:43 on Dec 23,2016, Elapsed time: 0:09:37
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 11:35:43 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:57 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:40:57 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:57 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:40:57 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:57 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:40:57 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:57 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:40:57 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:57 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:40:57 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:57 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:40:57 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:57 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:40:58 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:58 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:40:58 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:40:58 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(40): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(82): (vlog-2730) Undefined variable: 'firstNext'.
# End time: 11:40:58 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /swip_build/archive/acds/16.0/211/linux64/modelsim_ae/linuxaloem/vlog failed.
# Error in macro ./state_machine_do.do line 16
# /swip_build/archive/acds/16.0/211/linux64/modelsim_ae/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovati..."
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:28 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:43:31 on Dec 23,2016, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:31 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:43:32 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:32 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:43:32 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:32 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:43:33 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:33 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:43:34 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:34 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:43:35 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:35 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:43:35 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:35 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:43:35 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:35 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(40): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 11:43:36 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 11:43:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:43:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 11:43:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 11:43:40 on Dec 23,2016, Elapsed time: 0:07:57
# Errors: 4, Warnings: 11
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 11:43:40 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# Error 133: Unable to remove directory "/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/work".
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:38 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(40): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:46:39 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 11:46:39 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 11:46:42 on Dec 23,2016, Elapsed time: 0:03:02
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 11:46:42 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:29 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 11:51:29 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:29 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 11:51:29 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(40): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:51:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 11:51:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 11:51:34 on Dec 23,2016, Elapsed time: 0:04:52
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 11:51:34 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:35 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:00:35 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:35 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:00:36 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:00:36 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:00:40 on Dec 23,2016, Elapsed time: 0:09:06
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:00:40 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:02:45 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:02:45 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:02:46 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:02:48 on Dec 23,2016, Elapsed time: 0:02:08
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:02:48 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:28 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:06:28 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:28 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:06:28 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:28 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:06:28 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:28 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:06:28 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:28 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:06:29 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:29 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:06:29 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:29 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:06:29 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:29 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:06:29 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:29 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:06:30 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:06:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:06:30 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:06:30 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:06:34 on Dec 23,2016, Elapsed time: 0:03:46
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:06:34 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:13 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:08:13 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:08:14 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:08:14 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:08:18 on Dec 23,2016, Elapsed time: 0:01:44
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:08:18 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:16 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:11:16 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:16 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:11:16 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:16 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:11:16 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:16 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:11:16 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:16 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:11:16 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:16 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:11:16 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:16 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:11:17 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:17 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:11:17 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:17 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:11:17 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:17 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:11:17 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:11:17 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:11:17 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:11:18 on Dec 23,2016, Elapsed time: 0:03:00
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:11:18 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:12:59 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:12:59 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:13:01 on Dec 23,2016, Elapsed time: 0:01:43
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:13:01 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:16:54 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:54 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:16:55 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:16:55 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:16:55 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:16:58 on Dec 23,2016, Elapsed time: 0:03:57
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:16:58 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# vlib work
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:11 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:22:11 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:11 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:22:11 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:11 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:22:11 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:11 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:22:11 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:11 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:22:12 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:12 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:22:12 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:12 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:22:12 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:12 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:22:12 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:12 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:22:12 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:12 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:22:12 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:22:12 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:22:12 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:22:14 on Dec 23,2016, Elapsed time: 0:05:16
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:22:14 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
do state_machine_do.do
# if {[file exists work]} {
# 	vdel -lib work -all
# }
# Error 133: Unable to remove directory "/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/work".
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# vmap work work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/KROS.v 
# -- Compiling module KROS
# 
# Top level modules:
# 	KROS
# End time: 12:26:04 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:04 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v 
# -- Compiling module tb_kros
# 
# Top level modules:
# 	tb_kros
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v 
# -- Compiling module sequencer
# 
# Top level modules:
# 	sequencer
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/bcd_conv.v 
# -- Compiling module bcd_conv
# 
# Top level modules:
# 	bcd_conv
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM2Port.v 
# -- Compiling module ROM2Port
# 
# Top level modules:
# 	ROM2Port
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/RAM2Port.v 
# -- Compiling module RAM2Port
# 
# Top level modules:
# 	RAM2Port
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/seg_disp.v 
# -- Compiling module seg_disp
# 
# Top level modules:
# 	seg_disp
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v 
# -- Compiling module throttle
# -- Compiling module clk_div
# 
# Top level modules:
# 	throttle
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v 
# -- Compiling module taglist_gen
# ** Warning: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/stateMachine_taglistRAM.v(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	taglist_gen
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v 
# -- Compiling module ROM_state
# 
# Top level modules:
# 	ROM_state
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master {/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:26:05 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master" /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v 
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# End time: 12:26:05 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs="+acc"  tb_kros
# End time: 12:26:08 on Dec 23,2016, Elapsed time: 0:03:54
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L work -L work -voptargs=""+acc"" tb_kros 
# Start time: 12:26:09 on Dec 23,2016
# Loading work.tb_kros
# Loading work.KROS
# Loading work.throttle
# Loading work.PushButton_Debouncer
# Loading work.clk_div
# Loading work.seg_disp
# Loading work.bcd_conv
# Loading work.sequencer
# Loading work.ROM_state
# Loading work.taglist_gen
# Loading work.RAM2Port
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2Port
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(22): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_throttle/debounce2 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/throttle.v(23): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce0 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(39): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3017) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/debounce1 File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/PushButton_Debouncer.v
# ** Warning: (vsim-3722) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(40): [TFMPC] - Missing connection for port 'PB_up'.
# ** Warning: (vsim-3015) /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/sequencer.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'at_end_rst'. The port definition is at: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_kros/DUT/i_sequencer/ROM_state_i File: /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/ROM_state.v
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# do wavehh.do
# onerror {resume}
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27:21]} seq_num
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20:11]} start_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst { /tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10:1]} end_seq
# quietly virtual signal -install /tb_kros/DUT/i_sequencer/RAM2Port_inst {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]  } last
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_kros/CLK_50
# add wave -noupdate /tb_kros/DUT/i_sequencer/slow_clk
# add wave -noupdate /tb_kros/pb_freq_up
# add wave -noupdate /tb_kros/pb_freq_dn
# add wave -noupdate /tb_kros/pb_seq_up
# add wave -noupdate /tb_kros/pb_seq_dn
# add wave -noupdate /tb_kros/reset
# add wave -noupdate /tb_kros/LEDR
# add wave -noupdate /tb_kros/HEX0
# add wave -noupdate /tb_kros/HEX1
# add wave -noupdate /tb_kros/HEX2
# add wave -noupdate /tb_kros/HEX3
# add wave -noupdate /tb_kros/HEX4
# add wave -noupdate /tb_kros/HEX5
# add wave -noupdate /tb_kros/DUT/i_seq_disp/seq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/freq_num_pass
# add wave -noupdate /tb_kros/DUT/i_seq_disp/rom_addr_pass
# add wave -noupdate /tb_kros/DUT/i_throttle/freq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/rom_addr
# add wave -noupdate /tb_kros/DUT/i_sequencer/seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/next_seq_num
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_up
# add wave -noupdate /tb_kros/DUT/i_sequencer/debounced_dn
# add wave -noupdate /tb_kros/DUT/i_sequencer/up_frm_pb
# add wave -noupdate /tb_kros/DUT/i_sequencer/dn_frm_pb
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_state
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_down
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_up
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/debounce0/PB_cnt
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/seq_num
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/start_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/end_seq
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/last
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[31]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[30]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[29]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[28]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[27]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[26]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[25]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[24]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[23]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[22]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[21]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[20]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[19]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[18]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[17]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[16]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/RAM2Port_inst/data[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/RAM2Port_inst/data
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wraddress
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/RAM2Port_inst/wren
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_a
# add wave -noupdate -radix hexadecimal -childformat {{{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} -radix hexadecimal} {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} -radix hexadecimal}} -subitemconfig {{/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[15]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[14]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[13]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[12]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[11]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[10]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[9]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[8]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[7]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[6]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[5]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[4]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[3]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[2]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[1]} {-height 17 -radix hexadecimal} {/tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a[0]} {-height 17 -radix hexadecimal}} /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_a
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/address_b
# add wave -noupdate -radix hexadecimal /tb_kros/DUT/i_sequencer/ROM2Port_inst/q_b
# add wave -noupdate /tb_kros/DUT/i_sequencer/i_taglist_gen/RAMstate
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49640 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 363
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {122136 ps}
# run -all
# Reach undefined state
# Reach undefined state
# ** Note: $stop    : /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v(60)
#    Time: 404040 ns  Iteration: 0  Instance: /tb_kros
# Break in Module tb_kros at /data/haliu/NCG_Innovation_Project/knightriderinn/simulation/innovation_project-master/tb_kros.v line 60
