Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sat May  4 20:32:59 2024
| Host         : Moo_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  278         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (278)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (634)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (278)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 223 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (634)
--------------------------------------------------
 There are 634 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  651          inf        0.000                      0                  651           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           651 Endpoints
Min Delay           651 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 3.665ns (60.868%)  route 2.356ns (39.132%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  pong_fsm_wrap/FSM_sequential_state_reg[1]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  pong_fsm_wrap/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.860     1.253    pong_fsm_wrap/state__0[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.097     1.350 r  pong_fsm_wrap/state_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.497     2.846    state_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.175     6.021 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.021    state[2]
    J13                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 3.633ns (65.469%)  route 1.916ns (34.531%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  pong_fsm_wrap/FSM_sequential_state_reg[0]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  pong_fsm_wrap/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.436     0.829    pong_fsm_wrap/state__0[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     0.926 r  pong_fsm_wrap/state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.480     2.406    state_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.143     5.549 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.549    state[0]
    H17                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.539ns  (logic 3.656ns (66.012%)  route 1.883ns (33.988%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  pong_fsm_wrap/FSM_sequential_state_reg[1]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  pong_fsm_wrap/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.641     1.034    pong_fsm_wrap/state__0[1]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     1.131 r  pong_fsm_wrap/state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.242     2.373    state_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.166     5.539 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.539    state[1]
    K18                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/out_Hsync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            out_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 3.650ns (73.882%)  route 1.290ns (26.118%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE                         0.000     0.000 r  sync_porch/out_Hsync_reg/C
    SLICE_X2Y141         FDSE (Prop_fdse_C_Q)         0.361     0.361 r  sync_porch/out_Hsync_reg/Q
                         net (fo=1, routed)           1.290     1.651    out_Hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.289     4.940 r  out_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.940    out_Hsync
    B11                                                               r  out_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/out_Vsync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            out_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.838ns  (logic 3.651ns (75.456%)  route 1.187ns (24.544%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDSE                         0.000     0.000 r  sync_porch/out_Vsync_reg/C
    SLICE_X2Y143         FDSE (Prop_fdse_C_Q)         0.361     0.361 r  sync_porch/out_Vsync_reg/Q
                         net (fo=1, routed)           1.187     1.548    out_Vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.290     4.838 r  out_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.838    out_Vsync
    B12                                                               r  out_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/out_Red_reg[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.831ns  (logic 3.502ns (72.487%)  route 1.329ns (27.513%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  sync_porch/out_Red_reg[3]_lopt_replica_5/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  sync_porch/out_Red_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           1.329     1.670    lopt_4
    C6                   OBUF (Prop_obuf_I_O)         3.161     4.831 r  out_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.831    out_Green[0]
    C6                                                                r  out_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/out_Red_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.709ns  (logic 3.517ns (74.695%)  route 1.192ns (25.305%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE                         0.000     0.000 r  sync_porch/out_Red_reg[3]/C
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  sync_porch/out_Red_reg[3]/Q
                         net (fo=1, routed)           1.192     1.533    out_Blue_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.176     4.709 r  out_Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.709    out_Red[3]
    A3                                                                r  out_Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/out_Red_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.707ns  (logic 3.510ns (74.576%)  route 1.197ns (25.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  sync_porch/out_Red_reg[3]_lopt_replica/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  sync_porch/out_Red_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.197     1.538    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.169     4.707 r  out_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.707    out_Blue[0]
    B7                                                                r  out_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/out_Red_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.706ns  (logic 3.515ns (74.682%)  route 1.192ns (25.318%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE                         0.000     0.000 r  sync_porch/out_Red_reg[3]_lopt_replica_2/C
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  sync_porch/out_Red_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.192     1.533    lopt_1
    C7                   OBUF (Prop_obuf_I_O)         3.174     4.706 r  out_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.706    out_Blue[1]
    C7                                                                r  out_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/out_Red_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 3.515ns (74.710%)  route 1.190ns (25.290%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE                         0.000     0.000 r  sync_porch/out_Red_reg[3]_lopt_replica_4/C
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  sync_porch/out_Red_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           1.190     1.531    lopt_3
    D8                   OBUF (Prop_obuf_I_O)         3.174     4.705 r  out_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.705    out_Blue[3]
    D8                                                                r  out_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.455%)  route 0.099ns (37.545%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_y_reg[5]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pong_fsm_wrap/ball_wrap/ball_y_reg[5]/Q
                         net (fo=18, routed)          0.099     0.263    pong_fsm_wrap/ball_wrap/ball_y_reg[5]_0[5]
    SLICE_X8Y103         FDRE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_p1_down/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_p1_down/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.465%)  route 0.086ns (31.535%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  debounce_p1_down/debounce_counter_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_p1_down/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.086     0.227    debounce_p1_down/debounce_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.272 r  debounce_p1_down/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.272    debounce_p1_down/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X0Y96          FDRE                                         r  debounce_p1_down/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_p1_down/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_p1_down/debounce_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.819%)  route 0.101ns (35.181%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  debounce_p1_down/FSM_sequential_state_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_p1_down/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.101     0.242    debounce_p1_down/state__0[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.045     0.287 r  debounce_p1_down/debounce_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.287    debounce_p1_down/debounce_counter[0]_i_1__1_n_0
    SLICE_X1Y96          FDRE                                         r  debounce_p1_down/debounce_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.932%)  route 0.153ns (52.068%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_x_reg[0]/C
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/ball_x_reg[0]/Q
                         net (fo=13, routed)          0.153     0.294    pong_fsm_wrap/ball_wrap/ball_x[0]
    SLICE_X13Y103        FDSE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.148ns (49.891%)  route 0.149ns (50.109%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_x_reg[3]/C
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  pong_fsm_wrap/ball_wrap/ball_x_reg[3]/Q
                         net (fo=11, routed)          0.149     0.297    pong_fsm_wrap/ball_wrap/ball_x[3]
    SLICE_X13Y103        FDRE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_paddle/paddle_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p2_paddle/paddle_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.131%)  route 0.113ns (37.869%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_paddle/paddle_y_reg[1]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/p2_paddle/paddle_y_reg[1]/Q
                         net (fo=20, routed)          0.113     0.254    pong_fsm_wrap/p2_paddle/Q[1]
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.045     0.299 r  pong_fsm_wrap/p2_paddle/paddle_y[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.299    pong_fsm_wrap/p2_paddle/paddle_y[5]_i_2__0_n_0
    SLICE_X5Y101         FDRE                                         r  pong_fsm_wrap/p2_paddle/paddle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_y_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.739%)  route 0.171ns (57.261%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_y_reg[3]/C
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  pong_fsm_wrap/ball_wrap/ball_y_reg[3]/Q
                         net (fo=21, routed)          0.171     0.299    pong_fsm_wrap/ball_wrap/ball_y_reg[5]_0[3]
    SLICE_X8Y101         FDRE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.953%)  route 0.114ns (38.047%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[7]/C
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[7]/Q
                         net (fo=5, routed)           0.114     0.255    sync_porch/Sync_to_Count_wrap/column_count[7]
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  sync_porch/Sync_to_Count_wrap/column_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.300    sync_porch/Sync_to_Count_wrap/column_count[8]_i_1__0_n_0
    SLICE_X5Y141         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/ball_wrap/ball_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.078%)  route 0.119ns (38.922%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_x_reg[0]/C
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/ball_x_reg[0]/Q
                         net (fo=13, routed)          0.119     0.260    pong_fsm_wrap/ball_wrap/ball_x[0]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  pong_fsm_wrap/ball_wrap/ball_x[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    pong_fsm_wrap/ball_wrap/ball_x[1]_i_1_n_0
    SLICE_X12Y104        FDRE                                         r  pong_fsm_wrap/ball_wrap/ball_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.880%)  route 0.120ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  debounce_start/debounce_counter_reg[1]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  debounce_start/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.120     0.261    debounce_start/debounce_counter_reg_n_0_[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  debounce_start/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    debounce_start/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  debounce_start/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





