---
content_type: page
title: Lecture Notes
uid: 5017895b-3c66-fd04-4111-19382827a0b9
---

The course material is divided into five modules, each covering a set of related topics. This section contains the lecture notes for the course.

Legend
------

(A): Session taught by Professor Arvind  
(J): Session taught by Dr. Joel Emer

| SESÂ # | TOPICS |
| --- | --- |
| {{< td-colspan 2 >}}**Module 1**{{< /td-colspan >}} ||
| L1 | History of Calculation and Computer Architecture (A) ([PDF]({{< baseurl >}}/resources/l01_earlydev)) |
| L2 | Influence of Technology and Software on Instruction Sets: Up to the dawn of IBM 360 (A) ([PDF]({{< baseurl >}}/resources/l02_fifties)) |
| L3 | Complex Instruction Set Evolution in the Sixties: Stack and GPR Architectures (A) ([PDF]({{< baseurl >}}/resources/l03_sixties)) |
| L4 | Microprogramming (A) ([PDF]({{< baseurl >}}/resources/l04_microprog)) |
| L5 | Simple Instruction Pipelining (A) ([PDF]({{< baseurl >}}/resources/l05_singlecycle)) |
| L6 | Pipeline Hazards (A) (![This resource may not render correctly in a screen reader.](/images/inacessible.gif)[PDF]({{< baseurl >}}/resources/l06_pipeline)) |
| {{< td-colspan 2 >}}**Module 2**{{< /td-colspan >}} ||
| L7 | Multilevel Memories - Technology (J) ([PDF]({{< baseurl >}}/resources/l07_caches)) |
| L8 | Cache (Memory) Performance Optimization (J) ([PDF]({{< baseurl >}}/resources/l08_caches_2)) |
| L9 | Virtual Memory Basics (J) ([PDF]({{< baseurl >}}/resources/l09_add_trans)) |
| L10 | Virtual Memory: Part Deux (A) ([PDF]({{< baseurl >}}/resources/l10_vrtl_mem)) |
| {{< td-colspan 2 >}}**Module 3**{{< /td-colspan >}} ||
| L11 | Complex Pipelining (A) ([PDF]({{< baseurl >}}/resources/l11_cmplx_pipes)) |
| L12 | Out of Order Execution and Register Renaming (A) ([PDF]({{< baseurl >}}/resources/l12_ooo_pipes)) |
| L13 | Branch Prediction and Speculative Execution (A) ([PDF]({{< baseurl >}}/resources/l13_brnchpred)) |
| L14 | Advanced Superscalar Architectures (J) ([PDF]({{< baseurl >}}/resources/l14_superscalar)) |
| L15 | Microprocessor Evolution: 4004 to Pentium 4 (J) ([PDF]({{< baseurl >}}/resources/l15_micro_evlutn)) |
| {{< td-colspan 2 >}}**Module 4**{{< /td-colspan >}} ||
| L16 | Synchronization and Sequential Consistency (A) ([PDF]({{< baseurl >}}/resources/l16_smps_sc)) |
| L17 | Cache Coherence (A) ([PDF]({{< baseurl >}}/resources/l17_cc)) |
| L18 | Cache Coherence (Implementation) (A) ([PDF]({{< baseurl >}}/resources/l18_ccprotocols)) |
| L19 | Snoopy Protocols (A) ([PDF]({{< baseurl >}}/resources/l19_snoopy_prot)) |
| L20 | Relaxed Memory Models (A) ([PDF]({{< baseurl >}}/resources/l20_relaxedmm)) |
| {{< td-colspan 2 >}}**Module 5**{{< /td-colspan >}} ||
| L21 | VLIW/EPIC: Statically Scheduled ILP (J) ([PDF]({{< baseurl >}}/resources/l21_vliw)) |
| L22 | Vector Computers (J) ([PDF]({{< baseurl >}}/resources/l22_vector)) |
| L23 | Multithreaded Processors (J) ([PDF]({{< baseurl >}}/resources/l23_multithread)) |
| L24 | Reliable Architectures (J) ([PDF]({{< baseurl >}}/resources/l24_reliability)) |
| L25 | Virtual Machines (J) ([PDF]({{< baseurl >}}/resources/l25_vms))