#ifdef ZZ_INCLUDE_CODE
ZZ_42FA8:
	T2 = T9 << 12;
	if ((int32_t)T2 < 0)
	{
		T9 <<= 13;
		ZZ_CLOCKCYCLES(3,0x800430E8);
		goto ZZ_42FA8_140;
	}
	T9 <<= 13;
	if ((int32_t)T9 < 0)
	{
		A3 = 4896;
		ZZ_CLOCKCYCLES(5,0x800430E0);
		goto ZZ_42FA8_138;
	}
	A3 = 4896;
	T2 = A0 - T0;
	if ((int32_t)T2 >= 0)
	{
		A2 = T8 - T3;
		ZZ_CLOCKCYCLES(8,0x80042FCC);
		goto ZZ_42FA8_24;
	}
	A2 = T8 - T3;
	T2 = -T2;
	ZZ_CLOCKCYCLES(9,0x80042FCC);
ZZ_42FA8_24:
	A3 = A3 - T2;
	if ((int32_t)A3 < 0)
	{
		T2 = (int32_t)A2 >> 16;
		ZZ_CLOCKCYCLES(3,0x80043008);
		goto ZZ_42FA8_60;
	}
	T2 = (int32_t)A2 >> 16;
	if ((int32_t)T2 >= 0)
	{
		A2 <<= 16;
		ZZ_CLOCKCYCLES(5,0x80042FE4);
		goto ZZ_42FA8_3C;
	}
	A2 <<= 16;
	T2 = -T2;
	ZZ_CLOCKCYCLES(6,0x80042FE4);
ZZ_42FA8_3C:
	A3 = A3 - T2;
	if ((int32_t)A3 < 0)
	{
		T2 = (int32_t)A2 >> 16;
		ZZ_CLOCKCYCLES(3,0x80043008);
		goto ZZ_42FA8_60;
	}
	T2 = (int32_t)A2 >> 16;
	if ((int32_t)T2 >= 0)
	{
		A3 = EMU_CheckedAdd(A3,-800);
		ZZ_CLOCKCYCLES(5,0x80042FFC);
		goto ZZ_42FA8_54;
	}
	A3 = EMU_CheckedAdd(A3,-800);
	T2 = -T2;
	ZZ_CLOCKCYCLES(6,0x80042FFC);
ZZ_42FA8_54:
	A3 = A3 - T2;
	if ((int32_t)A3 >= 0)
	{
		ZZ_CLOCKCYCLES(3,0x8004300C);
		goto ZZ_42FA8_64;
	}
	ZZ_CLOCKCYCLES(3,0x80043008);
ZZ_42FA8_60:
	A3 = 0;
	ZZ_CLOCKCYCLES(1,0x8004300C);
ZZ_42FA8_64:
	AT = 4896;
	T2 = A0 - S6;
	if ((int32_t)T2 >= 0)
	{
		A2 = T8 - S2;
		ZZ_CLOCKCYCLES(4,0x80043020);
		goto ZZ_42FA8_78;
	}
	A2 = T8 - S2;
	T2 = -T2;
	ZZ_CLOCKCYCLES(5,0x80043020);
ZZ_42FA8_78:
	AT = AT - T2;
	if ((int32_t)AT < 0)
	{
		T2 = (int32_t)A2 >> 16;
		ZZ_CLOCKCYCLES(3,0x8004305C);
		goto ZZ_42FA8_B4;
	}
	T2 = (int32_t)A2 >> 16;
	if ((int32_t)T2 >= 0)
	{
		A2 <<= 16;
		ZZ_CLOCKCYCLES(5,0x80043038);
		goto ZZ_42FA8_90;
	}
	A2 <<= 16;
	T2 = -T2;
	ZZ_CLOCKCYCLES(6,0x80043038);
ZZ_42FA8_90:
	AT = AT - T2;
	if ((int32_t)AT < 0)
	{
		T2 = (int32_t)A2 >> 16;
		ZZ_CLOCKCYCLES(3,0x8004305C);
		goto ZZ_42FA8_B4;
	}
	T2 = (int32_t)A2 >> 16;
	if ((int32_t)T2 >= 0)
	{
		AT = EMU_CheckedAdd(AT,-800);
		ZZ_CLOCKCYCLES(5,0x80043050);
		goto ZZ_42FA8_A8;
	}
	AT = EMU_CheckedAdd(AT,-800);
	T2 = -T2;
	ZZ_CLOCKCYCLES(6,0x80043050);
ZZ_42FA8_A8:
	AT = AT - T2;
	if ((int32_t)AT >= 0)
	{
		ZZ_CLOCKCYCLES(3,0x80043060);
		goto ZZ_42FA8_B8;
	}
	ZZ_CLOCKCYCLES(3,0x8004305C);
ZZ_42FA8_B4:
	AT = 0;
	ZZ_CLOCKCYCLES(1,0x80043060);
ZZ_42FA8_B8:
	T2 = A3 + AT;
	if (!T2)
	{
		A2 = 4096;
		ZZ_CLOCKCYCLES(3,0x800430C0);
		goto ZZ_42FA8_118;
	}
	A2 = 4096;
	T2 = A2 - T2;
	if ((int32_t)T2 <= 0)
	{
		T8 = EMU_ReadU32(V1 + 496); //+ 0x1F0
		ZZ_CLOCKCYCLES(6,0x800430AC);
		goto ZZ_42FA8_104;
	}
	T8 = EMU_ReadU32(V1 + 496); //+ 0x1F0
	T9 = EMU_ReadU32(V1 + 500); //+ 0x1F4
	A0 = EMU_ReadU32(V1 + 504); //+ 0x1F8
	GTE_SetRegister(GTE_CREG_RFC,T8);
	GTE_SetRegister(GTE_CREG_GFC,T9);
	GTE_SetRegister(GTE_CREG_BFC,A0);
	GTE_SetRegister(GTE_DREG_RGBC,EMU_ReadU32(V1 + 144)); //+ 0x90
	GTE_SetRegister(GTE_DREG_IR0,T2);
	GTE_DepthCueSingle();
	GTE_GetRegister(GTE_DREG_IR1);
	ZZ_CLOCKCYCLES(19,0x800430CC);
	goto ZZ_42FA8_124;
ZZ_42FA8_104:
	GTE_SetRegister(GTE_DREG_IR1,EMU_ReadU32(V1 + 520)); //+ 0x208
	GTE_SetRegister(GTE_DREG_IR2,EMU_ReadU32(V1 + 524)); //+ 0x20C
	GTE_SetRegister(GTE_DREG_IR3,EMU_ReadU32(V1 + 528)); //+ 0x210
	ZZ_CLOCKCYCLES(5,0x800430CC);
	goto ZZ_42FA8_124;
ZZ_42FA8_118:
	GTE_SetRegister(GTE_DREG_IR1,EMU_ReadU32(V1 + 496)); //+ 0x1F0
	GTE_SetRegister(GTE_DREG_IR2,EMU_ReadU32(V1 + 500)); //+ 0x1F4
	GTE_SetRegister(GTE_DREG_IR3,EMU_ReadU32(V1 + 504)); //+ 0x1F8
	ZZ_CLOCKCYCLES(3,0x800430CC);
ZZ_42FA8_124:
	GTE_SetRegister(GTE_DREG_IR0,R0);
	GTE_SetRegister(GTE_DREG_RGBC,EMU_ReadU32(V1 + 200)); //+ 0xC8
	GTE_DepthCueColorLight();
	ZZ_CLOCKCYCLES(5,0x800430E0);
ZZ_42FA8_138:
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(2);
	ZZ_JUMPREGISTER(0x80043154,ZZ_42FA8_1AC);
	ZZ_JUMPREGISTER(0x800431DC,ZZ_42FA8_234);
	ZZ_JUMPREGISTER(0x8004316C,ZZ_42FA8_1C4);
	ZZ_JUMPREGISTER(0x800431F4,ZZ_42FA8_24C);
	ZZ_JUMPREGISTER(0x80043184,ZZ_42FA8_1DC);
	ZZ_JUMPREGISTER(0x8004320C,ZZ_42FA8_264);
	ZZ_JUMPREGISTER(0x80043224,ZZ_42FA8_27C);
	ZZ_JUMPREGISTER_END();
ZZ_42FA8_140:
	T8 = EMU_ReadU32(V1 + 508); //+ 0x1FC
	T9 = EMU_ReadU32(V1 + 512); //+ 0x200
	A0 = EMU_ReadU32(V1 + 516); //+ 0x204
	GTE_SetRegister(GTE_CREG_RFC,T8);
	GTE_SetRegister(GTE_CREG_GFC,T9);
	GTE_SetRegister(GTE_CREG_BFC,A0);
	GTE_SetRegister(GTE_DREG_IR0,EMU_ReadU32(V1 + 532)); //+ 0x214
	GTE_SetRegister(GTE_DREG_RGBC,EMU_ReadU32(V1 + 200)); //+ 0xC8
	GTE_DepthCueSingle();
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(13);
	ZZ_JUMPREGISTER(0x80043154,ZZ_42FA8_1AC);
	ZZ_JUMPREGISTER(0x800431DC,ZZ_42FA8_234);
	ZZ_JUMPREGISTER(0x8004316C,ZZ_42FA8_1C4);
	ZZ_JUMPREGISTER(0x800431F4,ZZ_42FA8_24C);
	ZZ_JUMPREGISTER(0x80043184,ZZ_42FA8_1DC);
	ZZ_JUMPREGISTER(0x8004320C,ZZ_42FA8_264);
	ZZ_JUMPREGISTER(0x80043224,ZZ_42FA8_27C);
	ZZ_JUMPREGISTER_END();
ZZ_42FA8_174:
	EMU_Write32(V1 + 176,AT); //+ 0xB0
	EMU_Write32(V1 + 180,A3); //+ 0xB4
	EMU_Write32(V1 + 184,T0); //+ 0xB8
	EMU_Write32(V1 + 120,T3); //+ 0x78
	EMU_Write32(V1 + 392,RA); //+ 0x188
	T3 = EMU_ReadU32(V1 + 124); //+ 0x7C
	S2 = EMU_ReadU32(V1 + 136); //+ 0x88
	T0 = EMU_ReadU32(V1 + 128); //+ 0x80
	S6 = EMU_ReadU32(V1 + 140); //+ 0x8C
	T8 = GTE_GetRegister(GTE_DREG_VXY0);
	A0 = GTE_GetRegister(GTE_DREG_VZ0);
	T9 = EMU_ReadU32(V1 + 176); //+ 0xB0
	RA = 0x80043154; //ZZ_42FA8_1AC
	EMU_Write32(V1 + 200,T5); //+ 0xC8
	ZZ_CLOCKCYCLES(14,0x80042FA8);
	goto ZZ_42FA8;
ZZ_42FA8_1AC:
	T8 = GTE_GetRegister(GTE_DREG_VXY1);
	A0 = GTE_GetRegister(GTE_DREG_VZ1);
	T5 = GTE_GetRegister(GTE_DREG_RGB2);
	T9 = EMU_ReadU32(V1 + 180); //+ 0xB4
	RA = 0x8004316C; //ZZ_42FA8_1C4
	EMU_Write32(V1 + 200,T6); //+ 0xC8
	ZZ_CLOCKCYCLES(6,0x80042FA8);
	goto ZZ_42FA8;
ZZ_42FA8_1C4:
	T8 = GTE_GetRegister(GTE_DREG_VXY2);
	A0 = GTE_GetRegister(GTE_DREG_VZ2);
	T6 = GTE_GetRegister(GTE_DREG_RGB2);
	T9 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x80043184; //ZZ_42FA8_1DC
	EMU_Write32(V1 + 200,T7); //+ 0xC8
	ZZ_CLOCKCYCLES(6,0x80042FA8);
	goto ZZ_42FA8;
ZZ_42FA8_1DC:
	T7 = GTE_GetRegister(GTE_DREG_RGB2);
	T3 = EMU_ReadU32(V1 + 120); //+ 0x78
	S6 = EMU_ReadU32(V1 + 472); //+ 0x1D8
	T2 = EMU_ReadU32(V1 + 476); //+ 0x1DC
	RA = EMU_ReadU32(V1 + 392); //+ 0x188
	ZZ_CLOCKCYCLES(7,0x800427E0);
	goto ZZ_420F4_6EC;
ZZ_42FA8_1F8:
	EMU_Write32(V1 + 176,AT); //+ 0xB0
	EMU_Write32(V1 + 180,A3); //+ 0xB4
	EMU_Write32(V1 + 184,T0); //+ 0xB8
	EMU_Write32(V1 + 188,A0); //+ 0xBC
	EMU_Write32(V1 + 120,T3); //+ 0x78
	EMU_Write32(V1 + 392,RA); //+ 0x188
	T3 = EMU_ReadU32(V1 + 124); //+ 0x7C
	S2 = EMU_ReadU32(V1 + 136); //+ 0x88
	T0 = EMU_ReadU32(V1 + 128); //+ 0x80
	S6 = EMU_ReadU32(V1 + 140); //+ 0x8C
	T8 = EMU_ReadU32(V1 + 436); //+ 0x1B4
	A0 = EMU_ReadU32(V1 + 440); //+ 0x1B8
	T9 = EMU_ReadU32(V1 + 176); //+ 0xB0
	RA = 0x800431DC; //ZZ_42FA8_234
	EMU_Write32(V1 + 200,T5); //+ 0xC8
	ZZ_CLOCKCYCLES(15,0x80042FA8);
	goto ZZ_42FA8;
ZZ_42FA8_234:
	T8 = GTE_GetRegister(GTE_DREG_VXY1);
	A0 = GTE_GetRegister(GTE_DREG_VZ1);
	T5 = GTE_GetRegister(GTE_DREG_RGB2);
	T9 = EMU_ReadU32(V1 + 180); //+ 0xB4
	RA = 0x800431F4; //ZZ_42FA8_24C
	EMU_Write32(V1 + 200,T6); //+ 0xC8
	ZZ_CLOCKCYCLES(6,0x80042FA8);
	goto ZZ_42FA8;
ZZ_42FA8_24C:
	T8 = GTE_GetRegister(GTE_DREG_VXY2);
	A0 = GTE_GetRegister(GTE_DREG_VZ2);
	T6 = GTE_GetRegister(GTE_DREG_RGB2);
	T9 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x8004320C; //ZZ_42FA8_264
	EMU_Write32(V1 + 200,T7); //+ 0xC8
	ZZ_CLOCKCYCLES(6,0x80042FA8);
	goto ZZ_42FA8;
ZZ_42FA8_264:
	T8 = GTE_GetRegister(GTE_DREG_VXY0);
	A0 = GTE_GetRegister(GTE_DREG_VZ0);
	T7 = GTE_GetRegister(GTE_DREG_RGB2);
	T9 = EMU_ReadU32(V1 + 188); //+ 0xBC
	RA = 0x80043224; //ZZ_42FA8_27C
	EMU_Write32(V1 + 200,A1); //+ 0xC8
	ZZ_CLOCKCYCLES(6,0x80042FA8);
	goto ZZ_42FA8;
ZZ_42FA8_27C:
	A1 = GTE_GetRegister(GTE_DREG_RGB2);
	T3 = EMU_ReadU32(V1 + 120); //+ 0x78
	S6 = EMU_ReadU32(V1 + 472); //+ 0x1D8
	T2 = EMU_ReadU32(V1 + 476); //+ 0x1DC
	RA = EMU_ReadU32(V1 + 392); //+ 0x188
	ZZ_CLOCKCYCLES(7,0x80042AB0);
	goto ZZ_420F4_9BC;
#endif
ZZ_MARK_TARGET(0x80042FA8,0x80042FCC,ZZ_42FA8);
ZZ_MARK_TARGET(0x80042FCC,0x80042FE4,ZZ_42FA8_24);
ZZ_MARK_TARGET(0x80042FE4,0x80042FFC,ZZ_42FA8_3C);
ZZ_MARK_TARGET(0x80042FFC,0x80043008,ZZ_42FA8_54);
ZZ_MARK_TARGET(0x80043008,0x8004300C,ZZ_42FA8_60);
ZZ_MARK_TARGET(0x8004300C,0x80043020,ZZ_42FA8_64);
ZZ_MARK_TARGET(0x80043020,0x80043038,ZZ_42FA8_78);
ZZ_MARK_TARGET(0x80043038,0x80043050,ZZ_42FA8_90);
ZZ_MARK_TARGET(0x80043050,0x8004305C,ZZ_42FA8_A8);
ZZ_MARK_TARGET(0x8004305C,0x80043060,ZZ_42FA8_B4);
ZZ_MARK_TARGET(0x80043060,0x800430AC,ZZ_42FA8_B8);
ZZ_MARK_TARGET(0x800430AC,0x800430C0,ZZ_42FA8_104);
ZZ_MARK_TARGET(0x800430C0,0x800430CC,ZZ_42FA8_118);
ZZ_MARK_TARGET(0x800430CC,0x800430E0,ZZ_42FA8_124);
ZZ_MARK_TARGET(0x800430E0,0x800430E8,ZZ_42FA8_138);
ZZ_MARK_TARGET(0x800430E8,0x8004311C,ZZ_42FA8_140);
ZZ_MARK_TARGET(0x8004311C,0x80043154,ZZ_42FA8_174);
ZZ_MARK_TARGET(0x80043154,0x8004316C,ZZ_42FA8_1AC);
ZZ_MARK_TARGET(0x8004316C,0x80043184,ZZ_42FA8_1C4);
ZZ_MARK_TARGET(0x80043184,0x800431A0,ZZ_42FA8_1DC);
ZZ_MARK_TARGET(0x800431A0,0x800431DC,ZZ_42FA8_1F8);
ZZ_MARK_TARGET(0x800431DC,0x800431F4,ZZ_42FA8_234);
ZZ_MARK_TARGET(0x800431F4,0x8004320C,ZZ_42FA8_24C);
ZZ_MARK_TARGET(0x8004320C,0x80043224,ZZ_42FA8_264);
ZZ_MARK_TARGET(0x80043224,0x80043240,ZZ_42FA8_27C);
