Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 15:27:31 2024
| Host         : eecs-digital-47 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 lr/pixel_hcount_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stacker_inst/chunk_tdata_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.262ns (26.760%)  route 3.454ns (73.240%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.106ns = ( 2.894 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.507ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=558, estimated)      1.569    -2.507    lr/clk_camera
    SLICE_X46Y43         FDSE                                         r  lr/pixel_hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDSE (Prop_fdse_C_Q)         0.518    -1.989 f  lr/pixel_hcount_out_reg[5]/Q
                         net (fo=3, estimated)        0.830    -1.159    lr/Q[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I0_O)        0.124    -1.035 f  lr/pixel_hcount_out[9]_i_3/O
                         net (fo=5, estimated)        0.332    -0.703    lr/pixel_hcount_out[9]_i_3_n_0
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.579 f  lr/tlast_recent[15]_i_2/O
                         net (fo=1, estimated)        0.292    -0.287    lr/tlast_recent[15]_i_2_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.163 f  lr/tlast_recent[15]_i_1/O
                         net (fo=6, estimated)        0.328     0.165    stacker_inst/pixel_tlast0
    SLICE_X47Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.289 r  stacker_inst/data_recent[127]_i_2/O
                         net (fo=1, estimated)        0.265     0.554    lr/data_recent_reg[127]
    SLICE_X47Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.678 r  lr/data_recent[127]_i_1/O
                         net (fo=142, estimated)      0.601     1.279    stacker_inst/E[0]
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.403 r  stacker_inst/chunk_tdata[127]_i_1_comp/O
                         net (fo=129, estimated)      0.806     2.209    stacker_inst/chunk_tdata[127]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  stacker_inst/chunk_tdata_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=558, estimated)      1.455     2.894    stacker_inst/clk_camera
    SLICE_X50Y46         FDRE                                         r  stacker_inst/chunk_tdata_reg[53]/C
                         clock pessimism             -0.435     2.458    
                         clock uncertainty           -0.067     2.392    
    SLICE_X50Y46         FDRE (Setup_fdre_C_CE)      -0.169     2.223    stacker_inst/chunk_tdata_reg[53]
  -------------------------------------------------------------------
                         required time                          2.223    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                  0.013    




