// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_1_s_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        grp_fu_5034_p_din0,
        grp_fu_5034_p_din1,
        grp_fu_5034_p_opcode,
        grp_fu_5034_p_dout0,
        grp_fu_5034_p_ce,
        grp_fu_5022_p_din0,
        grp_fu_5022_p_din1,
        grp_fu_5022_p_opcode,
        grp_fu_5022_p_dout0,
        grp_fu_5022_p_ce
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
output  [31:0] grp_fu_5034_p_din0;
output  [31:0] grp_fu_5034_p_din1;
output  [4:0] grp_fu_5034_p_opcode;
input  [0:0] grp_fu_5034_p_dout0;
output   grp_fu_5034_p_ce;
output  [31:0] grp_fu_5022_p_din0;
output  [31:0] grp_fu_5022_p_din1;
output  [4:0] grp_fu_5022_p_opcode;
input  [0:0] grp_fu_5022_p_dout0;
output   grp_fu_5022_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] and_ln75_fu_233_p2;
reg   [0:0] and_ln75_reg_384;
wire    ap_CS_fsm_state8;
wire   [1:0] empty_fu_242_p1;
reg   [1:0] empty_reg_388;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln90_fu_247_p2;
reg   [0:0] icmp_ln90_reg_394;
wire   [1:0] xor_ln90_fu_253_p2;
reg   [1:0] xor_ln90_reg_398;
wire   [0:0] icmp_ln102_fu_272_p2;
reg   [0:0] icmp_ln102_reg_403;
wire    ap_CS_fsm_state11;
wire   [2:0] select_ln102_fu_294_p3;
reg   [2:0] select_ln102_reg_407;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_2_03_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_2_03_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_1_02_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_1_02_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_0_01_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_0_01_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_ready;
wire   [2:0] grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_address0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_ce0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_we0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_d0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_ready;
wire   [2:0] grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_aux_address0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_aux_ce0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_1_0_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_1_0_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_112_0_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_112_0_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_12_0_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_12_0_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_idx_tmp_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_din1;
wire   [4:0] grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_opcode;
wire    grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_ce;
wire    grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_ready;
wire    grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_ready;
reg   [1:0] ap_phi_mux_base_0_lcssa_i104107_phi_fu_102_p4;
reg   [1:0] base_0_lcssa_i104107_reg_98;
wire   [1:0] base_fu_265_p2;
reg    ap_block_state11_on_subcall_done;
reg    grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start_reg;
reg    grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start_reg;
wire    ap_CS_fsm_state12;
wire   [31:0] bitcast_ln75_fu_198_p1;
wire   [7:0] tmp_s_fu_201_p4;
wire   [22:0] trunc_ln75_fu_211_p1;
wire   [0:0] icmp_ln75_8_fu_221_p2;
wire   [0:0] icmp_ln75_fu_215_p2;
wire   [0:0] or_ln75_fu_227_p2;
wire   [1:0] sub_ln90_fu_260_p2;
wire   [2:0] zext_ln102_fu_278_p1;
wire   [0:0] icmp_ln102_7_fu_282_p2;
wire   [2:0] add_ln102_fu_288_p2;
reg    grp_fu_412_ce;
reg    ap_predicate_op65_call_state12;
reg    ap_block_state12_on_subcall_done;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start_reg = 1'b0;
end

main_mul_body_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_d0),
    .q0(aux_q0)
);

main_operator_1_Pipeline_VITIS_LOOP_358_1 grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .num_aux_2_03_out(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_2_03_out),
    .num_aux_2_03_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_2_03_out_ap_vld),
    .num_aux_1_02_out(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_1_02_out),
    .num_aux_1_02_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_1_02_out_ap_vld),
    .num_aux_0_01_out(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_0_01_out),
    .num_aux_0_01_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_0_01_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_167_1 grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .num_aux_0_01_reload(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_0_01_out),
    .num_aux_1_02_reload(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_1_02_out),
    .num_aux_2_03_reload(grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_num_aux_2_03_out),
    .aux_address0(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_address0),
    .aux_ce0(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_ce0),
    .aux_we0(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_we0),
    .aux_d0(grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_d0)
);

main_operator_1_Pipeline_VITIS_LOOP_185_1 grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .aux_address0(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_aux_address0),
    .aux_ce0(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_aux_ce0),
    .aux_q0(aux_q0),
    .b_1_0_out(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_1_0_out),
    .b_1_0_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_1_0_out_ap_vld),
    .b_112_0_out(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_112_0_out),
    .b_112_0_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_112_0_out_ap_vld),
    .b_12_0_out(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_12_0_out),
    .b_12_0_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_12_0_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_82_1_s grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_ready),
    .b_1_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_1_0_out),
    .b_112_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_112_0_out),
    .b_12_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_12_0_out),
    .idx_tmp_out(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_idx_tmp_out_ap_vld),
    .grp_fu_412_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_din0),
    .grp_fu_412_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_din1),
    .grp_fu_412_p_opcode(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_opcode),
    .grp_fu_412_p_dout0(grp_fu_5022_p_dout0),
    .grp_fu_412_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_ce)
);

main_operator_1_Pipeline_VITIS_LOOP_90_2_s grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_ready),
    .b_112_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_112_0_out),
    .b_12_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_12_0_out),
    .b_1_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_1_0_out),
    .zext_ln90(empty_reg_388),
    .xor_ln90(xor_ln90_reg_398)
);

main_operator_1_Pipeline_VITIS_LOOP_102_3_s grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_ready),
    .zext_ln102(base_0_lcssa_i104107_reg_98),
    .zext_ln102_14(select_ln102_reg_407)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & ((icmp_ln102_fu_272_p2 == 1'd0) | (icmp_ln90_reg_394 == 1'd0)))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln75_fu_233_p2) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln90_fu_247_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_272_p2 == 1'd0) & (icmp_ln90_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
        base_0_lcssa_i104107_reg_98 <= base_fu_265_p2;
    end else if (((icmp_ln90_fu_247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        base_0_lcssa_i104107_reg_98 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        and_ln75_reg_384 <= and_ln75_fu_233_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_reg_388 <= empty_fu_242_p1;
        icmp_ln90_reg_394 <= icmp_ln90_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln102_reg_403 <= icmp_ln102_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln102_fu_272_p2 == 1'd0) | (icmp_ln90_reg_394 == 1'd0)))) begin
        select_ln102_reg_407 <= select_ln102_fu_294_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_247_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        xor_ln90_reg_398 <= xor_ln90_fu_253_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln102_fu_272_p2 == 1'd0) & (icmp_ln90_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_base_0_lcssa_i104107_phi_fu_102_p4 = base_fu_265_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i104107_phi_fu_102_p4 = base_0_lcssa_i104107_reg_98;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_address0 = grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_aux_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aux_address0 = grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_address0;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_ce0 = grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_aux_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aux_ce0 = grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_ce0;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        aux_we0 = grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_aux_we0;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_412_ce = grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_ce;
    end else begin
        grp_fu_412_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'd0 == and_ln75_fu_233_p2) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_288_p2 = (zext_ln102_fu_278_p1 + 3'd1);

assign and_ln75_fu_233_p2 = (or_ln75_fu_227_p2 & grp_fu_5034_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((icmp_ln90_reg_394 == 1'd1) & (grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = ((ap_predicate_op65_call_state12 == 1'b1) & (grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op65_call_state12 = (((icmp_ln102_reg_403 == 1'd0) & (1'd1 == and_ln75_reg_384)) | ((1'd1 == and_ln75_reg_384) & (icmp_ln90_reg_394 == 1'd0)));
end

assign base_fu_265_p2 = (sub_ln90_fu_260_p2 + 2'd1);

assign bitcast_ln75_fu_198_p1 = grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_1_0_out;

assign empty_fu_242_p1 = grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_idx_tmp_out[1:0];

assign grp_fu_5022_p_ce = grp_fu_412_ce;

assign grp_fu_5022_p_din0 = grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_din0;

assign grp_fu_5022_p_din1 = grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_din1;

assign grp_fu_5022_p_opcode = grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_grp_fu_412_p_opcode;

assign grp_fu_5034_p_ce = 1'b1;

assign grp_fu_5034_p_din0 = grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_b_1_0_out;

assign grp_fu_5034_p_din1 = 32'd0;

assign grp_fu_5034_p_opcode = 5'd1;

assign grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_102_3_s_fu_162_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_167_1_fu_123_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_185_1_fu_134_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_358_1_fu_110_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_90_2_s_fu_153_ap_start_reg;

assign icmp_ln102_7_fu_282_p2 = ((ap_phi_mux_base_0_lcssa_i104107_phi_fu_102_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_272_p2 = ((base_fu_265_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln75_8_fu_221_p2 = ((trunc_ln75_fu_211_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_215_p2 = ((tmp_s_fu_201_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_247_p2 = ((grp_operator_1_Pipeline_VITIS_LOOP_82_1_s_fu_145_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln75_fu_227_p2 = (icmp_ln75_fu_215_p2 | icmp_ln75_8_fu_221_p2);

assign select_ln102_fu_294_p3 = ((icmp_ln102_7_fu_282_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_288_p2);

assign sub_ln90_fu_260_p2 = ($signed(2'd2) - $signed(empty_reg_388));

assign tmp_s_fu_201_p4 = {{bitcast_ln75_fu_198_p1[30:23]}};

assign trunc_ln75_fu_211_p1 = bitcast_ln75_fu_198_p1[22:0];

assign xor_ln90_fu_253_p2 = (empty_fu_242_p1 ^ 2'd3);

assign zext_ln102_fu_278_p1 = ap_phi_mux_base_0_lcssa_i104107_phi_fu_102_p4;

endmodule //main_operator_1_s_s
