Time resolution is 1 ps
$finish called at time : 160 ns : File "E:/verilog/project_2/project_2_vivado/project_2_vivado.srcs/sim_1/new/machine_jk_tb.v" Line 54
